
BMS_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08009b80  08009b80  00019b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ce4  08009ce4  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08009ce4  08009ce4  00019ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cec  08009cec  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cec  08009cec  00019cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cf0  08009cf0  00019cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b38  20000010  08009d04  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b48  08009d04  00021b48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027595  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b4b  00000000  00000000  000475d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a60  00000000  00000000  0004c120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001878  00000000  00000000  0004db80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a6c7  00000000  00000000  0004f3f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fda0  00000000  00000000  00079abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010197d  00000000  00000000  0009985f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019b1dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d3c  00000000  00000000  0019b230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009b68 	.word	0x08009b68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08009b68 	.word	0x08009b68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t TxMailbox;
CANMsg *msg;



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80004d8:	b5b0      	push	{r4, r5, r7, lr}
 80004da:	b094      	sub	sp, #80	; 0x50
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef pHeader;
	uint8_t *rxData;
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &pHeader, rxData);
 80004e0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80004e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80004e6:	2100      	movs	r1, #0
 80004e8:	6878      	ldr	r0, [r7, #4]
 80004ea:	f001 fa41 	bl	8001970 <HAL_CAN_GetRxMessage>
	CANMsg msg={ pHeader, rxData};
 80004ee:	f107 030c 	add.w	r3, r7, #12
 80004f2:	2224      	movs	r2, #36	; 0x24
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f009 faec 	bl	8009ad4 <memset>
 80004fc:	f107 040c 	add.w	r4, r7, #12
 8000500:	f107 0530 	add.w	r5, r7, #48	; 0x30
 8000504:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000506:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000508:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800050c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000510:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000512:	b2db      	uxtb	r3, r3
 8000514:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	xQueueSendToBackFromISR(CAN_Rx_Queue,&(msg), portMAX_DELAY );
 8000518:	4b06      	ldr	r3, [pc, #24]	; (8000534 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800051a:	6818      	ldr	r0, [r3, #0]
 800051c:	f107 010c 	add.w	r1, r7, #12
 8000520:	2300      	movs	r3, #0
 8000522:	f04f 32ff 	mov.w	r2, #4294967295
 8000526:	f006 fdc5 	bl	80070b4 <xQueueGenericSendFromISR>


}
 800052a:	bf00      	nop
 800052c:	3750      	adds	r7, #80	; 0x50
 800052e:	46bd      	mov	sp, r7
 8000530:	bdb0      	pop	{r4, r5, r7, pc}
 8000532:	bf00      	nop
 8000534:	20001924 	.word	0x20001924

08000538 <getCANMessage>:


void getCANMessage() {
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
	//Provera ima li primljene poruke
	xQueueReceive(CAN_Rx_Queue, &(msg), 0);
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <getCANMessage+0x2c>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2200      	movs	r2, #0
 8000544:	4908      	ldr	r1, [pc, #32]	; (8000568 <getCANMessage+0x30>)
 8000546:	4618      	mov	r0, r3
 8000548:	f006 fe50 	bl	80071ec <xQueueReceive>

	uint32_t messageID = msg->pHeader.StdId;
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <getCANMessage+0x30>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	607b      	str	r3, [r7, #4]
	uint8_t *rxData = msg->data;
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <getCANMessage+0x30>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	331c      	adds	r3, #28
 800055a:	603b      	str	r3, [r7, #0]

}
 800055c:	bf00      	nop
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20001924 	.word	0x20001924
 8000568:	2000192c 	.word	0x2000192c

0800056c <can_task>:


static void can_task(void *parameters){
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	while(1){
		if(HAL_CAN_GetRxFifoFillLevel(&hcan1, 0)>0){
 8000574:	2100      	movs	r1, #0
 8000576:	480b      	ldr	r0, [pc, #44]	; (80005a4 <can_task+0x38>)
 8000578:	f001 fb0c 	bl	8001b94 <HAL_CAN_GetRxFifoFillLevel>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0f8      	beq.n	8000574 <can_task+0x8>
			xSemaphoreTake(CANMutex, portMAX_DELAY);
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <can_task+0x3c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f04f 31ff 	mov.w	r1, #4294967295
 800058a:	4618      	mov	r0, r3
 800058c:	f006 ff0e 	bl	80073ac <xQueueSemaphoreTake>
			getCANMessage();
 8000590:	f7ff ffd2 	bl	8000538 <getCANMessage>
			xSemaphoreGive(CANMutex);
 8000594:	4b04      	ldr	r3, [pc, #16]	; (80005a8 <can_task+0x3c>)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	2300      	movs	r3, #0
 800059a:	2200      	movs	r2, #0
 800059c:	2100      	movs	r1, #0
 800059e:	f006 fc8b 	bl	8006eb8 <xQueueGenericSend>
		if(HAL_CAN_GetRxFifoFillLevel(&hcan1, 0)>0){
 80005a2:	e7e7      	b.n	8000574 <can_task+0x8>
 80005a4:	20001938 	.word	0x20001938
 80005a8:	20001934 	.word	0x20001934

080005ac <Can_Init>:
		}
	}
}


void Can_Init(){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af02      	add	r7, sp, #8
	CAN_Rx_Queue = xQueueCreate(10, sizeof(struct CANMessage));
 80005b2:	2200      	movs	r2, #0
 80005b4:	2124      	movs	r1, #36	; 0x24
 80005b6:	200a      	movs	r0, #10
 80005b8:	f006 fbee 	bl	8006d98 <xQueueGenericCreate>
 80005bc:	4603      	mov	r3, r0
 80005be:	4a0a      	ldr	r2, [pc, #40]	; (80005e8 <Can_Init+0x3c>)
 80005c0:	6013      	str	r3, [r2, #0]
	CANMutex = xSemaphoreCreateMutex();
 80005c2:	2001      	movs	r0, #1
 80005c4:	f006 fc5f 	bl	8006e86 <xQueueCreateMutex>
 80005c8:	4603      	mov	r3, r0
 80005ca:	4a08      	ldr	r2, [pc, #32]	; (80005ec <Can_Init+0x40>)
 80005cc:	6013      	str	r3, [r2, #0]
	xTaskCreate(can_task, "Can_task", 128, NULL, 10, &canHandler);
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <Can_Init+0x44>)
 80005d0:	9301      	str	r3, [sp, #4]
 80005d2:	230a      	movs	r3, #10
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	2300      	movs	r3, #0
 80005d8:	2280      	movs	r2, #128	; 0x80
 80005da:	4906      	ldr	r1, [pc, #24]	; (80005f4 <Can_Init+0x48>)
 80005dc:	4806      	ldr	r0, [pc, #24]	; (80005f8 <Can_Init+0x4c>)
 80005de:	f007 f9d4 	bl	800798a <xTaskCreate>
}
 80005e2:	bf00      	nop
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20001924 	.word	0x20001924
 80005ec:	20001934 	.word	0x20001934
 80005f0:	20001928 	.word	0x20001928
 80005f4:	08009b80 	.word	0x08009b80
 80005f8:	0800056d 	.word	0x0800056d

080005fc <canSend>:


void canSend(uint16_t id, CANMsg* canMsg){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	6039      	str	r1, [r7, #0]
 8000606:	80fb      	strh	r3, [r7, #6]

	CAN_TxHeaderTypeDef pHeader;
		pHeader.DLC = 1;
 8000608:	2301      	movs	r3, #1
 800060a:	61bb      	str	r3, [r7, #24]
		pHeader.RTR = CAN_RTR_DATA;
 800060c:	2300      	movs	r3, #0
 800060e:	617b      	str	r3, [r7, #20]
		pHeader.IDE = CAN_ID_STD;
 8000610:	2300      	movs	r3, #0
 8000612:	613b      	str	r3, [r7, #16]
		pHeader.StdId = id;
 8000614:	88fb      	ldrh	r3, [r7, #6]
 8000616:	60bb      	str	r3, [r7, #8]
	HAL_CAN_AddTxMessage(&hcan1,&pHeader , canMsg->data, &TxMailbox);
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	f103 021c 	add.w	r2, r3, #28
 800061e:	f107 0108 	add.w	r1, r7, #8
 8000622:	4b09      	ldr	r3, [pc, #36]	; (8000648 <canSend+0x4c>)
 8000624:	4809      	ldr	r0, [pc, #36]	; (800064c <canSend+0x50>)
 8000626:	f001 f8a4 	bl	8001772 <HAL_CAN_AddTxMessage>
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox));
 800062a:	bf00      	nop
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <canSend+0x4c>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4619      	mov	r1, r3
 8000632:	4806      	ldr	r0, [pc, #24]	; (800064c <canSend+0x50>)
 8000634:	f001 f978 	bl	8001928 <HAL_CAN_IsTxMessagePending>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1f6      	bne.n	800062c <canSend+0x30>
}
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	3720      	adds	r7, #32
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20001930 	.word	0x20001930
 800064c:	20001938 	.word	0x20001938

08000650 <HAL_TIM_IC_CaptureCallback>:
#include "task.h"
#include "tim.h"



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	7f1b      	ldrb	r3, [r3, #28]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d130      	bne.n	80006c2 <HAL_TIM_IC_CaptureCallback+0x72>
		// Read the IC value
		float ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000660:	2104      	movs	r1, #4
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f004 f8be 	bl	80047e4 <HAL_TIM_ReadCapturedValue>
 8000668:	ee07 0a90 	vmov	s15, r0
 800066c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000670:	edc7 7a03 	vstr	s15, [r7, #12]
		if(ICValue!=0){
 8000674:	edd7 7a03 	vldr	s15, [r7, #12]
 8000678:	eef5 7a40 	vcmp.f32	s15, #0.0
 800067c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000680:	d01f      	beq.n	80006c2 <HAL_TIM_IC_CaptureCallback+0x72>
			Duty = 100-(HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) *100)/ICValue;
 8000682:	2100      	movs	r1, #0
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f004 f8ad 	bl	80047e4 <HAL_TIM_ReadCapturedValue>
 800068a:	4603      	mov	r3, r0
 800068c:	2264      	movs	r2, #100	; 0x64
 800068e:	fb02 f303 	mul.w	r3, r2, r3
 8000692:	ee07 3a90 	vmov	s15, r3
 8000696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800069a:	ed97 7a03 	vldr	s14, [r7, #12]
 800069e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006a2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80006cc <HAL_TIM_IC_CaptureCallback+0x7c>
 80006a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006aa:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <HAL_TIM_IC_CaptureCallback+0x80>)
 80006ac:	edc3 7a00 	vstr	s15, [r3]
			Frequency = 4000000/ICValue;
 80006b0:	eddf 6a08 	vldr	s13, [pc, #32]	; 80006d4 <HAL_TIM_IC_CaptureCallback+0x84>
 80006b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80006b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <HAL_TIM_IC_CaptureCallback+0x88>)
 80006be:	edc3 7a00 	vstr	s15, [r3]
		}
	}
}
 80006c2:	bf00      	nop
 80006c4:	3710      	adds	r7, #16
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	42c80000 	.word	0x42c80000
 80006d0:	2000002c 	.word	0x2000002c
 80006d4:	4a742400 	.word	0x4a742400
 80006d8:	20000030 	.word	0x20000030

080006dc <PwmInInit>:

void PwmInInit(){
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80006e0:	2104      	movs	r1, #4
 80006e2:	4804      	ldr	r0, [pc, #16]	; (80006f4 <PwmInInit+0x18>)
 80006e4:	f003 fd36 	bl	8004154 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 80006e8:	2100      	movs	r1, #0
 80006ea:	4802      	ldr	r0, [pc, #8]	; (80006f4 <PwmInInit+0x18>)
 80006ec:	f003 fc36 	bl	8003f5c <HAL_TIM_IC_Start>
}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	200019b0 	.word	0x200019b0

080006f8 <frequency>:


float frequency(){
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
	return Frequency;
 80006fc:	4b04      	ldr	r3, [pc, #16]	; (8000710 <frequency+0x18>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	ee07 3a90 	vmov	s15, r3
}
 8000704:	eeb0 0a67 	vmov.f32	s0, s15
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr
 8000710:	20000030 	.word	0x20000030

08000714 <dutycycle>:
float dutycycle(){
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
	return Duty;
 8000718:	4b04      	ldr	r3, [pc, #16]	; (800072c <dutycycle+0x18>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	ee07 3a90 	vmov	s15, r3
}
 8000720:	eeb0 0a67 	vmov.f32	s0, s15
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	2000002c 	.word	0x2000002c

08000730 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000734:	4b16      	ldr	r3, [pc, #88]	; (8000790 <MX_CAN1_Init+0x60>)
 8000736:	4a17      	ldr	r2, [pc, #92]	; (8000794 <MX_CAN1_Init+0x64>)
 8000738:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <MX_CAN1_Init+0x60>)
 800073c:	2210      	movs	r2, #16
 800073e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000740:	4b13      	ldr	r3, [pc, #76]	; (8000790 <MX_CAN1_Init+0x60>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000746:	4b12      	ldr	r3, [pc, #72]	; (8000790 <MX_CAN1_Init+0x60>)
 8000748:	2200      	movs	r2, #0
 800074a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800074c:	4b10      	ldr	r3, [pc, #64]	; (8000790 <MX_CAN1_Init+0x60>)
 800074e:	2200      	movs	r2, #0
 8000750:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000752:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_CAN1_Init+0x60>)
 8000754:	2200      	movs	r2, #0
 8000756:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000758:	4b0d      	ldr	r3, [pc, #52]	; (8000790 <MX_CAN1_Init+0x60>)
 800075a:	2200      	movs	r2, #0
 800075c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800075e:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_CAN1_Init+0x60>)
 8000760:	2200      	movs	r2, #0
 8000762:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_CAN1_Init+0x60>)
 8000766:	2200      	movs	r2, #0
 8000768:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_CAN1_Init+0x60>)
 800076c:	2200      	movs	r2, #0
 800076e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000770:	4b07      	ldr	r3, [pc, #28]	; (8000790 <MX_CAN1_Init+0x60>)
 8000772:	2200      	movs	r2, #0
 8000774:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_CAN1_Init+0x60>)
 8000778:	2200      	movs	r2, #0
 800077a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800077c:	4804      	ldr	r0, [pc, #16]	; (8000790 <MX_CAN1_Init+0x60>)
 800077e:	f000 fefd 	bl	800157c <HAL_CAN_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000788:	f000 f988 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20001938 	.word	0x20001938
 8000794:	40006400 	.word	0x40006400

08000798 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	; 0x28
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a20      	ldr	r2, [pc, #128]	; (8000838 <HAL_CAN_MspInit+0xa0>)
 80007b6:	4293      	cmp	r3, r2
 80007b8:	d139      	bne.n	800082e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007ba:	4b20      	ldr	r3, [pc, #128]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007be:	4a1f      	ldr	r2, [pc, #124]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007c4:	6593      	str	r3, [r2, #88]	; 0x58
 80007c6:	4b1d      	ldr	r3, [pc, #116]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d2:	4b1a      	ldr	r3, [pc, #104]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d6:	4a19      	ldr	r2, [pc, #100]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007de:	4b17      	ldr	r3, [pc, #92]	; (800083c <HAL_CAN_MspInit+0xa4>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80007ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80007ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f0:	2302      	movs	r3, #2
 80007f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f8:	2303      	movs	r3, #3
 80007fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80007fc:	2309      	movs	r3, #9
 80007fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080a:	f001 fd7d 	bl	8002308 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2105      	movs	r1, #5
 8000812:	2014      	movs	r0, #20
 8000814:	f001 fcce 	bl	80021b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000818:	2014      	movs	r0, #20
 800081a:	f001 fce7 	bl	80021ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800081e:	2200      	movs	r2, #0
 8000820:	2105      	movs	r1, #5
 8000822:	2015      	movs	r0, #21
 8000824:	f001 fcc6 	bl	80021b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000828:	2015      	movs	r0, #21
 800082a:	f001 fcdf 	bl	80021ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800082e:	bf00      	nop
 8000830:	3728      	adds	r7, #40	; 0x28
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40006400 	.word	0x40006400
 800083c:	40021000 	.word	0x40021000

08000840 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000844:	4a04      	ldr	r2, [pc, #16]	; (8000858 <MX_FREERTOS_Init+0x18>)
 8000846:	2100      	movs	r1, #0
 8000848:	4804      	ldr	r0, [pc, #16]	; (800085c <MX_FREERTOS_Init+0x1c>)
 800084a:	f006 f82f 	bl	80068ac <osThreadNew>
 800084e:	4603      	mov	r3, r0
 8000850:	4a03      	ldr	r2, [pc, #12]	; (8000860 <MX_FREERTOS_Init+0x20>)
 8000852:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	08009c50 	.word	0x08009c50
 800085c:	08000865 	.word	0x08000865
 8000860:	20001960 	.word	0x20001960

08000864 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800086c:	2001      	movs	r0, #1
 800086e:	f006 f8af 	bl	80069d0 <osDelay>
 8000872:	e7fb      	b.n	800086c <StartDefaultTask+0x8>

08000874 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08a      	sub	sp, #40	; 0x28
 8000878:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088a:	4b43      	ldr	r3, [pc, #268]	; (8000998 <MX_GPIO_Init+0x124>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088e:	4a42      	ldr	r2, [pc, #264]	; (8000998 <MX_GPIO_Init+0x124>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000896:	4b40      	ldr	r3, [pc, #256]	; (8000998 <MX_GPIO_Init+0x124>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b3d      	ldr	r3, [pc, #244]	; (8000998 <MX_GPIO_Init+0x124>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	4a3c      	ldr	r2, [pc, #240]	; (8000998 <MX_GPIO_Init+0x124>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ae:	4b3a      	ldr	r3, [pc, #232]	; (8000998 <MX_GPIO_Init+0x124>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ba:	4b37      	ldr	r3, [pc, #220]	; (8000998 <MX_GPIO_Init+0x124>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	4a36      	ldr	r2, [pc, #216]	; (8000998 <MX_GPIO_Init+0x124>)
 80008c0:	f043 0308 	orr.w	r3, r3, #8
 80008c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c6:	4b34      	ldr	r3, [pc, #208]	; (8000998 <MX_GPIO_Init+0x124>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	f003 0308 	and.w	r3, r3, #8
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	4b31      	ldr	r3, [pc, #196]	; (8000998 <MX_GPIO_Init+0x124>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	4a30      	ldr	r2, [pc, #192]	; (8000998 <MX_GPIO_Init+0x124>)
 80008d8:	f043 0302 	orr.w	r3, r3, #2
 80008dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008de:	4b2e      	ldr	r3, [pc, #184]	; (8000998 <MX_GPIO_Init+0x124>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	f003 0302 	and.w	r3, r3, #2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CloseAirPlus_Pin|CloseAirMinus_Pin|Prechrage_Control_Pin|bmsWakeUp_Pin, GPIO_PIN_RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 7123 	mov.w	r1, #652	; 0x28c
 80008f0:	482a      	ldr	r0, [pc, #168]	; (800099c <MX_GPIO_Init+0x128>)
 80008f2:	f001 feb3 	bl	800265c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_SHD_Control_GPIO_Port, BMS_SHD_Control_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000900:	f001 feac 	bl	800265c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Uhvacc_Measurement_Pin|Ihvacc_Measurement_Pin;
 8000904:	2303      	movs	r3, #3
 8000906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000908:	2303      	movs	r3, #3
 800090a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	4821      	ldr	r0, [pc, #132]	; (800099c <MX_GPIO_Init+0x128>)
 8000918:	f001 fcf6 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CloseAirPlus_Pin|CloseAirMinus_Pin|Prechrage_Control_Pin|bmsWakeUp_Pin;
 800091c:	f44f 7323 	mov.w	r3, #652	; 0x28c
 8000920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000922:	2301      	movs	r3, #1
 8000924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	4619      	mov	r1, r3
 8000934:	4819      	ldr	r0, [pc, #100]	; (800099c <MX_GPIO_Init+0x128>)
 8000936:	f001 fce7 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AirPlusStatus_Pin|AirMinusStatus_Pin;
 800093a:	23c0      	movs	r3, #192	; 0xc0
 800093c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000946:	f107 0314 	add.w	r3, r7, #20
 800094a:	4619      	mov	r1, r3
 800094c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000950:	f001 fcda 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Precharge_Relay_Status_Pin|SHD_Status_Pin|bmsFault_Pin;
 8000954:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	480c      	ldr	r0, [pc, #48]	; (800099c <MX_GPIO_Init+0x128>)
 800096a:	f001 fccd 	bl	8002308 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMS_SHD_Control_Pin;
 800096e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BMS_SHD_Control_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f001 fcbd 	bl	8002308 <HAL_GPIO_Init>

}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	; 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40021000 	.word	0x40021000
 800099c:	48000800 	.word	0x48000800

080009a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a6:	f000 fdb0 	bl	800150a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009aa:	f000 f81f 	bl	80009ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ae:	f7ff ff61 	bl	8000874 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009b2:	f000 f95b 	bl	8000c6c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80009b6:	f000 fc23 	bl	8001200 <MX_USART1_UART_Init>
  MX_UART5_Init();
 80009ba:	f000 fbf1 	bl	80011a0 <MX_UART5_Init>
  MX_CAN1_Init();
 80009be:	f7ff feb7 	bl	8000730 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  xTaskCreate(userMain, "UserMainThread", 128, NULL, 10, NULL);
 80009c2:	2300      	movs	r3, #0
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	230a      	movs	r3, #10
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2300      	movs	r3, #0
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	4905      	ldr	r1, [pc, #20]	; (80009e4 <main+0x44>)
 80009d0:	4805      	ldr	r0, [pc, #20]	; (80009e8 <main+0x48>)
 80009d2:	f006 ffda 	bl	800798a <xTaskCreate>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80009d6:	f005 ff1f 	bl	8006818 <osKernelInitialize>
  MX_FREERTOS_Init();
 80009da:	f7ff ff31 	bl	8000840 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80009de:	f005 ff3f 	bl	8006860 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(1){
 80009e2:	e7fe      	b.n	80009e2 <main+0x42>
 80009e4:	08009b98 	.word	0x08009b98
 80009e8:	08001411 	.word	0x08001411

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b096      	sub	sp, #88	; 0x58
 80009f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	2244      	movs	r2, #68	; 0x44
 80009f8:	2100      	movs	r1, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f009 f86a 	bl	8009ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a00:	463b      	mov	r3, r7
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a0e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a12:	f001 fe49 	bl	80026a8 <HAL_PWREx_ControlVoltageScaling>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a1c:	f000 f83e 	bl	8000a9c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a20:	2310      	movs	r3, #16
 8000a22:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a24:	2301      	movs	r3, #1
 8000a26:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a2c:	2360      	movs	r3, #96	; 0x60
 8000a2e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f001 fe8b 	bl	8002754 <HAL_RCC_OscConfig>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000a44:	f000 f82a 	bl	8000a9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a48:	230f      	movs	r3, #15
 8000a4a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f002 fa5d 	bl	8002f20 <HAL_RCC_ClockConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a6c:	f000 f816 	bl	8000a9c <Error_Handler>
  }
}
 8000a70:	bf00      	nop
 8000a72:	3758      	adds	r7, #88	; 0x58
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}

08000a78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a04      	ldr	r2, [pc, #16]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d101      	bne.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a8a:	f000 fd57 	bl	800153c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40012c00 	.word	0x40012c00

08000a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa0:	b672      	cpsid	i
}
 8000aa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <Error_Handler+0x8>
	...

08000aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aae:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <HAL_MspInit+0x4c>)
 8000ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ab2:	4a10      	ldr	r2, [pc, #64]	; (8000af4 <HAL_MspInit+0x4c>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6613      	str	r3, [r2, #96]	; 0x60
 8000aba:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <HAL_MspInit+0x4c>)
 8000abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <HAL_MspInit+0x4c>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aca:	4a0a      	ldr	r2, [pc, #40]	; (8000af4 <HAL_MspInit+0x4c>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <HAL_MspInit+0x4c>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	210f      	movs	r1, #15
 8000ae2:	f06f 0001 	mvn.w	r0, #1
 8000ae6:	f001 fb65 	bl	80021b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40021000 	.word	0x40021000

08000af8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08c      	sub	sp, #48	; 0x30
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	2019      	movs	r0, #25
 8000b0e:	f001 fb51 	bl	80021b4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000b12:	2019      	movs	r0, #25
 8000b14:	f001 fb6a 	bl	80021ec <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b18:	4b1e      	ldr	r3, [pc, #120]	; (8000b94 <HAL_InitTick+0x9c>)
 8000b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1c:	4a1d      	ldr	r2, [pc, #116]	; (8000b94 <HAL_InitTick+0x9c>)
 8000b1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b22:	6613      	str	r3, [r2, #96]	; 0x60
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <HAL_InitTick+0x9c>)
 8000b26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b30:	f107 0210 	add.w	r2, r7, #16
 8000b34:	f107 0314 	add.w	r3, r7, #20
 8000b38:	4611      	mov	r1, r2
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f002 fb96 	bl	800326c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b40:	f002 fb7e 	bl	8003240 <HAL_RCC_GetPCLK2Freq>
 8000b44:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b48:	4a13      	ldr	r2, [pc, #76]	; (8000b98 <HAL_InitTick+0xa0>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	0c9b      	lsrs	r3, r3, #18
 8000b50:	3b01      	subs	r3, #1
 8000b52:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <HAL_InitTick+0xa8>)
 8000b58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b60:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b62:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b66:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b74:	4809      	ldr	r0, [pc, #36]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b76:	f003 f8c7 	bl	8003d08 <HAL_TIM_Base_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d104      	bne.n	8000b8a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <HAL_InitTick+0xa4>)
 8000b82:	f003 f923 	bl	8003dcc <HAL_TIM_Base_Start_IT>
 8000b86:	4603      	mov	r3, r0
 8000b88:	e000      	b.n	8000b8c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3730      	adds	r7, #48	; 0x30
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40021000 	.word	0x40021000
 8000b98:	431bde83 	.word	0x431bde83
 8000b9c:	20001964 	.word	0x20001964
 8000ba0:	40012c00 	.word	0x40012c00

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba8:	e7fe      	b.n	8000ba8 <NMI_Handler+0x4>

08000baa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000baa:	b480      	push	{r7}
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bae:	e7fe      	b.n	8000bae <HardFault_Handler+0x4>

08000bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb4:	e7fe      	b.n	8000bb4 <MemManage_Handler+0x4>

08000bb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bba:	e7fe      	b.n	8000bba <BusFault_Handler+0x4>

08000bbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <UsageFault_Handler+0x4>

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <CAN1_RX0_IRQHandler+0x10>)
 8000bd6:	f001 f805 	bl	8001be4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20001938 	.word	0x20001938

08000be4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000be8:	4802      	ldr	r0, [pc, #8]	; (8000bf4 <CAN1_RX1_IRQHandler+0x10>)
 8000bea:	f000 fffb 	bl	8001be4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20001938 	.word	0x20001938

08000bf8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bfc:	4802      	ldr	r0, [pc, #8]	; (8000c08 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000bfe:	f003 fbf3 	bl	80043e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20001964 	.word	0x20001964

08000c0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c10:	4802      	ldr	r0, [pc, #8]	; (8000c1c <TIM2_IRQHandler+0x10>)
 8000c12:	f003 fbe9 	bl	80043e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200019b0 	.word	0x200019b0

08000c20 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c24:	4802      	ldr	r0, [pc, #8]	; (8000c30 <USART1_IRQHandler+0x10>)
 8000c26:	f004 faed 	bl	8005204 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20001a80 	.word	0x20001a80

08000c34 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8000c38:	4802      	ldr	r0, [pc, #8]	; (8000c44 <UART5_IRQHandler+0x10>)
 8000c3a:	f004 fae3 	bl	8005204 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200019fc 	.word	0x200019fc

08000c48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <SystemInit+0x20>)
 8000c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <SystemInit+0x20>)
 8000c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08c      	sub	sp, #48	; 0x30
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c72:	f107 031c 	add.w	r3, r7, #28
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
 8000c80:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000c9c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ca0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca8:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb6:	4b2c      	ldr	r3, [pc, #176]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cbc:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000cc2:	4829      	ldr	r0, [pc, #164]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000cc4:	f003 f8f2 	bl	8003eac <HAL_TIM_IC_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000cce:	f7ff fee5 	bl	8000a9c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000cd2:	2304      	movs	r3, #4
 8000cd4:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8000cd6:	2360      	movs	r3, #96	; 0x60
 8000cd8:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000ce6:	f107 031c 	add.w	r3, r7, #28
 8000cea:	4619      	mov	r1, r3
 8000cec:	481e      	ldr	r0, [pc, #120]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000cee:	f003 fd36 	bl	800475e <HAL_TIM_SlaveConfigSynchro>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000cf8:	f7ff fed0 	bl	8000a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000d00:	2302      	movs	r3, #2
 8000d02:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000d0c:	f107 030c 	add.w	r3, r7, #12
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	4814      	ldr	r0, [pc, #80]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000d16:	f003 fc86 	bl	8004626 <HAL_TIM_IC_ConfigChannel>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000d20:	f7ff febc 	bl	8000a9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000d24:	2302      	movs	r3, #2
 8000d26:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	2204      	movs	r2, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000d36:	f003 fc76 	bl	8004626 <HAL_TIM_IC_ConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000d40:	f7ff feac 	bl	8000a9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d44:	2300      	movs	r3, #0
 8000d46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_TIM2_Init+0xfc>)
 8000d52:	f004 f89f 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8000d5c:	f7ff fe9e 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3730      	adds	r7, #48	; 0x30
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200019b0 	.word	0x200019b0

08000d6c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	; 0x28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d8c:	d12f      	bne.n	8000dee <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d92:	4a19      	ldr	r2, [pc, #100]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6593      	str	r3, [r2, #88]	; 0x58
 8000d9a:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da6:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4a13      	ldr	r2, [pc, #76]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000dac:	f043 0302 	orr.w	r3, r3, #2
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <HAL_TIM_IC_MspInit+0x8c>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0302 	and.w	r3, r3, #2
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dbe:	2308      	movs	r3, #8
 8000dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4808      	ldr	r0, [pc, #32]	; (8000dfc <HAL_TIM_IC_MspInit+0x90>)
 8000dda:	f001 fa95 	bl	8002308 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2105      	movs	r1, #5
 8000de2:	201c      	movs	r0, #28
 8000de4:	f001 f9e6 	bl	80021b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000de8:	201c      	movs	r0, #28
 8000dea:	f001 f9ff 	bl	80021ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000dee:	bf00      	nop
 8000df0:	3728      	adds	r7, #40	; 0x28
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	48000400 	.word	0x48000400

08000e00 <UART_TransmitTask>:
static volatile uint8_t flag=0;
static TimerHandle_t timerChecker;
void vCallbackFunction ( TimerHandle_t xTimer );

static void UART_TransmitTask(void *parameters)
{
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af02      	add	r7, sp, #8
 8000e06:	6078      	str	r0, [r7, #4]


	uartMsg buffer;
	while (1)
	{
			xQueueReceive(UART_TransmitQueueHandle, &buffer, portMAX_DELAY);
 8000e08:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <UART_TransmitTask+0x70>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f107 0108 	add.w	r1, r7, #8
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295
 8000e14:	4618      	mov	r0, r3
 8000e16:	f006 f9e9 	bl	80071ec <xQueueReceive>
			if(buffer.idUart==1){
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d107      	bne.n	8000e30 <UART_TransmitTask+0x30>
				HAL_UART_Transmit_IT(&huart1, &buffer.string, sizeof(uint8_t));
 8000e20:	f107 0308 	add.w	r3, r7, #8
 8000e24:	2201      	movs	r2, #1
 8000e26:	4619      	mov	r1, r3
 8000e28:	4812      	ldr	r0, [pc, #72]	; (8000e74 <UART_TransmitTask+0x74>)
 8000e2a:	f004 f927 	bl	800507c <HAL_UART_Transmit_IT>
 8000e2e:	e006      	b.n	8000e3e <UART_TransmitTask+0x3e>
			}else{
				HAL_UART_Transmit_IT(&huart5, &buffer.string, sizeof(uint8_t));
 8000e30:	f107 0308 	add.w	r3, r7, #8
 8000e34:	2201      	movs	r2, #1
 8000e36:	4619      	mov	r1, r3
 8000e38:	480f      	ldr	r0, [pc, #60]	; (8000e78 <UART_TransmitTask+0x78>)
 8000e3a:	f004 f91f 	bl	800507c <HAL_UART_Transmit_IT>
			}

			ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000e3e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e42:	2001      	movs	r0, #1
 8000e44:	f007 fcec 	bl	8008820 <ulTaskNotifyTake>
			if(buffer.idUart==1){
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d1dc      	bne.n	8000e08 <UART_TransmitTask+0x8>
				flag=0;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <UART_TransmitTask+0x7c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	701a      	strb	r2, [r3, #0]
				xTimerStart(timerChecker, portMAX_DELAY);
 8000e54:	4b0a      	ldr	r3, [pc, #40]	; (8000e80 <UART_TransmitTask+0x80>)
 8000e56:	681c      	ldr	r4, [r3, #0]
 8000e58:	f007 f822 	bl	8007ea0 <xTaskGetTickCount>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	2300      	movs	r3, #0
 8000e66:	2101      	movs	r1, #1
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f007 feab 	bl	8008bc4 <xTimerGenericCommand>
			xQueueReceive(UART_TransmitQueueHandle, &buffer, portMAX_DELAY);
 8000e6e:	e7cb      	b.n	8000e08 <UART_TransmitTask+0x8>
 8000e70:	20000038 	.word	0x20000038
 8000e74:	20001a80 	.word	0x20001a80
 8000e78:	200019fc 	.word	0x200019fc
 8000e7c:	20000040 	.word	0x20000040
 8000e80:	20000044 	.word	0x20000044

08000e84 <HAL_UART_TxCpltCallback>:

	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart5.Instance || huart->Instance == huart1.Instance )
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <HAL_UART_TxCpltCallback+0x54>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d005      	beq.n	8000ea4 <HAL_UART_TxCpltCallback+0x20>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b0f      	ldr	r3, [pc, #60]	; (8000edc <HAL_UART_TxCpltCallback+0x58>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d114      	bne.n	8000ece <HAL_UART_TxCpltCallback+0x4a>
	{
		BaseType_t woken = pdFALSE;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(UART5_TransmitTaskHandle, &woken);
 8000ea8:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <HAL_UART_TxCpltCallback+0x5c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f107 020c 	add.w	r2, r7, #12
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f007 fcfc 	bl	80088b0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(woken);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d007      	beq.n	8000ece <HAL_UART_TxCpltCallback+0x4a>
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <HAL_UART_TxCpltCallback+0x60>)
 8000ec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	f3bf 8f4f 	dsb	sy
 8000eca:	f3bf 8f6f 	isb	sy
	}
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200019fc 	.word	0x200019fc
 8000edc:	20001a80 	.word	0x20001a80
 8000ee0:	20000034 	.word	0x20000034
 8000ee4:	e000ed04 	.word	0xe000ed04

08000ee8 <UART_ReceiveTask>:




static void UART_ReceiveTask(void *parameters)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	int currUart=(int)parameters;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	60fb      	str	r3, [r7, #12]
	uint8_t buffer;
	while (1)
	{
		if(currUart==5){
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2b05      	cmp	r3, #5
 8000ef8:	d115      	bne.n	8000f26 <UART_ReceiveTask+0x3e>
			HAL_UART_Receive_IT(&huart5, &buffer, sizeof(uint8_t));
 8000efa:	f107 030b 	add.w	r3, r7, #11
 8000efe:	2201      	movs	r2, #1
 8000f00:	4619      	mov	r1, r3
 8000f02:	4815      	ldr	r0, [pc, #84]	; (8000f58 <UART_ReceiveTask+0x70>)
 8000f04:	f004 f928 	bl	8005158 <HAL_UART_Receive_IT>
			ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000f08:	f04f 31ff 	mov.w	r1, #4294967295
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f007 fc87 	bl	8008820 <ulTaskNotifyTake>
			xQueueSendToBack(UART5_ReceiveQueueHandle, &buffer, portMAX_DELAY);
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <UART_ReceiveTask+0x74>)
 8000f14:	6818      	ldr	r0, [r3, #0]
 8000f16:	f107 010b 	add.w	r1, r7, #11
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000f20:	f005 ffca 	bl	8006eb8 <xQueueGenericSend>
 8000f24:	e7e6      	b.n	8000ef4 <UART_ReceiveTask+0xc>
		}else if(currUart==1){
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d1e3      	bne.n	8000ef4 <UART_ReceiveTask+0xc>
			HAL_UART_Receive_IT(&huart1, &buffer, sizeof(uint8_t));
 8000f2c:	f107 030b 	add.w	r3, r7, #11
 8000f30:	2201      	movs	r2, #1
 8000f32:	4619      	mov	r1, r3
 8000f34:	480a      	ldr	r0, [pc, #40]	; (8000f60 <UART_ReceiveTask+0x78>)
 8000f36:	f004 f90f 	bl	8005158 <HAL_UART_Receive_IT>
			ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000f3a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f3e:	2001      	movs	r0, #1
 8000f40:	f007 fc6e 	bl	8008820 <ulTaskNotifyTake>
			xQueueSendToBack(UART1_ReceiveQueueHandle, &buffer, portMAX_DELAY);
 8000f44:	4b07      	ldr	r3, [pc, #28]	; (8000f64 <UART_ReceiveTask+0x7c>)
 8000f46:	6818      	ldr	r0, [r3, #0]
 8000f48:	f107 010b 	add.w	r1, r7, #11
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f52:	f005 ffb1 	bl	8006eb8 <xQueueGenericSend>
		if(currUart==5){
 8000f56:	e7cd      	b.n	8000ef4 <UART_ReceiveTask+0xc>
 8000f58:	200019fc 	.word	0x200019fc
 8000f5c:	20000050 	.word	0x20000050
 8000f60:	20001a80 	.word	0x20001a80
 8000f64:	20000054 	.word	0x20000054

08000f68 <HAL_UART_RxCpltCallback>:

	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart5.Instance)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <HAL_UART_RxCpltCallback+0x84>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d115      	bne.n	8000fa8 <HAL_UART_RxCpltCallback+0x40>
	{

		BaseType_t woken = pdFALSE;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(UART5_ReceiveTaskHandle, &woken);
 8000f80:	4b1b      	ldr	r3, [pc, #108]	; (8000ff0 <HAL_UART_RxCpltCallback+0x88>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f107 020c 	add.w	r2, r7, #12
 8000f88:	4611      	mov	r1, r2
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f007 fc90 	bl	80088b0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(woken);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d026      	beq.n	8000fe4 <HAL_UART_RxCpltCallback+0x7c>
 8000f96:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <HAL_UART_RxCpltCallback+0x8c>)
 8000f98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	f3bf 8f4f 	dsb	sy
 8000fa2:	f3bf 8f6f 	isb	sy
		flag=1;
		BaseType_t woken = pdFALSE;
		vTaskNotifyGiveFromISR(UART5_ReceiveTaskHandle, &woken);
		portYIELD_FROM_ISR(woken);
	}
}
 8000fa6:	e01d      	b.n	8000fe4 <HAL_UART_RxCpltCallback+0x7c>
	}else if(huart->Instance== huart1.Instance){
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_UART_RxCpltCallback+0x90>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d117      	bne.n	8000fe4 <HAL_UART_RxCpltCallback+0x7c>
		flag=1;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <HAL_UART_RxCpltCallback+0x94>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	701a      	strb	r2, [r3, #0]
		BaseType_t woken = pdFALSE;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
		vTaskNotifyGiveFromISR(UART5_ReceiveTaskHandle, &woken);
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	; (8000ff0 <HAL_UART_RxCpltCallback+0x88>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f107 0208 	add.w	r2, r7, #8
 8000fc6:	4611      	mov	r1, r2
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f007 fc71 	bl	80088b0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(woken);
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d007      	beq.n	8000fe4 <HAL_UART_RxCpltCallback+0x7c>
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <HAL_UART_RxCpltCallback+0x8c>)
 8000fd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	f3bf 8f4f 	dsb	sy
 8000fe0:	f3bf 8f6f 	isb	sy
}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	200019fc 	.word	0x200019fc
 8000ff0:	20000048 	.word	0x20000048
 8000ff4:	e000ed04 	.word	0xe000ed04
 8000ff8:	20001a80 	.word	0x20001a80
 8000ffc:	20000040 	.word	0x20000040

08001000 <UART_Init>:

// GENERAL
// -----------------------------------------------------------------------------

void UART_Init()
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af02      	add	r7, sp, #8

	xTaskCreate(UART_TransmitTask, "transmitTask", 64, NULL, 4,&UART5_TransmitTaskHandle);
 8001006:	4b28      	ldr	r3, [pc, #160]	; (80010a8 <UART_Init+0xa8>)
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	2304      	movs	r3, #4
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2300      	movs	r3, #0
 8001010:	2240      	movs	r2, #64	; 0x40
 8001012:	4926      	ldr	r1, [pc, #152]	; (80010ac <UART_Init+0xac>)
 8001014:	4826      	ldr	r0, [pc, #152]	; (80010b0 <UART_Init+0xb0>)
 8001016:	f006 fcb8 	bl	800798a <xTaskCreate>
	UART_TransmitQueueHandle = xQueueCreate(64, sizeof(uartMsg));
 800101a:	2200      	movs	r2, #0
 800101c:	2108      	movs	r1, #8
 800101e:	2040      	movs	r0, #64	; 0x40
 8001020:	f005 feba 	bl	8006d98 <xQueueGenericCreate>
 8001024:	4603      	mov	r3, r0
 8001026:	4a23      	ldr	r2, [pc, #140]	; (80010b4 <UART_Init+0xb4>)
 8001028:	6013      	str	r3, [r2, #0]
	UART_TransmitMutexHandle = xSemaphoreCreateMutex();
 800102a:	2001      	movs	r0, #1
 800102c:	f005 ff2b 	bl	8006e86 <xQueueCreateMutex>
 8001030:	4603      	mov	r3, r0
 8001032:	4a21      	ldr	r2, [pc, #132]	; (80010b8 <UART_Init+0xb8>)
 8001034:	6013      	str	r3, [r2, #0]

	xTaskCreate(UART_ReceiveTask, "receiveTaskUART5", 64, (void*)5, 7, &UART5_ReceiveTaskHandle);
 8001036:	4b21      	ldr	r3, [pc, #132]	; (80010bc <UART_Init+0xbc>)
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	2307      	movs	r3, #7
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2305      	movs	r3, #5
 8001040:	2240      	movs	r2, #64	; 0x40
 8001042:	491f      	ldr	r1, [pc, #124]	; (80010c0 <UART_Init+0xc0>)
 8001044:	481f      	ldr	r0, [pc, #124]	; (80010c4 <UART_Init+0xc4>)
 8001046:	f006 fca0 	bl	800798a <xTaskCreate>
	xTaskCreate(UART_ReceiveTask, "receiveTaskUART1", 64, (void *)1, 10, &UART1_ReceiveTaskHandle);
 800104a:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <UART_Init+0xc8>)
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	230a      	movs	r3, #10
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	2240      	movs	r2, #64	; 0x40
 8001056:	491d      	ldr	r1, [pc, #116]	; (80010cc <UART_Init+0xcc>)
 8001058:	481a      	ldr	r0, [pc, #104]	; (80010c4 <UART_Init+0xc4>)
 800105a:	f006 fc96 	bl	800798a <xTaskCreate>
	UART5_ReceiveQueueHandle = xQueueCreate(64, sizeof(uartMsg));
 800105e:	2200      	movs	r2, #0
 8001060:	2108      	movs	r1, #8
 8001062:	2040      	movs	r0, #64	; 0x40
 8001064:	f005 fe98 	bl	8006d98 <xQueueGenericCreate>
 8001068:	4603      	mov	r3, r0
 800106a:	4a19      	ldr	r2, [pc, #100]	; (80010d0 <UART_Init+0xd0>)
 800106c:	6013      	str	r3, [r2, #0]
	UART1_ReceiveQueueHandle = xQueueCreate(64, sizeof(uartMsg));
 800106e:	2200      	movs	r2, #0
 8001070:	2108      	movs	r1, #8
 8001072:	2040      	movs	r0, #64	; 0x40
 8001074:	f005 fe90 	bl	8006d98 <xQueueGenericCreate>
 8001078:	4603      	mov	r3, r0
 800107a:	4a16      	ldr	r2, [pc, #88]	; (80010d4 <UART_Init+0xd4>)
 800107c:	6013      	str	r3, [r2, #0]
	UART_ReceiveMutexHandle = xSemaphoreCreateMutex();
 800107e:	2001      	movs	r0, #1
 8001080:	f005 ff01 	bl	8006e86 <xQueueCreateMutex>
 8001084:	4603      	mov	r3, r0
 8001086:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <UART_Init+0xd8>)
 8001088:	6013      	str	r3, [r2, #0]

	timerChecker=xTimerCreate("timeChecker", pdMS_TO_TICKS(timeCheckerUart), pdFALSE, NULL, vCallbackFunction);
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <UART_Init+0xdc>)
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2300      	movs	r3, #0
 8001090:	2200      	movs	r2, #0
 8001092:	2164      	movs	r1, #100	; 0x64
 8001094:	4812      	ldr	r0, [pc, #72]	; (80010e0 <UART_Init+0xe0>)
 8001096:	f007 fd39 	bl	8008b0c <xTimerCreate>
 800109a:	4603      	mov	r3, r0
 800109c:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <UART_Init+0xe4>)
 800109e:	6013      	str	r3, [r2, #0]





}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000034 	.word	0x20000034
 80010ac:	08009ba8 	.word	0x08009ba8
 80010b0:	08000e01 	.word	0x08000e01
 80010b4:	20000038 	.word	0x20000038
 80010b8:	2000003c 	.word	0x2000003c
 80010bc:	20000048 	.word	0x20000048
 80010c0:	08009bb8 	.word	0x08009bb8
 80010c4:	08000ee9 	.word	0x08000ee9
 80010c8:	2000004c 	.word	0x2000004c
 80010cc:	08009bcc 	.word	0x08009bcc
 80010d0:	20000050 	.word	0x20000050
 80010d4:	20000054 	.word	0x20000054
 80010d8:	20000058 	.word	0x20000058
 80010dc:	080010e9 	.word	0x080010e9
 80010e0:	08009be0 	.word	0x08009be0
 80010e4:	20000044 	.word	0x20000044

080010e8 <vCallbackFunction>:
// -----------------------------------------------------------------------------

//TIMER CALLBACK
//-----------------------------------------------------------------------------

void vCallbackFunction ( TimerHandle_t xTimer ){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

	if(flag==1){
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <vCallbackFunction+0x34>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d107      	bne.n	800110a <vCallbackFunction+0x22>
		flag=0;
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <vCallbackFunction+0x34>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
		UART_AsyncTransmitString(5, "Dobio poruku na vreme");
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <vCallbackFunction+0x38>)
 8001102:	2005      	movs	r0, #5
 8001104:	f000 f810 	bl	8001128 <UART_AsyncTransmitString>
	}else{
		UART_AsyncTransmitString(5, "Greska iz tajmera nije bilo prijema");
	}
}
 8001108:	e003      	b.n	8001112 <vCallbackFunction+0x2a>
		UART_AsyncTransmitString(5, "Greska iz tajmera nije bilo prijema");
 800110a:	4906      	ldr	r1, [pc, #24]	; (8001124 <vCallbackFunction+0x3c>)
 800110c:	2005      	movs	r0, #5
 800110e:	f000 f80b 	bl	8001128 <UART_AsyncTransmitString>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000040 	.word	0x20000040
 8001120:	08009bec 	.word	0x08009bec
 8001124:	08009c04 	.word	0x08009c04

08001128 <UART_AsyncTransmitString>:

	xSemaphoreGive(UART_TransmitMutexHandle );
}

void UART_AsyncTransmitString(int id,char const *string)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
	if (string != NULL)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d02a      	beq.n	800118e <UART_AsyncTransmitString+0x66>
	{
		xSemaphoreTake(UART_TransmitMutexHandle, portMAX_DELAY);
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <UART_AsyncTransmitString+0x70>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 31ff 	mov.w	r1, #4294967295
 8001140:	4618      	mov	r0, r3
 8001142:	f006 f933 	bl	80073ac <xQueueSemaphoreTake>

		for (uint32_t i = 0; i < strlen(string); i++)
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	e012      	b.n	8001172 <UART_AsyncTransmitString+0x4a>
		{
			uartMsg tmp={*(string+i),id};
 800114c:	683a      	ldr	r2, [r7, #0]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	733b      	strb	r3, [r7, #12]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	613b      	str	r3, [r7, #16]
			xQueueSendToBack(UART_TransmitQueueHandle, &tmp ,portMAX_DELAY);
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <UART_AsyncTransmitString+0x74>)
 800115c:	6818      	ldr	r0, [r3, #0]
 800115e:	f107 010c 	add.w	r1, r7, #12
 8001162:	2300      	movs	r3, #0
 8001164:	f04f 32ff 	mov.w	r2, #4294967295
 8001168:	f005 fea6 	bl	8006eb8 <xQueueGenericSend>
		for (uint32_t i = 0; i < strlen(string); i++)
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	3301      	adds	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	6838      	ldr	r0, [r7, #0]
 8001174:	f7ff f82c 	bl	80001d0 <strlen>
 8001178:	4602      	mov	r2, r0
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	4293      	cmp	r3, r2
 800117e:	d3e5      	bcc.n	800114c <UART_AsyncTransmitString+0x24>
		}

		xSemaphoreGive(UART_TransmitMutexHandle);
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <UART_AsyncTransmitString+0x70>)
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	2300      	movs	r3, #0
 8001186:	2200      	movs	r2, #0
 8001188:	2100      	movs	r1, #0
 800118a:	f005 fe95 	bl	8006eb8 <xQueueGenericSend>
	}
}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000003c 	.word	0x2000003c
 800119c:	20000038 	.word	0x20000038

080011a0 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <MX_UART5_Init+0x58>)
 80011a6:	4a15      	ldr	r2, [pc, #84]	; (80011fc <MX_UART5_Init+0x5c>)
 80011a8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80011aa:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <MX_UART5_Init+0x58>)
 80011ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011b0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_UART5_Init+0x58>)
 80011b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011b8:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <MX_UART5_Init+0x58>)
 80011bc:	2200      	movs	r2, #0
 80011be:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	; (80011f8 <MX_UART5_Init+0x58>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_UART5_Init+0x58>)
 80011c8:	220c      	movs	r2, #12
 80011ca:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <MX_UART5_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_UART5_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011d8:	4b07      	ldr	r3, [pc, #28]	; (80011f8 <MX_UART5_Init+0x58>)
 80011da:	2200      	movs	r2, #0
 80011dc:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_UART5_Init+0x58>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <MX_UART5_Init+0x58>)
 80011e6:	f003 fefb 	bl	8004fe0 <HAL_UART_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_UART5_Init+0x54>
  {
    Error_Handler();
 80011f0:	f7ff fc54 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200019fc 	.word	0x200019fc
 80011fc:	40005000 	.word	0x40005000

08001200 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001204:	4b14      	ldr	r3, [pc, #80]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001206:	4a15      	ldr	r2, [pc, #84]	; (800125c <MX_USART1_UART_Init+0x5c>)
 8001208:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 800120a:	4b13      	ldr	r3, [pc, #76]	; (8001258 <MX_USART1_UART_Init+0x58>)
 800120c:	4a14      	ldr	r2, [pc, #80]	; (8001260 <MX_USART1_UART_Init+0x60>)
 800120e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001212:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001216:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001218:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <MX_USART1_UART_Init+0x58>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001224:	4b0c      	ldr	r3, [pc, #48]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001226:	220c      	movs	r2, #12
 8001228:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <MX_USART1_UART_Init+0x58>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001238:	2200      	movs	r2, #0
 800123a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <MX_USART1_UART_Init+0x58>)
 800123e:	2200      	movs	r2, #0
 8001240:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001242:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_USART1_UART_Init+0x58>)
 8001244:	f003 fecc 	bl	8004fe0 <HAL_UART_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800124e:	f7ff fc25 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20001a80 	.word	0x20001a80
 800125c:	40013800 	.word	0x40013800
 8001260:	0003d090 	.word	0x0003d090

08001264 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b0ae      	sub	sp, #184	; 0xb8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800127c:	f107 031c 	add.w	r3, r7, #28
 8001280:	2288      	movs	r2, #136	; 0x88
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f008 fc25 	bl	8009ad4 <memset>
  if(uartHandle->Instance==UART5)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a5b      	ldr	r2, [pc, #364]	; (80013fc <HAL_UART_MspInit+0x198>)
 8001290:	4293      	cmp	r3, r2
 8001292:	d165      	bne.n	8001360 <HAL_UART_MspInit+0xfc>
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001294:	2310      	movs	r3, #16
 8001296:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001298:	2300      	movs	r3, #0
 800129a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129c:	f107 031c 	add.w	r3, r7, #28
 80012a0:	4618      	mov	r0, r3
 80012a2:	f002 f875 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012ac:	f7ff fbf6 	bl	8000a9c <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80012b0:	4b53      	ldr	r3, [pc, #332]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b4:	4a52      	ldr	r2, [pc, #328]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80012ba:	6593      	str	r3, [r2, #88]	; 0x58
 80012bc:	4b50      	ldr	r3, [pc, #320]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012c4:	61bb      	str	r3, [r7, #24]
 80012c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c8:	4b4d      	ldr	r3, [pc, #308]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012cc:	4a4c      	ldr	r2, [pc, #304]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012ce:	f043 0304 	orr.w	r3, r3, #4
 80012d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d4:	4b4a      	ldr	r3, [pc, #296]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e0:	4b47      	ldr	r3, [pc, #284]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e4:	4a46      	ldr	r2, [pc, #280]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012e6:	f043 0308 	orr.w	r3, r3, #8
 80012ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ec:	4b44      	ldr	r3, [pc, #272]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80012ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	613b      	str	r3, [r7, #16]
 80012f6:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001312:	2308      	movs	r3, #8
 8001314:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800131c:	4619      	mov	r1, r3
 800131e:	4839      	ldr	r0, [pc, #228]	; (8001404 <HAL_UART_MspInit+0x1a0>)
 8001320:	f000 fff2 	bl	8002308 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001324:	2304      	movs	r3, #4
 8001326:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001336:	2303      	movs	r3, #3
 8001338:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800133c:	2308      	movs	r3, #8
 800133e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001342:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001346:	4619      	mov	r1, r3
 8001348:	482f      	ldr	r0, [pc, #188]	; (8001408 <HAL_UART_MspInit+0x1a4>)
 800134a:	f000 ffdd 	bl	8002308 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 800134e:	2200      	movs	r2, #0
 8001350:	2105      	movs	r1, #5
 8001352:	2035      	movs	r0, #53	; 0x35
 8001354:	f000 ff2e 	bl	80021b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001358:	2035      	movs	r0, #53	; 0x35
 800135a:	f000 ff47 	bl	80021ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800135e:	e049      	b.n	80013f4 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a29      	ldr	r2, [pc, #164]	; (800140c <HAL_UART_MspInit+0x1a8>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d144      	bne.n	80013f4 <HAL_UART_MspInit+0x190>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800136a:	2301      	movs	r3, #1
 800136c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800136e:	2300      	movs	r3, #0
 8001370:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001372:	f107 031c 	add.w	r3, r7, #28
 8001376:	4618      	mov	r0, r3
 8001378:	f002 f80a 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_UART_MspInit+0x122>
      Error_Handler();
 8001382:	f7ff fb8b 	bl	8000a9c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001386:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <HAL_UART_MspInit+0x19c>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138a:	4a1d      	ldr	r2, [pc, #116]	; (8001400 <HAL_UART_MspInit+0x19c>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001390:	6613      	str	r3, [r2, #96]	; 0x60
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <HAL_UART_MspInit+0x19c>)
 8001394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	4a17      	ldr	r2, [pc, #92]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_UART_MspInit+0x19c>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	2302      	movs	r3, #2
 80013c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ca:	2303      	movs	r3, #3
 80013cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013d0:	2307      	movs	r3, #7
 80013d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80013da:	4619      	mov	r1, r3
 80013dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013e0:	f000 ff92 	bl	8002308 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2105      	movs	r1, #5
 80013e8:	2025      	movs	r0, #37	; 0x25
 80013ea:	f000 fee3 	bl	80021b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013ee:	2025      	movs	r0, #37	; 0x25
 80013f0:	f000 fefc 	bl	80021ec <HAL_NVIC_EnableIRQ>
}
 80013f4:	bf00      	nop
 80013f6:	37b8      	adds	r7, #184	; 0xb8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40005000 	.word	0x40005000
 8001400:	40021000 	.word	0x40021000
 8001404:	48000800 	.word	0x48000800
 8001408:	48000c00 	.word	0x48000c00
 800140c:	40013800 	.word	0x40013800

08001410 <userMain>:
extern void Can_Init();
extern void canSend(uint16_t id,  CANMsg* canMsg);



int userMain(void){
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0

	UART_Init();
 8001416:	f7ff fdf3 	bl	8001000 <UART_Init>
	PwmInInit();
 800141a:	f7ff f95f 	bl	80006dc <PwmInInit>
	Can_Init();
 800141e:	f7ff f8c5 	bl	80005ac <Can_Init>
//	masterInit();
//	InitPL455();


	while(1){
		int f=(int)frequency();
 8001422:	f7ff f969 	bl	80006f8 <frequency>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
 800142a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800142e:	ee17 3a90 	vmov	r3, s15
 8001432:	617b      	str	r3, [r7, #20]
		char fc[4];
		int d=(int)dutycycle();
 8001434:	f7ff f96e 	bl	8000714 <dutycycle>
 8001438:	eef0 7a40 	vmov.f32	s15, s0
 800143c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001440:	ee17 3a90 	vmov	r3, s15
 8001444:	613b      	str	r3, [r7, #16]
		char dc[4];
		itoa(f,fc,10);
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	220a      	movs	r2, #10
 800144c:	4619      	mov	r1, r3
 800144e:	6978      	ldr	r0, [r7, #20]
 8001450:	f008 fb30 	bl	8009ab4 <itoa>
		itoa(d,dc,10);
 8001454:	f107 0308 	add.w	r3, r7, #8
 8001458:	220a      	movs	r2, #10
 800145a:	4619      	mov	r1, r3
 800145c:	6938      	ldr	r0, [r7, #16]
 800145e:	f008 fb29 	bl	8009ab4 <itoa>
		UART_AsyncTransmitString(5, "fr");
 8001462:	4912      	ldr	r1, [pc, #72]	; (80014ac <userMain+0x9c>)
 8001464:	2005      	movs	r0, #5
 8001466:	f7ff fe5f 	bl	8001128 <UART_AsyncTransmitString>
		UART_AsyncTransmitString(5, fc);
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	4619      	mov	r1, r3
 8001470:	2005      	movs	r0, #5
 8001472:	f7ff fe59 	bl	8001128 <UART_AsyncTransmitString>
		UART_AsyncTransmitString(5, "du");
 8001476:	490e      	ldr	r1, [pc, #56]	; (80014b0 <userMain+0xa0>)
 8001478:	2005      	movs	r0, #5
 800147a:	f7ff fe55 	bl	8001128 <UART_AsyncTransmitString>
		UART_AsyncTransmitString(5, dc);
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	4619      	mov	r1, r3
 8001484:	2005      	movs	r0, #5
 8001486:	f7ff fe4f 	bl	8001128 <UART_AsyncTransmitString>
		uint8_t niz[8]={0,1,0,1,0,1,0,1};
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <userMain+0xa4>)
 800148c:	463b      	mov	r3, r7
 800148e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001492:	e883 0003 	stmia.w	r3, {r0, r1}
		canSend(0, niz);
 8001496:	463b      	mov	r3, r7
 8001498:	4619      	mov	r1, r3
 800149a:	2000      	movs	r0, #0
 800149c:	f7ff f8ae 	bl	80005fc <canSend>
		vTaskDelay(pdMS_TO_TICKS(500));
 80014a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014a4:	f006 fbb6 	bl	8007c14 <vTaskDelay>
	while(1){
 80014a8:	e7bb      	b.n	8001422 <userMain+0x12>
 80014aa:	bf00      	nop
 80014ac:	08009c28 	.word	0x08009c28
 80014b0:	08009c2c 	.word	0x08009c2c
 80014b4:	08009c30 	.word	0x08009c30

080014b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014f0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014bc:	f7ff fbc4 	bl	8000c48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014c0:	480c      	ldr	r0, [pc, #48]	; (80014f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80014c2:	490d      	ldr	r1, [pc, #52]	; (80014f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014c4:	4a0d      	ldr	r2, [pc, #52]	; (80014fc <LoopForever+0xe>)
  movs r3, #0
 80014c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014c8:	e002      	b.n	80014d0 <LoopCopyDataInit>

080014ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ce:	3304      	adds	r3, #4

080014d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d4:	d3f9      	bcc.n	80014ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014d6:	4a0a      	ldr	r2, [pc, #40]	; (8001500 <LoopForever+0x12>)
  ldr r4, =_ebss
 80014d8:	4c0a      	ldr	r4, [pc, #40]	; (8001504 <LoopForever+0x16>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014dc:	e001      	b.n	80014e2 <LoopFillZerobss>

080014de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e0:	3204      	adds	r2, #4

080014e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e4:	d3fb      	bcc.n	80014de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014e6:	f008 faa9 	bl	8009a3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014ea:	f7ff fa59 	bl	80009a0 <main>

080014ee <LoopForever>:

LoopForever:
    b LoopForever
 80014ee:	e7fe      	b.n	80014ee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80014f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014f8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80014fc:	08009cf4 	.word	0x08009cf4
  ldr r2, =_sbss
 8001500:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001504:	20001b48 	.word	0x20001b48

08001508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001508:	e7fe      	b.n	8001508 <ADC1_2_IRQHandler>

0800150a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001510:	2300      	movs	r3, #0
 8001512:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001514:	2003      	movs	r0, #3
 8001516:	f000 fe42 	bl	800219e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800151a:	200f      	movs	r0, #15
 800151c:	f7ff faec 	bl	8000af8 <HAL_InitTick>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d002      	beq.n	800152c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	71fb      	strb	r3, [r7, #7]
 800152a:	e001      	b.n	8001530 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800152c:	f7ff fabc 	bl	8000aa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001530:	79fb      	ldrb	r3, [r7, #7]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <HAL_IncTick+0x20>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b06      	ldr	r3, [pc, #24]	; (8001560 <HAL_IncTick+0x24>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4413      	add	r3, r2
 800154c:	4a04      	ldr	r2, [pc, #16]	; (8001560 <HAL_IncTick+0x24>)
 800154e:	6013      	str	r3, [r2, #0]
}
 8001550:	bf00      	nop
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000008 	.word	0x20000008
 8001560:	20001b04 	.word	0x20001b04

08001564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return uwTick;
 8001568:	4b03      	ldr	r3, [pc, #12]	; (8001578 <HAL_GetTick+0x14>)
 800156a:	681b      	ldr	r3, [r3, #0]
}
 800156c:	4618      	mov	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
 8001576:	bf00      	nop
 8001578:	20001b04 	.word	0x20001b04

0800157c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e0ed      	b.n	800176a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d102      	bne.n	80015a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff f8fc 	bl	8000798 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0201 	orr.w	r2, r2, #1
 80015ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015b0:	f7ff ffd8 	bl	8001564 <HAL_GetTick>
 80015b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015b6:	e012      	b.n	80015de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015b8:	f7ff ffd4 	bl	8001564 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b0a      	cmp	r3, #10
 80015c4:	d90b      	bls.n	80015de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2205      	movs	r2, #5
 80015d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e0c5      	b.n	800176a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f003 0301 	and.w	r3, r3, #1
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0e5      	beq.n	80015b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f022 0202 	bic.w	r2, r2, #2
 80015fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015fc:	f7ff ffb2 	bl	8001564 <HAL_GetTick>
 8001600:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001602:	e012      	b.n	800162a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001604:	f7ff ffae 	bl	8001564 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b0a      	cmp	r3, #10
 8001610:	d90b      	bls.n	800162a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001616:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2205      	movs	r2, #5
 8001622:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e09f      	b.n	800176a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1e5      	bne.n	8001604 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	7e1b      	ldrb	r3, [r3, #24]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d108      	bne.n	8001652 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	e007      	b.n	8001662 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001660:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	7e5b      	ldrb	r3, [r3, #25]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d108      	bne.n	800167c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	e007      	b.n	800168c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800168a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	7e9b      	ldrb	r3, [r3, #26]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d108      	bne.n	80016a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f042 0220 	orr.w	r2, r2, #32
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	e007      	b.n	80016b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f022 0220 	bic.w	r2, r2, #32
 80016b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	7edb      	ldrb	r3, [r3, #27]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d108      	bne.n	80016d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f022 0210 	bic.w	r2, r2, #16
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	e007      	b.n	80016e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f042 0210 	orr.w	r2, r2, #16
 80016de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	7f1b      	ldrb	r3, [r3, #28]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d108      	bne.n	80016fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f042 0208 	orr.w	r2, r2, #8
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	e007      	b.n	800170a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f022 0208 	bic.w	r2, r2, #8
 8001708:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	7f5b      	ldrb	r3, [r3, #29]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d108      	bne.n	8001724 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f042 0204 	orr.w	r2, r2, #4
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	e007      	b.n	8001734 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0204 	bic.w	r2, r2, #4
 8001732:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	431a      	orrs	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	431a      	orrs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	ea42 0103 	orr.w	r1, r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	1e5a      	subs	r2, r3, #1
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001772:	b480      	push	{r7}
 8001774:	b089      	sub	sp, #36	; 0x24
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001786:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001790:	7ffb      	ldrb	r3, [r7, #31]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d003      	beq.n	800179e <HAL_CAN_AddTxMessage+0x2c>
 8001796:	7ffb      	ldrb	r3, [r7, #31]
 8001798:	2b02      	cmp	r3, #2
 800179a:	f040 80b8 	bne.w	800190e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10a      	bne.n	80017be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d105      	bne.n	80017be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	f000 80a0 	beq.w	80018fe <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	0e1b      	lsrs	r3, r3, #24
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d907      	bls.n	80017de <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e09e      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80017de:	2201      	movs	r2, #1
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	409a      	lsls	r2, r3
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10d      	bne.n	800180c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80017fa:	68f9      	ldr	r1, [r7, #12]
 80017fc:	6809      	ldr	r1, [r1, #0]
 80017fe:	431a      	orrs	r2, r3
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	3318      	adds	r3, #24
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	440b      	add	r3, r1
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	e00f      	b.n	800182c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001816:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800181c:	68f9      	ldr	r1, [r7, #12]
 800181e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001820:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3318      	adds	r3, #24
 8001826:	011b      	lsls	r3, r3, #4
 8001828:	440b      	add	r3, r1
 800182a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6819      	ldr	r1, [r3, #0]
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	691a      	ldr	r2, [r3, #16]
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	3318      	adds	r3, #24
 8001838:	011b      	lsls	r3, r3, #4
 800183a:	440b      	add	r3, r1
 800183c:	3304      	adds	r3, #4
 800183e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	7d1b      	ldrb	r3, [r3, #20]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d111      	bne.n	800186c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	3318      	adds	r3, #24
 8001850:	011b      	lsls	r3, r3, #4
 8001852:	4413      	add	r3, r2
 8001854:	3304      	adds	r3, #4
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	68fa      	ldr	r2, [r7, #12]
 800185a:	6811      	ldr	r1, [r2, #0]
 800185c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	3318      	adds	r3, #24
 8001864:	011b      	lsls	r3, r3, #4
 8001866:	440b      	add	r3, r1
 8001868:	3304      	adds	r3, #4
 800186a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3307      	adds	r3, #7
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	061a      	lsls	r2, r3, #24
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3306      	adds	r3, #6
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	041b      	lsls	r3, r3, #16
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	3305      	adds	r3, #5
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	021b      	lsls	r3, r3, #8
 8001886:	4313      	orrs	r3, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	3204      	adds	r2, #4
 800188c:	7812      	ldrb	r2, [r2, #0]
 800188e:	4610      	mov	r0, r2
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	6811      	ldr	r1, [r2, #0]
 8001894:	ea43 0200 	orr.w	r2, r3, r0
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	011b      	lsls	r3, r3, #4
 800189c:	440b      	add	r3, r1
 800189e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80018a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3303      	adds	r3, #3
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	061a      	lsls	r2, r3, #24
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3302      	adds	r3, #2
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	041b      	lsls	r3, r3, #16
 80018b4:	431a      	orrs	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3301      	adds	r3, #1
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	4313      	orrs	r3, r2
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	7812      	ldrb	r2, [r2, #0]
 80018c4:	4610      	mov	r0, r2
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	6811      	ldr	r1, [r2, #0]
 80018ca:	ea43 0200 	orr.w	r2, r3, r0
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	011b      	lsls	r3, r3, #4
 80018d2:	440b      	add	r3, r1
 80018d4:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80018d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	3318      	adds	r3, #24
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	4413      	add	r3, r2
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	6811      	ldr	r1, [r2, #0]
 80018ec:	f043 0201 	orr.w	r2, r3, #1
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	3318      	adds	r3, #24
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	440b      	add	r3, r1
 80018f8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e00e      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001902:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e006      	b.n	800191c <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
  }
}
 800191c:	4618      	mov	r0, r3
 800191e:	3724      	adds	r7, #36	; 0x24
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f893 3020 	ldrb.w	r3, [r3, #32]
 800193c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800193e:	7afb      	ldrb	r3, [r7, #11]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d002      	beq.n	800194a <HAL_CAN_IsTxMessagePending+0x22>
 8001944:	7afb      	ldrb	r3, [r7, #11]
 8001946:	2b02      	cmp	r3, #2
 8001948:	d10b      	bne.n	8001962 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	069b      	lsls	r3, r3, #26
 8001954:	401a      	ands	r2, r3
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	069b      	lsls	r3, r3, #26
 800195a:	429a      	cmp	r2, r3
 800195c:	d001      	beq.n	8001962 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 800195e:	2301      	movs	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001962:	68fb      	ldr	r3, [r7, #12]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
 800197c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001984:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001986:	7dfb      	ldrb	r3, [r7, #23]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d003      	beq.n	8001994 <HAL_CAN_GetRxMessage+0x24>
 800198c:	7dfb      	ldrb	r3, [r7, #23]
 800198e:	2b02      	cmp	r3, #2
 8001990:	f040 80f3 	bne.w	8001b7a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10e      	bne.n	80019b8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d116      	bne.n	80019d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e0e7      	b.n	8001b88 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	691b      	ldr	r3, [r3, #16]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d107      	bne.n	80019d6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e0d8      	b.n	8001b88 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	331b      	adds	r3, #27
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	4413      	add	r3, r2
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0204 	and.w	r2, r3, #4
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d10c      	bne.n	8001a0e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	331b      	adds	r3, #27
 80019fc:	011b      	lsls	r3, r3, #4
 80019fe:	4413      	add	r3, r2
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	0d5b      	lsrs	r3, r3, #21
 8001a04:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	e00b      	b.n	8001a26 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	331b      	adds	r3, #27
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	4413      	add	r3, r2
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	08db      	lsrs	r3, r3, #3
 8001a1e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	331b      	adds	r3, #27
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	4413      	add	r3, r2
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0202 	and.w	r2, r3, #2
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	331b      	adds	r3, #27
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	4413      	add	r3, r2
 8001a48:	3304      	adds	r3, #4
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 020f 	and.w	r2, r3, #15
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	331b      	adds	r3, #27
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	4413      	add	r3, r2
 8001a60:	3304      	adds	r3, #4
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	331b      	adds	r3, #27
 8001a74:	011b      	lsls	r3, r3, #4
 8001a76:	4413      	add	r3, r2
 8001a78:	3304      	adds	r3, #4
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	0c1b      	lsrs	r3, r3, #16
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	4413      	add	r3, r2
 8001a8e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	011b      	lsls	r3, r3, #4
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	0a1a      	lsrs	r2, r3, #8
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b2d2      	uxtb	r2, r2
 8001ab2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	4413      	add	r3, r2
 8001abe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	0c1a      	lsrs	r2, r3, #16
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	3302      	adds	r3, #2
 8001aca:	b2d2      	uxtb	r2, r2
 8001acc:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	011b      	lsls	r3, r3, #4
 8001ad6:	4413      	add	r3, r2
 8001ad8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	0e1a      	lsrs	r2, r3, #24
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	3303      	adds	r3, #3
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	4413      	add	r3, r2
 8001af2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	3304      	adds	r3, #4
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	4413      	add	r3, r2
 8001b0a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	0a1a      	lsrs	r2, r3, #8
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	3305      	adds	r3, #5
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	011b      	lsls	r3, r3, #4
 8001b22:	4413      	add	r3, r2
 8001b24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	0c1a      	lsrs	r2, r3, #16
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	3306      	adds	r3, #6
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	011b      	lsls	r3, r3, #4
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	0e1a      	lsrs	r2, r3, #24
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	3307      	adds	r3, #7
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d108      	bne.n	8001b66 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f042 0220 	orr.w	r2, r2, #32
 8001b62:	60da      	str	r2, [r3, #12]
 8001b64:	e007      	b.n	8001b76 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	691a      	ldr	r2, [r3, #16]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f042 0220 	orr.w	r2, r2, #32
 8001b74:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	e006      	b.n	8001b88 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
  }
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	371c      	adds	r7, #28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ba8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001baa:	7afb      	ldrb	r3, [r7, #11]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d002      	beq.n	8001bb6 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001bb0:	7afb      	ldrb	r3, [r7, #11]
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d10f      	bne.n	8001bd6 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d106      	bne.n	8001bca <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	f003 0303 	and.w	r3, r3, #3
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	e005      	b.n	8001bd6 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	f003 0303 	and.w	r3, r3, #3
 8001bd4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08a      	sub	sp, #40	; 0x28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	691b      	ldr	r3, [r3, #16]
 8001c16:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d07c      	beq.n	8001d24 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d023      	beq.n	8001c7c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f000 f983 	bl	8001f52 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c4c:	e016      	b.n	8001c7c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d004      	beq.n	8001c62 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c60:	e00c      	b.n	8001c7c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	f003 0308 	and.w	r3, r3, #8
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d004      	beq.n	8001c76 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c72:	627b      	str	r3, [r7, #36]	; 0x24
 8001c74:	e002      	b.n	8001c7c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f989 	bl	8001f8e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d024      	beq.n	8001cd0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c8e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f963 	bl	8001f66 <HAL_CAN_TxMailbox1CompleteCallback>
 8001ca0:	e016      	b.n	8001cd0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d004      	beq.n	8001cb6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb4:	e00c      	b.n	8001cd0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d004      	beq.n	8001cca <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc8:	e002      	b.n	8001cd0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 f969 	bl	8001fa2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d024      	beq.n	8001d24 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ce2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d003      	beq.n	8001cf6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f000 f943 	bl	8001f7a <HAL_CAN_TxMailbox2CompleteCallback>
 8001cf4:	e016      	b.n	8001d24 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d004      	beq.n	8001d0a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
 8001d08:	e00c      	b.n	8001d24 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d004      	beq.n	8001d1e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001d1c:	e002      	b.n	8001d24 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f949 	bl	8001fb6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	f003 0308 	and.w	r3, r3, #8
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00c      	beq.n	8001d48 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	f003 0310 	and.w	r3, r3, #16
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d007      	beq.n	8001d48 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2210      	movs	r2, #16
 8001d46:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d48:	6a3b      	ldr	r3, [r7, #32]
 8001d4a:	f003 0304 	and.w	r3, r3, #4
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00b      	beq.n	8001d6a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2208      	movs	r2, #8
 8001d62:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f930 	bl	8001fca <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d6a:	6a3b      	ldr	r3, [r7, #32]
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d009      	beq.n	8001d88 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d002      	beq.n	8001d88 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7fe fba8 	bl	80004d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d88:	6a3b      	ldr	r3, [r7, #32]
 8001d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00c      	beq.n	8001dac <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d007      	beq.n	8001dac <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001da2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2210      	movs	r2, #16
 8001daa:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001dac:	6a3b      	ldr	r3, [r7, #32]
 8001dae:	f003 0320 	and.w	r3, r3, #32
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00b      	beq.n	8001dce <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	f003 0308 	and.w	r3, r3, #8
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d006      	beq.n	8001dce <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2208      	movs	r2, #8
 8001dc6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f912 	bl	8001ff2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001dce:	6a3b      	ldr	r3, [r7, #32]
 8001dd0:	f003 0310 	and.w	r3, r3, #16
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d009      	beq.n	8001dec <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d002      	beq.n	8001dec <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f8f9 	bl	8001fde <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001dec:	6a3b      	ldr	r3, [r7, #32]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f003 0310 	and.w	r3, r3, #16
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d006      	beq.n	8001e0e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2210      	movs	r2, #16
 8001e06:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f8fc 	bl	8002006 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001e0e:	6a3b      	ldr	r3, [r7, #32]
 8001e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00b      	beq.n	8001e30 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 0308 	and.w	r3, r3, #8
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d006      	beq.n	8001e30 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2208      	movs	r2, #8
 8001e28:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f8f5 	bl	800201a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001e30:	6a3b      	ldr	r3, [r7, #32]
 8001e32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d07b      	beq.n	8001f32 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d072      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e44:	6a3b      	ldr	r3, [r7, #32]
 8001e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d008      	beq.n	8001e60 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d008      	beq.n	8001e7c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	f043 0302 	orr.w	r3, r3, #2
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d008      	beq.n	8001e98 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e92:	f043 0304 	orr.w	r3, r3, #4
 8001e96:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d043      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d03e      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001eb2:	2b60      	cmp	r3, #96	; 0x60
 8001eb4:	d02b      	beq.n	8001f0e <HAL_CAN_IRQHandler+0x32a>
 8001eb6:	2b60      	cmp	r3, #96	; 0x60
 8001eb8:	d82e      	bhi.n	8001f18 <HAL_CAN_IRQHandler+0x334>
 8001eba:	2b50      	cmp	r3, #80	; 0x50
 8001ebc:	d022      	beq.n	8001f04 <HAL_CAN_IRQHandler+0x320>
 8001ebe:	2b50      	cmp	r3, #80	; 0x50
 8001ec0:	d82a      	bhi.n	8001f18 <HAL_CAN_IRQHandler+0x334>
 8001ec2:	2b40      	cmp	r3, #64	; 0x40
 8001ec4:	d019      	beq.n	8001efa <HAL_CAN_IRQHandler+0x316>
 8001ec6:	2b40      	cmp	r3, #64	; 0x40
 8001ec8:	d826      	bhi.n	8001f18 <HAL_CAN_IRQHandler+0x334>
 8001eca:	2b30      	cmp	r3, #48	; 0x30
 8001ecc:	d010      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x30c>
 8001ece:	2b30      	cmp	r3, #48	; 0x30
 8001ed0:	d822      	bhi.n	8001f18 <HAL_CAN_IRQHandler+0x334>
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	d002      	beq.n	8001edc <HAL_CAN_IRQHandler+0x2f8>
 8001ed6:	2b20      	cmp	r3, #32
 8001ed8:	d005      	beq.n	8001ee6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001eda:	e01d      	b.n	8001f18 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ede:	f043 0308 	orr.w	r3, r3, #8
 8001ee2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ee4:	e019      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	f043 0310 	orr.w	r3, r3, #16
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001eee:	e014      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	f043 0320 	orr.w	r3, r3, #32
 8001ef6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ef8:	e00f      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f02:	e00a      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f0c:	e005      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001f16:	e000      	b.n	8001f1a <HAL_CAN_IRQHandler+0x336>
            break;
 8001f18:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	699a      	ldr	r2, [r3, #24]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f28:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2204      	movs	r2, #4
 8001f30:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d008      	beq.n	8001f4a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3e:	431a      	orrs	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f000 f872 	bl	800202e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f4a:	bf00      	nop
 8001f4c:	3728      	adds	r7, #40	; 0x28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b083      	sub	sp, #12
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800201a:	b480      	push	{r7}
 800201c:	b083      	sub	sp, #12
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800202e:	b480      	push	{r7}
 8002030:	b083      	sub	sp, #12
 8002032:	af00      	add	r7, sp, #0
 8002034:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002054:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <__NVIC_SetPriorityGrouping+0x44>)
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800205a:	68ba      	ldr	r2, [r7, #8]
 800205c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002060:	4013      	ands	r3, r2
 8002062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800206c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002076:	4a04      	ldr	r2, [pc, #16]	; (8002088 <__NVIC_SetPriorityGrouping+0x44>)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	60d3      	str	r3, [r2, #12]
}
 800207c:	bf00      	nop
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002090:	4b04      	ldr	r3, [pc, #16]	; (80020a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	0a1b      	lsrs	r3, r3, #8
 8002096:	f003 0307 	and.w	r3, r3, #7
}
 800209a:	4618      	mov	r0, r3
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	e000ed00 	.word	0xe000ed00

080020a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	db0b      	blt.n	80020d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ba:	79fb      	ldrb	r3, [r7, #7]
 80020bc:	f003 021f 	and.w	r2, r3, #31
 80020c0:	4907      	ldr	r1, [pc, #28]	; (80020e0 <__NVIC_EnableIRQ+0x38>)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	2001      	movs	r0, #1
 80020ca:	fa00 f202 	lsl.w	r2, r0, r2
 80020ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000e100 	.word	0xe000e100

080020e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	6039      	str	r1, [r7, #0]
 80020ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	db0a      	blt.n	800210e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	490c      	ldr	r1, [pc, #48]	; (8002130 <__NVIC_SetPriority+0x4c>)
 80020fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002102:	0112      	lsls	r2, r2, #4
 8002104:	b2d2      	uxtb	r2, r2
 8002106:	440b      	add	r3, r1
 8002108:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800210c:	e00a      	b.n	8002124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4908      	ldr	r1, [pc, #32]	; (8002134 <__NVIC_SetPriority+0x50>)
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	3b04      	subs	r3, #4
 800211c:	0112      	lsls	r2, r2, #4
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	440b      	add	r3, r1
 8002122:	761a      	strb	r2, [r3, #24]
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000e100 	.word	0xe000e100
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	; 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	f1c3 0307 	rsb	r3, r3, #7
 8002152:	2b04      	cmp	r3, #4
 8002154:	bf28      	it	cs
 8002156:	2304      	movcs	r3, #4
 8002158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	3304      	adds	r3, #4
 800215e:	2b06      	cmp	r3, #6
 8002160:	d902      	bls.n	8002168 <NVIC_EncodePriority+0x30>
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3b03      	subs	r3, #3
 8002166:	e000      	b.n	800216a <NVIC_EncodePriority+0x32>
 8002168:	2300      	movs	r3, #0
 800216a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800216c:	f04f 32ff 	mov.w	r2, #4294967295
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	fa02 f303 	lsl.w	r3, r2, r3
 8002176:	43da      	mvns	r2, r3
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	401a      	ands	r2, r3
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002180:	f04f 31ff 	mov.w	r1, #4294967295
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa01 f303 	lsl.w	r3, r1, r3
 800218a:	43d9      	mvns	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002190:	4313      	orrs	r3, r2
         );
}
 8002192:	4618      	mov	r0, r3
 8002194:	3724      	adds	r7, #36	; 0x24
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219e:	b580      	push	{r7, lr}
 80021a0:	b082      	sub	sp, #8
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7ff ff4c 	bl	8002044 <__NVIC_SetPriorityGrouping>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b086      	sub	sp, #24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021c6:	f7ff ff61 	bl	800208c <__NVIC_GetPriorityGrouping>
 80021ca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	68b9      	ldr	r1, [r7, #8]
 80021d0:	6978      	ldr	r0, [r7, #20]
 80021d2:	f7ff ffb1 	bl	8002138 <NVIC_EncodePriority>
 80021d6:	4602      	mov	r2, r0
 80021d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021dc:	4611      	mov	r1, r2
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff ff80 	bl	80020e4 <__NVIC_SetPriority>
}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff ff54 	bl	80020a8 <__NVIC_EnableIRQ>
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d008      	beq.n	8002232 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2204      	movs	r2, #4
 8002224:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e022      	b.n	8002278 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 020e 	bic.w	r2, r2, #14
 8002240:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	f003 021c 	and.w	r2, r3, #28
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	2101      	movs	r1, #1
 8002260:	fa01 f202 	lsl.w	r2, r1, r2
 8002264:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002276:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800228c:	2300      	movs	r3, #0
 800228e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d005      	beq.n	80022a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2204      	movs	r2, #4
 80022a0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	73fb      	strb	r3, [r7, #15]
 80022a6:	e029      	b.n	80022fc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 020e 	bic.w	r2, r2, #14
 80022b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0201 	bic.w	r2, r2, #1
 80022c6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f003 021c 	and.w	r2, r3, #28
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d4:	2101      	movs	r1, #1
 80022d6:	fa01 f202 	lsl.w	r2, r1, r2
 80022da:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
    }
  }
  return status;
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002308:	b480      	push	{r7}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002316:	e17f      	b.n	8002618 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2101      	movs	r1, #1
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2b00      	cmp	r3, #0
 800232c:	f000 8171 	beq.w	8002612 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	2b01      	cmp	r3, #1
 800233a:	d005      	beq.n	8002348 <HAL_GPIO_Init+0x40>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d130      	bne.n	80023aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	2203      	movs	r2, #3
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800237e:	2201      	movs	r2, #1
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43db      	mvns	r3, r3
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	4013      	ands	r3, r2
 800238c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	091b      	lsrs	r3, r3, #4
 8002394:	f003 0201 	and.w	r2, r3, #1
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d118      	bne.n	80023e8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023bc:	2201      	movs	r2, #1
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	43db      	mvns	r3, r3
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	08db      	lsrs	r3, r3, #3
 80023d2:	f003 0201 	and.w	r2, r3, #1
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4313      	orrs	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d017      	beq.n	8002424 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	2203      	movs	r2, #3
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4313      	orrs	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 0303 	and.w	r3, r3, #3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d123      	bne.n	8002478 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	08da      	lsrs	r2, r3, #3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3208      	adds	r2, #8
 8002438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	220f      	movs	r2, #15
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	43db      	mvns	r3, r3
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	4013      	ands	r3, r2
 8002452:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	691a      	ldr	r2, [r3, #16]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	08da      	lsrs	r2, r3, #3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3208      	adds	r2, #8
 8002472:	6939      	ldr	r1, [r7, #16]
 8002474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	2203      	movs	r2, #3
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0203 	and.w	r2, r3, #3
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 80ac 	beq.w	8002612 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ba:	4b5f      	ldr	r3, [pc, #380]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024be:	4a5e      	ldr	r2, [pc, #376]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6613      	str	r3, [r2, #96]	; 0x60
 80024c6:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <HAL_GPIO_Init+0x330>)
 80024c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
 80024d0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024d2:	4a5a      	ldr	r2, [pc, #360]	; (800263c <HAL_GPIO_Init+0x334>)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	3302      	adds	r3, #2
 80024da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	220f      	movs	r2, #15
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80024fc:	d025      	beq.n	800254a <HAL_GPIO_Init+0x242>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4f      	ldr	r2, [pc, #316]	; (8002640 <HAL_GPIO_Init+0x338>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d01f      	beq.n	8002546 <HAL_GPIO_Init+0x23e>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4e      	ldr	r2, [pc, #312]	; (8002644 <HAL_GPIO_Init+0x33c>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d019      	beq.n	8002542 <HAL_GPIO_Init+0x23a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4d      	ldr	r2, [pc, #308]	; (8002648 <HAL_GPIO_Init+0x340>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d013      	beq.n	800253e <HAL_GPIO_Init+0x236>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a4c      	ldr	r2, [pc, #304]	; (800264c <HAL_GPIO_Init+0x344>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00d      	beq.n	800253a <HAL_GPIO_Init+0x232>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a4b      	ldr	r2, [pc, #300]	; (8002650 <HAL_GPIO_Init+0x348>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <HAL_GPIO_Init+0x22e>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a4a      	ldr	r2, [pc, #296]	; (8002654 <HAL_GPIO_Init+0x34c>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d101      	bne.n	8002532 <HAL_GPIO_Init+0x22a>
 800252e:	2306      	movs	r3, #6
 8002530:	e00c      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002532:	2307      	movs	r3, #7
 8002534:	e00a      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002536:	2305      	movs	r3, #5
 8002538:	e008      	b.n	800254c <HAL_GPIO_Init+0x244>
 800253a:	2304      	movs	r3, #4
 800253c:	e006      	b.n	800254c <HAL_GPIO_Init+0x244>
 800253e:	2303      	movs	r3, #3
 8002540:	e004      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002542:	2302      	movs	r3, #2
 8002544:	e002      	b.n	800254c <HAL_GPIO_Init+0x244>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <HAL_GPIO_Init+0x244>
 800254a:	2300      	movs	r3, #0
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	f002 0203 	and.w	r2, r2, #3
 8002552:	0092      	lsls	r2, r2, #2
 8002554:	4093      	lsls	r3, r2
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	4313      	orrs	r3, r2
 800255a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800255c:	4937      	ldr	r1, [pc, #220]	; (800263c <HAL_GPIO_Init+0x334>)
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	089b      	lsrs	r3, r3, #2
 8002562:	3302      	adds	r3, #2
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800256a:	4b3b      	ldr	r3, [pc, #236]	; (8002658 <HAL_GPIO_Init+0x350>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	43db      	mvns	r3, r3
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4013      	ands	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800258e:	4a32      	ldr	r2, [pc, #200]	; (8002658 <HAL_GPIO_Init+0x350>)
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002594:	4b30      	ldr	r3, [pc, #192]	; (8002658 <HAL_GPIO_Init+0x350>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	43db      	mvns	r3, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025b8:	4a27      	ldr	r2, [pc, #156]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025be:	4b26      	ldr	r3, [pc, #152]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	43db      	mvns	r3, r3
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4013      	ands	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025e2:	4a1d      	ldr	r2, [pc, #116]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025e8:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <HAL_GPIO_Init+0x350>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	43db      	mvns	r3, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800260c:	4a12      	ldr	r2, [pc, #72]	; (8002658 <HAL_GPIO_Init+0x350>)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3301      	adds	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	f47f ae78 	bne.w	8002318 <HAL_GPIO_Init+0x10>
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	371c      	adds	r7, #28
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40021000 	.word	0x40021000
 800263c:	40010000 	.word	0x40010000
 8002640:	48000400 	.word	0x48000400
 8002644:	48000800 	.word	0x48000800
 8002648:	48000c00 	.word	0x48000c00
 800264c:	48001000 	.word	0x48001000
 8002650:	48001400 	.word	0x48001400
 8002654:	48001800 	.word	0x48001800
 8002658:	40010400 	.word	0x40010400

0800265c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	460b      	mov	r3, r1
 8002666:	807b      	strh	r3, [r7, #2]
 8002668:	4613      	mov	r3, r2
 800266a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800266c:	787b      	ldrb	r3, [r7, #1]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002672:	887a      	ldrh	r2, [r7, #2]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002678:	e002      	b.n	8002680 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40007000 	.word	0x40007000

080026a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026b6:	d130      	bne.n	800271a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b8:	4b23      	ldr	r3, [pc, #140]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026c4:	d038      	beq.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026c6:	4b20      	ldr	r3, [pc, #128]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026ce:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	; (800274c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2232      	movs	r2, #50	; 0x32
 80026dc:	fb02 f303 	mul.w	r3, r2, r3
 80026e0:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026e2:	fba2 2303 	umull	r2, r3, r2, r3
 80026e6:	0c9b      	lsrs	r3, r3, #18
 80026e8:	3301      	adds	r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ec:	e002      	b.n	80026f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f4:	4b14      	ldr	r3, [pc, #80]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002700:	d102      	bne.n	8002708 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f2      	bne.n	80026ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002708:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002714:	d110      	bne.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e00f      	b.n	800273a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800271a:	4b0b      	ldr	r3, [pc, #44]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002726:	d007      	beq.n	8002738 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002728:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002730:	4a05      	ldr	r2, [pc, #20]	; (8002748 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002732:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002736:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40007000 	.word	0x40007000
 800274c:	20000000 	.word	0x20000000
 8002750:	431bde83 	.word	0x431bde83

08002754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e3d4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002766:	4ba1      	ldr	r3, [pc, #644]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 030c 	and.w	r3, r3, #12
 800276e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002770:	4b9e      	ldr	r3, [pc, #632]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0310 	and.w	r3, r3, #16
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 80e4 	beq.w	8002950 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_RCC_OscConfig+0x4a>
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b0c      	cmp	r3, #12
 8002792:	f040 808b 	bne.w	80028ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2b01      	cmp	r3, #1
 800279a:	f040 8087 	bne.w	80028ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800279e:	4b93      	ldr	r3, [pc, #588]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_RCC_OscConfig+0x62>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e3ac      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a1a      	ldr	r2, [r3, #32]
 80027ba:	4b8c      	ldr	r3, [pc, #560]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d004      	beq.n	80027d0 <HAL_RCC_OscConfig+0x7c>
 80027c6:	4b89      	ldr	r3, [pc, #548]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027ce:	e005      	b.n	80027dc <HAL_RCC_OscConfig+0x88>
 80027d0:	4b86      	ldr	r3, [pc, #536]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d6:	091b      	lsrs	r3, r3, #4
 80027d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027dc:	4293      	cmp	r3, r2
 80027de:	d223      	bcs.n	8002828 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f000 fd73 	bl	80032d0 <RCC_SetFlashLatencyFromMSIRange>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e38d      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027f4:	4b7d      	ldr	r3, [pc, #500]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a7c      	ldr	r2, [pc, #496]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80027fa:	f043 0308 	orr.w	r3, r3, #8
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b7a      	ldr	r3, [pc, #488]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	4977      	ldr	r1, [pc, #476]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800280e:	4313      	orrs	r3, r2
 8002810:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002812:	4b76      	ldr	r3, [pc, #472]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	021b      	lsls	r3, r3, #8
 8002820:	4972      	ldr	r1, [pc, #456]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002822:	4313      	orrs	r3, r2
 8002824:	604b      	str	r3, [r1, #4]
 8002826:	e025      	b.n	8002874 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002828:	4b70      	ldr	r3, [pc, #448]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a6f      	ldr	r2, [pc, #444]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800282e:	f043 0308 	orr.w	r3, r3, #8
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	4b6d      	ldr	r3, [pc, #436]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	496a      	ldr	r1, [pc, #424]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002842:	4313      	orrs	r3, r2
 8002844:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002846:	4b69      	ldr	r3, [pc, #420]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	021b      	lsls	r3, r3, #8
 8002854:	4965      	ldr	r1, [pc, #404]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002856:	4313      	orrs	r3, r2
 8002858:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d109      	bne.n	8002874 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	4618      	mov	r0, r3
 8002866:	f000 fd33 	bl	80032d0 <RCC_SetFlashLatencyFromMSIRange>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e34d      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002874:	f000 fc36 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8002878:	4602      	mov	r2, r0
 800287a:	4b5c      	ldr	r3, [pc, #368]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	091b      	lsrs	r3, r3, #4
 8002880:	f003 030f 	and.w	r3, r3, #15
 8002884:	495a      	ldr	r1, [pc, #360]	; (80029f0 <HAL_RCC_OscConfig+0x29c>)
 8002886:	5ccb      	ldrb	r3, [r1, r3]
 8002888:	f003 031f 	and.w	r3, r3, #31
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	4a58      	ldr	r2, [pc, #352]	; (80029f4 <HAL_RCC_OscConfig+0x2a0>)
 8002892:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002894:	4b58      	ldr	r3, [pc, #352]	; (80029f8 <HAL_RCC_OscConfig+0x2a4>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe f92d 	bl	8000af8 <HAL_InitTick>
 800289e:	4603      	mov	r3, r0
 80028a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d052      	beq.n	800294e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	e331      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d032      	beq.n	800291a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028b4:	4b4d      	ldr	r3, [pc, #308]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a4c      	ldr	r2, [pc, #304]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028c0:	f7fe fe50 	bl	8001564 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028c8:	f7fe fe4c 	bl	8001564 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e31a      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028da:	4b44      	ldr	r3, [pc, #272]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028e6:	4b41      	ldr	r3, [pc, #260]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a40      	ldr	r2, [pc, #256]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028ec:	f043 0308 	orr.w	r3, r3, #8
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b3e      	ldr	r3, [pc, #248]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	493b      	ldr	r1, [pc, #236]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002904:	4b39      	ldr	r3, [pc, #228]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	4936      	ldr	r1, [pc, #216]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
 8002918:	e01a      	b.n	8002950 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800291a:	4b34      	ldr	r3, [pc, #208]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a33      	ldr	r2, [pc, #204]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002920:	f023 0301 	bic.w	r3, r3, #1
 8002924:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002926:	f7fe fe1d 	bl	8001564 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800292e:	f7fe fe19 	bl	8001564 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e2e7      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002940:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0302 	and.w	r3, r3, #2
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1f0      	bne.n	800292e <HAL_RCC_OscConfig+0x1da>
 800294c:	e000      	b.n	8002950 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800294e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d074      	beq.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	2b08      	cmp	r3, #8
 8002960:	d005      	beq.n	800296e <HAL_RCC_OscConfig+0x21a>
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	d10e      	bne.n	8002986 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2b03      	cmp	r3, #3
 800296c:	d10b      	bne.n	8002986 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296e:	4b1f      	ldr	r3, [pc, #124]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d064      	beq.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d160      	bne.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e2c4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800298e:	d106      	bne.n	800299e <HAL_RCC_OscConfig+0x24a>
 8002990:	4b16      	ldr	r3, [pc, #88]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a15      	ldr	r2, [pc, #84]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 8002996:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	e01d      	b.n	80029da <HAL_RCC_OscConfig+0x286>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029a6:	d10c      	bne.n	80029c2 <HAL_RCC_OscConfig+0x26e>
 80029a8:	4b10      	ldr	r3, [pc, #64]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a0f      	ldr	r2, [pc, #60]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	e00b      	b.n	80029da <HAL_RCC_OscConfig+0x286>
 80029c2:	4b0a      	ldr	r3, [pc, #40]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a09      	ldr	r2, [pc, #36]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029cc:	6013      	str	r3, [r2, #0]
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <HAL_RCC_OscConfig+0x298>)
 80029d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d01c      	beq.n	8002a1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e2:	f7fe fdbf 	bl	8001564 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029e8:	e011      	b.n	8002a0e <HAL_RCC_OscConfig+0x2ba>
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	08009c74 	.word	0x08009c74
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029fc:	f7fe fdb2 	bl	8001564 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b64      	cmp	r3, #100	; 0x64
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e280      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a0e:	4baf      	ldr	r3, [pc, #700]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x2a8>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7fe fda2 	bl	8001564 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a24:	f7fe fd9e 	bl	8001564 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b64      	cmp	r3, #100	; 0x64
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e26c      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a36:	4ba5      	ldr	r3, [pc, #660]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f0      	bne.n	8002a24 <HAL_RCC_OscConfig+0x2d0>
 8002a42:	e000      	b.n	8002a46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d060      	beq.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d005      	beq.n	8002a64 <HAL_RCC_OscConfig+0x310>
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2b0c      	cmp	r3, #12
 8002a5c:	d119      	bne.n	8002a92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d116      	bne.n	8002a92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a64:	4b99      	ldr	r3, [pc, #612]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_OscConfig+0x328>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e249      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7c:	4b93      	ldr	r3, [pc, #588]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	061b      	lsls	r3, r3, #24
 8002a8a:	4990      	ldr	r1, [pc, #576]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a90:	e040      	b.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d023      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a9a:	4b8c      	ldr	r3, [pc, #560]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a8b      	ldr	r2, [pc, #556]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa6:	f7fe fd5d 	bl	8001564 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aae:	f7fe fd59 	bl	8001564 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e227      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac0:	4b82      	ldr	r3, [pc, #520]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d0f0      	beq.n	8002aae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002acc:	4b7f      	ldr	r3, [pc, #508]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	061b      	lsls	r3, r3, #24
 8002ada:	497c      	ldr	r1, [pc, #496]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
 8002ae0:	e018      	b.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ae2:	4b7a      	ldr	r3, [pc, #488]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a79      	ldr	r2, [pc, #484]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aee:	f7fe fd39 	bl	8001564 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002af6:	f7fe fd35 	bl	8001564 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e203      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b08:	4b70      	ldr	r3, [pc, #448]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1f0      	bne.n	8002af6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d03c      	beq.n	8002b9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d01c      	beq.n	8002b62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b28:	4b68      	ldr	r3, [pc, #416]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b2e:	4a67      	ldr	r2, [pc, #412]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b38:	f7fe fd14 	bl	8001564 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b40:	f7fe fd10 	bl	8001564 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e1de      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b52:	4b5e      	ldr	r3, [pc, #376]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ef      	beq.n	8002b40 <HAL_RCC_OscConfig+0x3ec>
 8002b60:	e01b      	b.n	8002b9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b62:	4b5a      	ldr	r3, [pc, #360]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b68:	4a58      	ldr	r2, [pc, #352]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b6a:	f023 0301 	bic.w	r3, r3, #1
 8002b6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b72:	f7fe fcf7 	bl	8001564 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7a:	f7fe fcf3 	bl	8001564 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e1c1      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b8c:	4b4f      	ldr	r3, [pc, #316]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1ef      	bne.n	8002b7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	f000 80a6 	beq.w	8002cf4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bac:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bb8:	4b44      	ldr	r3, [pc, #272]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bbc:	4a43      	ldr	r2, [pc, #268]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	6593      	str	r3, [r2, #88]	; 0x58
 8002bc4:	4b41      	ldr	r3, [pc, #260]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002bc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bd4:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d118      	bne.n	8002c12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002be0:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a3a      	ldr	r2, [pc, #232]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bec:	f7fe fcba 	bl	8001564 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf4:	f7fe fcb6 	bl	8001564 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e184      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c06:	4b32      	ldr	r3, [pc, #200]	; (8002cd0 <HAL_RCC_OscConfig+0x57c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d108      	bne.n	8002c2c <HAL_RCC_OscConfig+0x4d8>
 8002c1a:	4b2c      	ldr	r3, [pc, #176]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c20:	4a2a      	ldr	r2, [pc, #168]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c2a:	e024      	b.n	8002c76 <HAL_RCC_OscConfig+0x522>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b05      	cmp	r3, #5
 8002c32:	d110      	bne.n	8002c56 <HAL_RCC_OscConfig+0x502>
 8002c34:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3a:	4a24      	ldr	r2, [pc, #144]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c44:	4b21      	ldr	r3, [pc, #132]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4a:	4a20      	ldr	r2, [pc, #128]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c54:	e00f      	b.n	8002c76 <HAL_RCC_OscConfig+0x522>
 8002c56:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c5c:	4a1b      	ldr	r2, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c5e:	f023 0301 	bic.w	r3, r3, #1
 8002c62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c66:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6c:	4a17      	ldr	r2, [pc, #92]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c6e:	f023 0304 	bic.w	r3, r3, #4
 8002c72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d016      	beq.n	8002cac <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7e:	f7fe fc71 	bl	8001564 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c84:	e00a      	b.n	8002c9c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c86:	f7fe fc6d 	bl	8001564 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e139      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <HAL_RCC_OscConfig+0x578>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d0ed      	beq.n	8002c86 <HAL_RCC_OscConfig+0x532>
 8002caa:	e01a      	b.n	8002ce2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cac:	f7fe fc5a 	bl	8001564 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cb2:	e00f      	b.n	8002cd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb4:	f7fe fc56 	bl	8001564 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d906      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e122      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cd4:	4b90      	ldr	r3, [pc, #576]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1e8      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ce2:	7ffb      	ldrb	r3, [r7, #31]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d105      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ce8:	4b8b      	ldr	r3, [pc, #556]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	4a8a      	ldr	r2, [pc, #552]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002cee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cf2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 8108 	beq.w	8002f0e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	f040 80d0 	bne.w	8002ea8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d08:	4b83      	ldr	r3, [pc, #524]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f003 0203 	and.w	r2, r3, #3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d130      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d26:	3b01      	subs	r3, #1
 8002d28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d127      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	d11f      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d48:	2a07      	cmp	r2, #7
 8002d4a:	bf14      	ite	ne
 8002d4c:	2201      	movne	r2, #1
 8002d4e:	2200      	moveq	r2, #0
 8002d50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d113      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d60:	085b      	lsrs	r3, r3, #1
 8002d62:	3b01      	subs	r3, #1
 8002d64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d109      	bne.n	8002d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	3b01      	subs	r3, #1
 8002d78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d06e      	beq.n	8002e5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	2b0c      	cmp	r3, #12
 8002d82:	d069      	beq.n	8002e58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d84:	4b64      	ldr	r3, [pc, #400]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d105      	bne.n	8002d9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d90:	4b61      	ldr	r3, [pc, #388]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0b7      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002da0:	4b5d      	ldr	r3, [pc, #372]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a5c      	ldr	r2, [pc, #368]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002da6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002daa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002dac:	f7fe fbda 	bl	8001564 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002db4:	f7fe fbd6 	bl	8001564 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e0a4      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dc6:	4b54      	ldr	r3, [pc, #336]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1f0      	bne.n	8002db4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd2:	4b51      	ldr	r3, [pc, #324]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	4b51      	ldr	r3, [pc, #324]	; (8002f1c <HAL_RCC_OscConfig+0x7c8>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002de2:	3a01      	subs	r2, #1
 8002de4:	0112      	lsls	r2, r2, #4
 8002de6:	4311      	orrs	r1, r2
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dec:	0212      	lsls	r2, r2, #8
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002df4:	0852      	lsrs	r2, r2, #1
 8002df6:	3a01      	subs	r2, #1
 8002df8:	0552      	lsls	r2, r2, #21
 8002dfa:	4311      	orrs	r1, r2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e00:	0852      	lsrs	r2, r2, #1
 8002e02:	3a01      	subs	r2, #1
 8002e04:	0652      	lsls	r2, r2, #25
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e0c:	0912      	lsrs	r2, r2, #4
 8002e0e:	0452      	lsls	r2, r2, #17
 8002e10:	430a      	orrs	r2, r1
 8002e12:	4941      	ldr	r1, [pc, #260]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e18:	4b3f      	ldr	r3, [pc, #252]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a3e      	ldr	r2, [pc, #248]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e24:	4b3c      	ldr	r3, [pc, #240]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4a3b      	ldr	r2, [pc, #236]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e30:	f7fe fb98 	bl	8001564 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fe fb94 	bl	8001564 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e062      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e4a:	4b33      	ldr	r3, [pc, #204]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e56:	e05a      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e059      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e5c:	4b2e      	ldr	r3, [pc, #184]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d152      	bne.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e68:	4b2b      	ldr	r3, [pc, #172]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a2a      	ldr	r2, [pc, #168]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e74:	4b28      	ldr	r3, [pc, #160]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4a27      	ldr	r2, [pc, #156]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e80:	f7fe fb70 	bl	8001564 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e88:	f7fe fb6c 	bl	8001564 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e03a      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e9a:	4b1f      	ldr	r3, [pc, #124]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0f0      	beq.n	8002e88 <HAL_RCC_OscConfig+0x734>
 8002ea6:	e032      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2b0c      	cmp	r3, #12
 8002eac:	d02d      	beq.n	8002f0a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eae:	4b1a      	ldr	r3, [pc, #104]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a19      	ldr	r2, [pc, #100]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002eb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eb8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002eba:	4b17      	ldr	r3, [pc, #92]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d105      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002ec6:	4b14      	ldr	r3, [pc, #80]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ec8:	68db      	ldr	r3, [r3, #12]
 8002eca:	4a13      	ldr	r2, [pc, #76]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ecc:	f023 0303 	bic.w	r3, r3, #3
 8002ed0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ed2:	4b11      	ldr	r3, [pc, #68]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	4a10      	ldr	r2, [pc, #64]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002ed8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002edc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ee0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee2:	f7fe fb3f 	bl	8001564 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eea:	f7fe fb3b 	bl	8001564 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e009      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efc:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <HAL_RCC_OscConfig+0x7c4>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x796>
 8002f08:	e001      	b.n	8002f0e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3720      	adds	r7, #32
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	f99d808c 	.word	0xf99d808c

08002f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e0c8      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b66      	ldr	r3, [pc, #408]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d910      	bls.n	8002f64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b63      	ldr	r3, [pc, #396]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 0207 	bic.w	r2, r3, #7
 8002f4a:	4961      	ldr	r1, [pc, #388]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f52:	4b5f      	ldr	r3, [pc, #380]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d001      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0b0      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d04c      	beq.n	800300a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b03      	cmp	r3, #3
 8002f76:	d107      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f78:	4b56      	ldr	r3, [pc, #344]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d121      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e09e      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d107      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f90:	4b50      	ldr	r3, [pc, #320]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d115      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e092      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d107      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fa8:	4b4a      	ldr	r3, [pc, #296]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d109      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e086      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb8:	4b46      	ldr	r3, [pc, #280]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e07e      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fc8:	4b42      	ldr	r3, [pc, #264]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 0203 	bic.w	r2, r3, #3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	493f      	ldr	r1, [pc, #252]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fda:	f7fe fac3 	bl	8001564 <HAL_GetTick>
 8002fde:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe0:	e00a      	b.n	8002ff8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe2:	f7fe fabf 	bl	8001564 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e066      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ff8:	4b36      	ldr	r3, [pc, #216]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 020c 	and.w	r2, r3, #12
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	429a      	cmp	r2, r3
 8003008:	d1eb      	bne.n	8002fe2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d008      	beq.n	8003028 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003016:	4b2f      	ldr	r3, [pc, #188]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	492c      	ldr	r1, [pc, #176]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003028:	4b29      	ldr	r3, [pc, #164]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d210      	bcs.n	8003058 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003036:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f023 0207 	bic.w	r2, r3, #7
 800303e:	4924      	ldr	r1, [pc, #144]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	4313      	orrs	r3, r2
 8003044:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003046:	4b22      	ldr	r3, [pc, #136]	; (80030d0 <HAL_RCC_ClockConfig+0x1b0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	683a      	ldr	r2, [r7, #0]
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e036      	b.n	80030c6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003064:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4918      	ldr	r1, [pc, #96]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003072:	4313      	orrs	r3, r2
 8003074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d009      	beq.n	8003096 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003082:	4b14      	ldr	r3, [pc, #80]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4910      	ldr	r1, [pc, #64]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003096:	f000 f825 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 800309a:	4602      	mov	r2, r0
 800309c:	4b0d      	ldr	r3, [pc, #52]	; (80030d4 <HAL_RCC_ClockConfig+0x1b4>)
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	091b      	lsrs	r3, r3, #4
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	490c      	ldr	r1, [pc, #48]	; (80030d8 <HAL_RCC_ClockConfig+0x1b8>)
 80030a8:	5ccb      	ldrb	r3, [r1, r3]
 80030aa:	f003 031f 	and.w	r3, r3, #31
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	4a0a      	ldr	r2, [pc, #40]	; (80030dc <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030b6:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <HAL_RCC_ClockConfig+0x1c0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fd fd1c 	bl	8000af8 <HAL_InitTick>
 80030c0:	4603      	mov	r3, r0
 80030c2:	72fb      	strb	r3, [r7, #11]

  return status;
 80030c4:	7afb      	ldrb	r3, [r7, #11]
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40022000 	.word	0x40022000
 80030d4:	40021000 	.word	0x40021000
 80030d8:	08009c74 	.word	0x08009c74
 80030dc:	20000000 	.word	0x20000000
 80030e0:	20000004 	.word	0x20000004

080030e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b089      	sub	sp, #36	; 0x24
 80030e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
 80030ee:	2300      	movs	r3, #0
 80030f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f2:	4b3e      	ldr	r3, [pc, #248]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030fc:	4b3b      	ldr	r3, [pc, #236]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	f003 0303 	and.w	r3, r3, #3
 8003104:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d005      	beq.n	8003118 <HAL_RCC_GetSysClockFreq+0x34>
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	2b0c      	cmp	r3, #12
 8003110:	d121      	bne.n	8003156 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d11e      	bne.n	8003156 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003118:	4b34      	ldr	r3, [pc, #208]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d107      	bne.n	8003134 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003124:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800312a:	0a1b      	lsrs	r3, r3, #8
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	61fb      	str	r3, [r7, #28]
 8003132:	e005      	b.n	8003140 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003134:	4b2d      	ldr	r3, [pc, #180]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	091b      	lsrs	r3, r3, #4
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003140:	4a2b      	ldr	r2, [pc, #172]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003148:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10d      	bne.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003154:	e00a      	b.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b04      	cmp	r3, #4
 800315a:	d102      	bne.n	8003162 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800315c:	4b25      	ldr	r3, [pc, #148]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	e004      	b.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2b08      	cmp	r3, #8
 8003166:	d101      	bne.n	800316c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003168:	4b23      	ldr	r3, [pc, #140]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800316a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	2b0c      	cmp	r3, #12
 8003170:	d134      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003172:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b02      	cmp	r3, #2
 8003180:	d003      	beq.n	800318a <HAL_RCC_GetSysClockFreq+0xa6>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2b03      	cmp	r3, #3
 8003186:	d003      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0xac>
 8003188:	e005      	b.n	8003196 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800318a:	4b1a      	ldr	r3, [pc, #104]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800318c:	617b      	str	r3, [r7, #20]
      break;
 800318e:	e005      	b.n	800319c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003190:	4b19      	ldr	r3, [pc, #100]	; (80031f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003192:	617b      	str	r3, [r7, #20]
      break;
 8003194:	e002      	b.n	800319c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	617b      	str	r3, [r7, #20]
      break;
 800319a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800319c:	4b13      	ldr	r3, [pc, #76]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	3301      	adds	r3, #1
 80031a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031aa:	4b10      	ldr	r3, [pc, #64]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	0a1b      	lsrs	r3, r3, #8
 80031b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	fb02 f203 	mul.w	r2, r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031c2:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <HAL_RCC_GetSysClockFreq+0x108>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	0e5b      	lsrs	r3, r3, #25
 80031c8:	f003 0303 	and.w	r3, r3, #3
 80031cc:	3301      	adds	r3, #1
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031dc:	69bb      	ldr	r3, [r7, #24]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3724      	adds	r7, #36	; 0x24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000
 80031f0:	08009c8c 	.word	0x08009c8c
 80031f4:	00f42400 	.word	0x00f42400
 80031f8:	007a1200 	.word	0x007a1200

080031fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003200:	4b03      	ldr	r3, [pc, #12]	; (8003210 <HAL_RCC_GetHCLKFreq+0x14>)
 8003202:	681b      	ldr	r3, [r3, #0]
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	20000000 	.word	0x20000000

08003214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003218:	f7ff fff0 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 800321c:	4602      	mov	r2, r0
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	4904      	ldr	r1, [pc, #16]	; (800323c <HAL_RCC_GetPCLK1Freq+0x28>)
 800322a:	5ccb      	ldrb	r3, [r1, r3]
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003234:	4618      	mov	r0, r3
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40021000 	.word	0x40021000
 800323c:	08009c84 	.word	0x08009c84

08003240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003244:	f7ff ffda 	bl	80031fc <HAL_RCC_GetHCLKFreq>
 8003248:	4602      	mov	r2, r0
 800324a:	4b06      	ldr	r3, [pc, #24]	; (8003264 <HAL_RCC_GetPCLK2Freq+0x24>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	0adb      	lsrs	r3, r3, #11
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	4904      	ldr	r1, [pc, #16]	; (8003268 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003256:	5ccb      	ldrb	r3, [r1, r3]
 8003258:	f003 031f 	and.w	r3, r3, #31
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40021000 	.word	0x40021000
 8003268:	08009c84 	.word	0x08009c84

0800326c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	220f      	movs	r2, #15
 800327a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800327c:	4b12      	ldr	r3, [pc, #72]	; (80032c8 <HAL_RCC_GetClockConfig+0x5c>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 0203 	and.w	r2, r3, #3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003288:	4b0f      	ldr	r3, [pc, #60]	; (80032c8 <HAL_RCC_GetClockConfig+0x5c>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003294:	4b0c      	ldr	r3, [pc, #48]	; (80032c8 <HAL_RCC_GetClockConfig+0x5c>)
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80032a0:	4b09      	ldr	r3, [pc, #36]	; (80032c8 <HAL_RCC_GetClockConfig+0x5c>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	08db      	lsrs	r3, r3, #3
 80032a6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80032ae:	4b07      	ldr	r3, [pc, #28]	; (80032cc <HAL_RCC_GetClockConfig+0x60>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0207 	and.w	r2, r3, #7
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	601a      	str	r2, [r3, #0]
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40022000 	.word	0x40022000

080032d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032d8:	2300      	movs	r3, #0
 80032da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032dc:	4b2a      	ldr	r3, [pc, #168]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d003      	beq.n	80032f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032e8:	f7ff f9d0 	bl	800268c <HAL_PWREx_GetVoltageRange>
 80032ec:	6178      	str	r0, [r7, #20]
 80032ee:	e014      	b.n	800331a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032f0:	4b25      	ldr	r3, [pc, #148]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f4:	4a24      	ldr	r2, [pc, #144]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032fa:	6593      	str	r3, [r2, #88]	; 0x58
 80032fc:	4b22      	ldr	r3, [pc, #136]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003304:	60fb      	str	r3, [r7, #12]
 8003306:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003308:	f7ff f9c0 	bl	800268c <HAL_PWREx_GetVoltageRange>
 800330c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800330e:	4b1e      	ldr	r3, [pc, #120]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003312:	4a1d      	ldr	r2, [pc, #116]	; (8003388 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003314:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003318:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003320:	d10b      	bne.n	800333a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2b80      	cmp	r3, #128	; 0x80
 8003326:	d919      	bls.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2ba0      	cmp	r3, #160	; 0xa0
 800332c:	d902      	bls.n	8003334 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800332e:	2302      	movs	r3, #2
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	e013      	b.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003334:	2301      	movs	r3, #1
 8003336:	613b      	str	r3, [r7, #16]
 8003338:	e010      	b.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b80      	cmp	r3, #128	; 0x80
 800333e:	d902      	bls.n	8003346 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003340:	2303      	movs	r3, #3
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	e00a      	b.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b80      	cmp	r3, #128	; 0x80
 800334a:	d102      	bne.n	8003352 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800334c:	2302      	movs	r3, #2
 800334e:	613b      	str	r3, [r7, #16]
 8003350:	e004      	b.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b70      	cmp	r3, #112	; 0x70
 8003356:	d101      	bne.n	800335c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003358:	2301      	movs	r3, #1
 800335a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800335c:	4b0b      	ldr	r3, [pc, #44]	; (800338c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f023 0207 	bic.w	r2, r3, #7
 8003364:	4909      	ldr	r1, [pc, #36]	; (800338c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800336c:	4b07      	ldr	r3, [pc, #28]	; (800338c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	429a      	cmp	r2, r3
 8003378:	d001      	beq.n	800337e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40021000 	.word	0x40021000
 800338c:	40022000 	.word	0x40022000

08003390 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003398:	2300      	movs	r3, #0
 800339a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800339c:	2300      	movs	r3, #0
 800339e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d041      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033b4:	d02a      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033ba:	d824      	bhi.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033c0:	d008      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033c6:	d81e      	bhi.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033d0:	d010      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033d2:	e018      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033d4:	4b86      	ldr	r3, [pc, #536]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	4a85      	ldr	r2, [pc, #532]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033e0:	e015      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	3304      	adds	r3, #4
 80033e6:	2100      	movs	r1, #0
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 fabb 	bl	8003964 <RCCEx_PLLSAI1_Config>
 80033ee:	4603      	mov	r3, r0
 80033f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033f2:	e00c      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3320      	adds	r3, #32
 80033f8:	2100      	movs	r1, #0
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 fba6 	bl	8003b4c <RCCEx_PLLSAI2_Config>
 8003400:	4603      	mov	r3, r0
 8003402:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003404:	e003      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	74fb      	strb	r3, [r7, #19]
      break;
 800340a:	e000      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800340c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800340e:	7cfb      	ldrb	r3, [r7, #19]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d10b      	bne.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003414:	4b76      	ldr	r3, [pc, #472]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003422:	4973      	ldr	r1, [pc, #460]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800342a:	e001      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800342c:	7cfb      	ldrb	r3, [r7, #19]
 800342e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d041      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003440:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003444:	d02a      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003446:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800344a:	d824      	bhi.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800344c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003450:	d008      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003452:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003456:	d81e      	bhi.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800345c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003460:	d010      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003462:	e018      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003464:	4b62      	ldr	r3, [pc, #392]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	4a61      	ldr	r2, [pc, #388]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800346e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003470:	e015      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3304      	adds	r3, #4
 8003476:	2100      	movs	r1, #0
 8003478:	4618      	mov	r0, r3
 800347a:	f000 fa73 	bl	8003964 <RCCEx_PLLSAI1_Config>
 800347e:	4603      	mov	r3, r0
 8003480:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003482:	e00c      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3320      	adds	r3, #32
 8003488:	2100      	movs	r1, #0
 800348a:	4618      	mov	r0, r3
 800348c:	f000 fb5e 	bl	8003b4c <RCCEx_PLLSAI2_Config>
 8003490:	4603      	mov	r3, r0
 8003492:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003494:	e003      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	74fb      	strb	r3, [r7, #19]
      break;
 800349a:	e000      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800349c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800349e:	7cfb      	ldrb	r3, [r7, #19]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10b      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034a4:	4b52      	ldr	r3, [pc, #328]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034b2:	494f      	ldr	r1, [pc, #316]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034ba:	e001      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f000 80a0 	beq.w	800360e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ce:	2300      	movs	r3, #0
 80034d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034d2:	4b47      	ldr	r3, [pc, #284]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034e2:	2300      	movs	r3, #0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00d      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034e8:	4b41      	ldr	r3, [pc, #260]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ec:	4a40      	ldr	r2, [pc, #256]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034f2:	6593      	str	r3, [r2, #88]	; 0x58
 80034f4:	4b3e      	ldr	r3, [pc, #248]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003500:	2301      	movs	r3, #1
 8003502:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003504:	4b3b      	ldr	r3, [pc, #236]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a3a      	ldr	r2, [pc, #232]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800350a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800350e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003510:	f7fe f828 	bl	8001564 <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003516:	e009      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003518:	f7fe f824 	bl	8001564 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d902      	bls.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	74fb      	strb	r3, [r7, #19]
        break;
 800352a:	e005      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800352c:	4b31      	ldr	r3, [pc, #196]	; (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0ef      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003538:	7cfb      	ldrb	r3, [r7, #19]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d15c      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800353e:	4b2c      	ldr	r3, [pc, #176]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003544:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003548:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01f      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	429a      	cmp	r2, r3
 800355a:	d019      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800355c:	4b24      	ldr	r3, [pc, #144]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800355e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003566:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003568:	4b21      	ldr	r3, [pc, #132]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800356e:	4a20      	ldr	r2, [pc, #128]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003570:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003574:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003578:	4b1d      	ldr	r3, [pc, #116]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357e:	4a1c      	ldr	r2, [pc, #112]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003580:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003584:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003588:	4a19      	ldr	r2, [pc, #100]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d016      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359a:	f7fd ffe3 	bl	8001564 <HAL_GetTick>
 800359e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035a0:	e00b      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a2:	f7fd ffdf 	bl	8001564 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d902      	bls.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	74fb      	strb	r3, [r7, #19]
            break;
 80035b8:	e006      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ba:	4b0d      	ldr	r3, [pc, #52]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0ec      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035c8:	7cfb      	ldrb	r3, [r7, #19]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10c      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ce:	4b08      	ldr	r3, [pc, #32]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035de:	4904      	ldr	r1, [pc, #16]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80035e6:	e009      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	74bb      	strb	r3, [r7, #18]
 80035ec:	e006      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035ee:	bf00      	nop
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f8:	7cfb      	ldrb	r3, [r7, #19]
 80035fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035fc:	7c7b      	ldrb	r3, [r7, #17]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d105      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003602:	4b9e      	ldr	r3, [pc, #632]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003606:	4a9d      	ldr	r2, [pc, #628]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800360c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00a      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800361a:	4b98      	ldr	r3, [pc, #608]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800361c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003620:	f023 0203 	bic.w	r2, r3, #3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003628:	4994      	ldr	r1, [pc, #592]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362a:	4313      	orrs	r3, r2
 800362c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00a      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800363c:	4b8f      	ldr	r3, [pc, #572]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003642:	f023 020c 	bic.w	r2, r3, #12
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364a:	498c      	ldr	r1, [pc, #560]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364c:	4313      	orrs	r3, r2
 800364e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00a      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800365e:	4b87      	ldr	r3, [pc, #540]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003664:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366c:	4983      	ldr	r1, [pc, #524]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0308 	and.w	r3, r3, #8
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003680:	4b7e      	ldr	r3, [pc, #504]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003686:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	497b      	ldr	r1, [pc, #492]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003690:	4313      	orrs	r3, r2
 8003692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0310 	and.w	r3, r3, #16
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036a2:	4b76      	ldr	r3, [pc, #472]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036b0:	4972      	ldr	r1, [pc, #456]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0320 	and.w	r3, r3, #32
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036c4:	4b6d      	ldr	r3, [pc, #436]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d2:	496a      	ldr	r1, [pc, #424]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036e6:	4b65      	ldr	r3, [pc, #404]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f4:	4961      	ldr	r1, [pc, #388]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003708:	4b5c      	ldr	r3, [pc, #368]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003716:	4959      	ldr	r1, [pc, #356]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800372a:	4b54      	ldr	r3, [pc, #336]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003730:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003738:	4950      	ldr	r1, [pc, #320]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800374c:	4b4b      	ldr	r3, [pc, #300]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003752:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375a:	4948      	ldr	r1, [pc, #288]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800376e:	4b43      	ldr	r3, [pc, #268]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003774:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377c:	493f      	ldr	r1, [pc, #252]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377e:	4313      	orrs	r3, r2
 8003780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d028      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003790:	4b3a      	ldr	r3, [pc, #232]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003796:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800379e:	4937      	ldr	r1, [pc, #220]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037ae:	d106      	bne.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037b0:	4b32      	ldr	r3, [pc, #200]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4a31      	ldr	r2, [pc, #196]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037ba:	60d3      	str	r3, [r2, #12]
 80037bc:	e011      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037c6:	d10c      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3304      	adds	r3, #4
 80037cc:	2101      	movs	r1, #1
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f8c8 	bl	8003964 <RCCEx_PLLSAI1_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037d8:	7cfb      	ldrb	r3, [r7, #19]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037de:	7cfb      	ldrb	r3, [r7, #19]
 80037e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d028      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037ee:	4b23      	ldr	r3, [pc, #140]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fc:	491f      	ldr	r1, [pc, #124]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fe:	4313      	orrs	r3, r2
 8003800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800380c:	d106      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800380e:	4b1b      	ldr	r3, [pc, #108]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	4a1a      	ldr	r2, [pc, #104]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003814:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003818:	60d3      	str	r3, [r2, #12]
 800381a:	e011      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003820:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003824:	d10c      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3304      	adds	r3, #4
 800382a:	2101      	movs	r1, #1
 800382c:	4618      	mov	r0, r3
 800382e:	f000 f899 	bl	8003964 <RCCEx_PLLSAI1_Config>
 8003832:	4603      	mov	r3, r0
 8003834:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003836:	7cfb      	ldrb	r3, [r7, #19]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d02b      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800384c:	4b0b      	ldr	r3, [pc, #44]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003852:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385a:	4908      	ldr	r1, [pc, #32]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003866:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800386a:	d109      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	4a02      	ldr	r2, [pc, #8]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003876:	60d3      	str	r3, [r2, #12]
 8003878:	e014      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003884:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003888:	d10c      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	2101      	movs	r1, #1
 8003890:	4618      	mov	r0, r3
 8003892:	f000 f867 	bl	8003964 <RCCEx_PLLSAI1_Config>
 8003896:	4603      	mov	r3, r0
 8003898:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800389a:	7cfb      	ldrb	r3, [r7, #19]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038a0:	7cfb      	ldrb	r3, [r7, #19]
 80038a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d02f      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038b0:	4b2b      	ldr	r3, [pc, #172]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038be:	4928      	ldr	r1, [pc, #160]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038ce:	d10d      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3304      	adds	r3, #4
 80038d4:	2102      	movs	r1, #2
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f844 	bl	8003964 <RCCEx_PLLSAI1_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038e0:	7cfb      	ldrb	r3, [r7, #19]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d014      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038e6:	7cfb      	ldrb	r3, [r7, #19]
 80038e8:	74bb      	strb	r3, [r7, #18]
 80038ea:	e011      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038f4:	d10c      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3320      	adds	r3, #32
 80038fa:	2102      	movs	r1, #2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 f925 	bl	8003b4c <RCCEx_PLLSAI2_Config>
 8003902:	4603      	mov	r3, r0
 8003904:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003906:	7cfb      	ldrb	r3, [r7, #19]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00a      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800391c:	4b10      	ldr	r3, [pc, #64]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800391e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003922:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800392a:	490d      	ldr	r1, [pc, #52]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00b      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800393e:	4b08      	ldr	r3, [pc, #32]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003944:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800394e:	4904      	ldr	r1, [pc, #16]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003950:	4313      	orrs	r3, r2
 8003952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003956:	7cbb      	ldrb	r3, [r7, #18]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3718      	adds	r7, #24
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40021000 	.word	0x40021000

08003964 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003972:	4b75      	ldr	r3, [pc, #468]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d018      	beq.n	80039b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800397e:	4b72      	ldr	r3, [pc, #456]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f003 0203 	and.w	r2, r3, #3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d10d      	bne.n	80039aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
       ||
 8003992:	2b00      	cmp	r3, #0
 8003994:	d009      	beq.n	80039aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003996:	4b6c      	ldr	r3, [pc, #432]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	091b      	lsrs	r3, r3, #4
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
       ||
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d047      	beq.n	8003a3a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	73fb      	strb	r3, [r7, #15]
 80039ae:	e044      	b.n	8003a3a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2b03      	cmp	r3, #3
 80039b6:	d018      	beq.n	80039ea <RCCEx_PLLSAI1_Config+0x86>
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d825      	bhi.n	8003a08 <RCCEx_PLLSAI1_Config+0xa4>
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d002      	beq.n	80039c6 <RCCEx_PLLSAI1_Config+0x62>
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d009      	beq.n	80039d8 <RCCEx_PLLSAI1_Config+0x74>
 80039c4:	e020      	b.n	8003a08 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039c6:	4b60      	ldr	r3, [pc, #384]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d11d      	bne.n	8003a0e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d6:	e01a      	b.n	8003a0e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039d8:	4b5b      	ldr	r3, [pc, #364]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d116      	bne.n	8003a12 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039e8:	e013      	b.n	8003a12 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039ea:	4b57      	ldr	r3, [pc, #348]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10f      	bne.n	8003a16 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039f6:	4b54      	ldr	r3, [pc, #336]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d109      	bne.n	8003a16 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a06:	e006      	b.n	8003a16 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a0c:	e004      	b.n	8003a18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a0e:	bf00      	nop
 8003a10:	e002      	b.n	8003a18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a12:	bf00      	nop
 8003a14:	e000      	b.n	8003a18 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a16:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10d      	bne.n	8003a3a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a1e:	4b4a      	ldr	r3, [pc, #296]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6819      	ldr	r1, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	430b      	orrs	r3, r1
 8003a34:	4944      	ldr	r1, [pc, #272]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a36:	4313      	orrs	r3, r2
 8003a38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d17d      	bne.n	8003b3c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a40:	4b41      	ldr	r3, [pc, #260]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a40      	ldr	r2, [pc, #256]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a4c:	f7fd fd8a 	bl	8001564 <HAL_GetTick>
 8003a50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a52:	e009      	b.n	8003a68 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a54:	f7fd fd86 	bl	8001564 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d902      	bls.n	8003a68 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	73fb      	strb	r3, [r7, #15]
        break;
 8003a66:	e005      	b.n	8003a74 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a68:	4b37      	ldr	r3, [pc, #220]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1ef      	bne.n	8003a54 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a74:	7bfb      	ldrb	r3, [r7, #15]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d160      	bne.n	8003b3c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d111      	bne.n	8003aa4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a80:	4b31      	ldr	r3, [pc, #196]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	6892      	ldr	r2, [r2, #8]
 8003a90:	0211      	lsls	r1, r2, #8
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	68d2      	ldr	r2, [r2, #12]
 8003a96:	0912      	lsrs	r2, r2, #4
 8003a98:	0452      	lsls	r2, r2, #17
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	492a      	ldr	r1, [pc, #168]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	610b      	str	r3, [r1, #16]
 8003aa2:	e027      	b.n	8003af4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d112      	bne.n	8003ad0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aaa:	4b27      	ldr	r3, [pc, #156]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ab2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6892      	ldr	r2, [r2, #8]
 8003aba:	0211      	lsls	r1, r2, #8
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6912      	ldr	r2, [r2, #16]
 8003ac0:	0852      	lsrs	r2, r2, #1
 8003ac2:	3a01      	subs	r2, #1
 8003ac4:	0552      	lsls	r2, r2, #21
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	491f      	ldr	r1, [pc, #124]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	610b      	str	r3, [r1, #16]
 8003ace:	e011      	b.n	8003af4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ad0:	4b1d      	ldr	r3, [pc, #116]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ad8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6892      	ldr	r2, [r2, #8]
 8003ae0:	0211      	lsls	r1, r2, #8
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6952      	ldr	r2, [r2, #20]
 8003ae6:	0852      	lsrs	r2, r2, #1
 8003ae8:	3a01      	subs	r2, #1
 8003aea:	0652      	lsls	r2, r2, #25
 8003aec:	430a      	orrs	r2, r1
 8003aee:	4916      	ldr	r1, [pc, #88]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003af4:	4b14      	ldr	r3, [pc, #80]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a13      	ldr	r2, [pc, #76]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003afe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b00:	f7fd fd30 	bl	8001564 <HAL_GetTick>
 8003b04:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b06:	e009      	b.n	8003b1c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b08:	f7fd fd2c 	bl	8001564 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d902      	bls.n	8003b1c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	73fb      	strb	r3, [r7, #15]
          break;
 8003b1a:	e005      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0ef      	beq.n	8003b08 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d106      	bne.n	8003b3c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b2e:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b30:	691a      	ldr	r2, [r3, #16]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	4904      	ldr	r1, [pc, #16]	; (8003b48 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40021000 	.word	0x40021000

08003b4c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b56:	2300      	movs	r3, #0
 8003b58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b5a:	4b6a      	ldr	r3, [pc, #424]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	f003 0303 	and.w	r3, r3, #3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d018      	beq.n	8003b98 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b66:	4b67      	ldr	r3, [pc, #412]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f003 0203 	and.w	r2, r3, #3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d10d      	bne.n	8003b92 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
       ||
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d009      	beq.n	8003b92 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b7e:	4b61      	ldr	r3, [pc, #388]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	091b      	lsrs	r3, r3, #4
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d047      	beq.n	8003c22 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	73fb      	strb	r3, [r7, #15]
 8003b96:	e044      	b.n	8003c22 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b03      	cmp	r3, #3
 8003b9e:	d018      	beq.n	8003bd2 <RCCEx_PLLSAI2_Config+0x86>
 8003ba0:	2b03      	cmp	r3, #3
 8003ba2:	d825      	bhi.n	8003bf0 <RCCEx_PLLSAI2_Config+0xa4>
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d002      	beq.n	8003bae <RCCEx_PLLSAI2_Config+0x62>
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d009      	beq.n	8003bc0 <RCCEx_PLLSAI2_Config+0x74>
 8003bac:	e020      	b.n	8003bf0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bae:	4b55      	ldr	r3, [pc, #340]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d11d      	bne.n	8003bf6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bbe:	e01a      	b.n	8003bf6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bc0:	4b50      	ldr	r3, [pc, #320]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d116      	bne.n	8003bfa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd0:	e013      	b.n	8003bfa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bd2:	4b4c      	ldr	r3, [pc, #304]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d10f      	bne.n	8003bfe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bde:	4b49      	ldr	r3, [pc, #292]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d109      	bne.n	8003bfe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bee:	e006      	b.n	8003bfe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf4:	e004      	b.n	8003c00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bf6:	bf00      	nop
 8003bf8:	e002      	b.n	8003c00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d10d      	bne.n	8003c22 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c06:	4b3f      	ldr	r3, [pc, #252]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6819      	ldr	r1, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	430b      	orrs	r3, r1
 8003c1c:	4939      	ldr	r1, [pc, #228]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c22:	7bfb      	ldrb	r3, [r7, #15]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d167      	bne.n	8003cf8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c28:	4b36      	ldr	r3, [pc, #216]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a35      	ldr	r2, [pc, #212]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c34:	f7fd fc96 	bl	8001564 <HAL_GetTick>
 8003c38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c3a:	e009      	b.n	8003c50 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c3c:	f7fd fc92 	bl	8001564 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d902      	bls.n	8003c50 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	73fb      	strb	r3, [r7, #15]
        break;
 8003c4e:	e005      	b.n	8003c5c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c50:	4b2c      	ldr	r3, [pc, #176]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1ef      	bne.n	8003c3c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d14a      	bne.n	8003cf8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d111      	bne.n	8003c8c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c68:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6892      	ldr	r2, [r2, #8]
 8003c78:	0211      	lsls	r1, r2, #8
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	68d2      	ldr	r2, [r2, #12]
 8003c7e:	0912      	lsrs	r2, r2, #4
 8003c80:	0452      	lsls	r2, r2, #17
 8003c82:	430a      	orrs	r2, r1
 8003c84:	491f      	ldr	r1, [pc, #124]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	614b      	str	r3, [r1, #20]
 8003c8a:	e011      	b.n	8003cb0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c8c:	4b1d      	ldr	r3, [pc, #116]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c94:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6892      	ldr	r2, [r2, #8]
 8003c9c:	0211      	lsls	r1, r2, #8
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6912      	ldr	r2, [r2, #16]
 8003ca2:	0852      	lsrs	r2, r2, #1
 8003ca4:	3a01      	subs	r2, #1
 8003ca6:	0652      	lsls	r2, r2, #25
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	4916      	ldr	r1, [pc, #88]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cb0:	4b14      	ldr	r3, [pc, #80]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a13      	ldr	r2, [pc, #76]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbc:	f7fd fc52 	bl	8001564 <HAL_GetTick>
 8003cc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cc2:	e009      	b.n	8003cd8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cc4:	f7fd fc4e 	bl	8001564 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d902      	bls.n	8003cd8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	73fb      	strb	r3, [r7, #15]
          break;
 8003cd6:	e005      	b.n	8003ce4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cd8:	4b0a      	ldr	r3, [pc, #40]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0ef      	beq.n	8003cc4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d106      	bne.n	8003cf8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cea:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	4904      	ldr	r1, [pc, #16]	; (8003d04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000

08003d08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e049      	b.n	8003dae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f841 	bl	8003db6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	3304      	adds	r3, #4
 8003d44:	4619      	mov	r1, r3
 8003d46:	4610      	mov	r0, r2
 8003d48:	f000 fdae 	bl	80048a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
	...

08003dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d001      	beq.n	8003de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e04f      	b.n	8003e84 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a23      	ldr	r2, [pc, #140]	; (8003e90 <HAL_TIM_Base_Start_IT+0xc4>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d01d      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e0e:	d018      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a1f      	ldr	r2, [pc, #124]	; (8003e94 <HAL_TIM_Base_Start_IT+0xc8>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d013      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a1e      	ldr	r2, [pc, #120]	; (8003e98 <HAL_TIM_Base_Start_IT+0xcc>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d00e      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1c      	ldr	r2, [pc, #112]	; (8003e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d009      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a1b      	ldr	r2, [pc, #108]	; (8003ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d004      	beq.n	8003e42 <HAL_TIM_Base_Start_IT+0x76>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a19      	ldr	r2, [pc, #100]	; (8003ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d115      	bne.n	8003e6e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2b06      	cmp	r3, #6
 8003e52:	d015      	beq.n	8003e80 <HAL_TIM_Base_Start_IT+0xb4>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e5a:	d011      	beq.n	8003e80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 0201 	orr.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e6c:	e008      	b.n	8003e80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f042 0201 	orr.w	r2, r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	e000      	b.n	8003e82 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3714      	adds	r7, #20
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	40012c00 	.word	0x40012c00
 8003e94:	40000400 	.word	0x40000400
 8003e98:	40000800 	.word	0x40000800
 8003e9c:	40000c00 	.word	0x40000c00
 8003ea0:	40013400 	.word	0x40013400
 8003ea4:	40014000 	.word	0x40014000
 8003ea8:	00010007 	.word	0x00010007

08003eac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e049      	b.n	8003f52 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d106      	bne.n	8003ed8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7fc ff4a 	bl	8000d6c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	4619      	mov	r1, r3
 8003eea:	4610      	mov	r0, r2
 8003eec:	f000 fcdc 	bl	80048a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
	...

08003f5c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d104      	bne.n	8003f76 <HAL_TIM_IC_Start+0x1a>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	e023      	b.n	8003fbe <HAL_TIM_IC_Start+0x62>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d104      	bne.n	8003f86 <HAL_TIM_IC_Start+0x2a>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	e01b      	b.n	8003fbe <HAL_TIM_IC_Start+0x62>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d104      	bne.n	8003f96 <HAL_TIM_IC_Start+0x3a>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	e013      	b.n	8003fbe <HAL_TIM_IC_Start+0x62>
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2b0c      	cmp	r3, #12
 8003f9a:	d104      	bne.n	8003fa6 <HAL_TIM_IC_Start+0x4a>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	e00b      	b.n	8003fbe <HAL_TIM_IC_Start+0x62>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	2b10      	cmp	r3, #16
 8003faa:	d104      	bne.n	8003fb6 <HAL_TIM_IC_Start+0x5a>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	e003      	b.n	8003fbe <HAL_TIM_IC_Start+0x62>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d104      	bne.n	8003fd0 <HAL_TIM_IC_Start+0x74>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	e013      	b.n	8003ff8 <HAL_TIM_IC_Start+0x9c>
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d104      	bne.n	8003fe0 <HAL_TIM_IC_Start+0x84>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	e00b      	b.n	8003ff8 <HAL_TIM_IC_Start+0x9c>
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d104      	bne.n	8003ff0 <HAL_TIM_IC_Start+0x94>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	e003      	b.n	8003ff8 <HAL_TIM_IC_Start+0x9c>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d102      	bne.n	8004006 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004000:	7bbb      	ldrb	r3, [r7, #14]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d001      	beq.n	800400a <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e092      	b.n	8004130 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d104      	bne.n	800401a <HAL_TIM_IC_Start+0xbe>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2202      	movs	r2, #2
 8004014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004018:	e023      	b.n	8004062 <HAL_TIM_IC_Start+0x106>
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b04      	cmp	r3, #4
 800401e:	d104      	bne.n	800402a <HAL_TIM_IC_Start+0xce>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2202      	movs	r2, #2
 8004024:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004028:	e01b      	b.n	8004062 <HAL_TIM_IC_Start+0x106>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b08      	cmp	r3, #8
 800402e:	d104      	bne.n	800403a <HAL_TIM_IC_Start+0xde>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2202      	movs	r2, #2
 8004034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004038:	e013      	b.n	8004062 <HAL_TIM_IC_Start+0x106>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b0c      	cmp	r3, #12
 800403e:	d104      	bne.n	800404a <HAL_TIM_IC_Start+0xee>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004048:	e00b      	b.n	8004062 <HAL_TIM_IC_Start+0x106>
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b10      	cmp	r3, #16
 800404e:	d104      	bne.n	800405a <HAL_TIM_IC_Start+0xfe>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004058:	e003      	b.n	8004062 <HAL_TIM_IC_Start+0x106>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2202      	movs	r2, #2
 800405e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <HAL_TIM_IC_Start+0x116>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004070:	e013      	b.n	800409a <HAL_TIM_IC_Start+0x13e>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b04      	cmp	r3, #4
 8004076:	d104      	bne.n	8004082 <HAL_TIM_IC_Start+0x126>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004080:	e00b      	b.n	800409a <HAL_TIM_IC_Start+0x13e>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b08      	cmp	r3, #8
 8004086:	d104      	bne.n	8004092 <HAL_TIM_IC_Start+0x136>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2202      	movs	r2, #2
 800408c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004090:	e003      	b.n	800409a <HAL_TIM_IC_Start+0x13e>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2202      	movs	r2, #2
 8004096:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2201      	movs	r2, #1
 80040a0:	6839      	ldr	r1, [r7, #0]
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 fed1 	bl	8004e4a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a22      	ldr	r2, [pc, #136]	; (8004138 <HAL_TIM_IC_Start+0x1dc>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d01d      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ba:	d018      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a1e      	ldr	r2, [pc, #120]	; (800413c <HAL_TIM_IC_Start+0x1e0>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d013      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a1d      	ldr	r2, [pc, #116]	; (8004140 <HAL_TIM_IC_Start+0x1e4>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d00e      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a1b      	ldr	r2, [pc, #108]	; (8004144 <HAL_TIM_IC_Start+0x1e8>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d009      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a1a      	ldr	r2, [pc, #104]	; (8004148 <HAL_TIM_IC_Start+0x1ec>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d004      	beq.n	80040ee <HAL_TIM_IC_Start+0x192>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a18      	ldr	r2, [pc, #96]	; (800414c <HAL_TIM_IC_Start+0x1f0>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d115      	bne.n	800411a <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	4b16      	ldr	r3, [pc, #88]	; (8004150 <HAL_TIM_IC_Start+0x1f4>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	2b06      	cmp	r3, #6
 80040fe:	d015      	beq.n	800412c <HAL_TIM_IC_Start+0x1d0>
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004106:	d011      	beq.n	800412c <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004118:	e008      	b.n	800412c <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f042 0201 	orr.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	e000      	b.n	800412e <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800412e:	2300      	movs	r3, #0
}
 8004130:	4618      	mov	r0, r3
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40012c00 	.word	0x40012c00
 800413c:	40000400 	.word	0x40000400
 8004140:	40000800 	.word	0x40000800
 8004144:	40000c00 	.word	0x40000c00
 8004148:	40013400 	.word	0x40013400
 800414c:	40014000 	.word	0x40014000
 8004150:	00010007 	.word	0x00010007

08004154 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <HAL_TIM_IC_Start_IT+0x1e>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800416e:	b2db      	uxtb	r3, r3
 8004170:	e023      	b.n	80041ba <HAL_TIM_IC_Start_IT+0x66>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b04      	cmp	r3, #4
 8004176:	d104      	bne.n	8004182 <HAL_TIM_IC_Start_IT+0x2e>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800417e:	b2db      	uxtb	r3, r3
 8004180:	e01b      	b.n	80041ba <HAL_TIM_IC_Start_IT+0x66>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b08      	cmp	r3, #8
 8004186:	d104      	bne.n	8004192 <HAL_TIM_IC_Start_IT+0x3e>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800418e:	b2db      	uxtb	r3, r3
 8004190:	e013      	b.n	80041ba <HAL_TIM_IC_Start_IT+0x66>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2b0c      	cmp	r3, #12
 8004196:	d104      	bne.n	80041a2 <HAL_TIM_IC_Start_IT+0x4e>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	e00b      	b.n	80041ba <HAL_TIM_IC_Start_IT+0x66>
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b10      	cmp	r3, #16
 80041a6:	d104      	bne.n	80041b2 <HAL_TIM_IC_Start_IT+0x5e>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	e003      	b.n	80041ba <HAL_TIM_IC_Start_IT+0x66>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d104      	bne.n	80041cc <HAL_TIM_IC_Start_IT+0x78>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e013      	b.n	80041f4 <HAL_TIM_IC_Start_IT+0xa0>
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d104      	bne.n	80041dc <HAL_TIM_IC_Start_IT+0x88>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	e00b      	b.n	80041f4 <HAL_TIM_IC_Start_IT+0xa0>
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d104      	bne.n	80041ec <HAL_TIM_IC_Start_IT+0x98>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	e003      	b.n	80041f4 <HAL_TIM_IC_Start_IT+0xa0>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80041f6:	7bbb      	ldrb	r3, [r7, #14]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d102      	bne.n	8004202 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80041fc:	7b7b      	ldrb	r3, [r7, #13]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e0dd      	b.n	80043c2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d104      	bne.n	8004216 <HAL_TIM_IC_Start_IT+0xc2>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004214:	e023      	b.n	800425e <HAL_TIM_IC_Start_IT+0x10a>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b04      	cmp	r3, #4
 800421a:	d104      	bne.n	8004226 <HAL_TIM_IC_Start_IT+0xd2>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2202      	movs	r2, #2
 8004220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004224:	e01b      	b.n	800425e <HAL_TIM_IC_Start_IT+0x10a>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b08      	cmp	r3, #8
 800422a:	d104      	bne.n	8004236 <HAL_TIM_IC_Start_IT+0xe2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2202      	movs	r2, #2
 8004230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004234:	e013      	b.n	800425e <HAL_TIM_IC_Start_IT+0x10a>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b0c      	cmp	r3, #12
 800423a:	d104      	bne.n	8004246 <HAL_TIM_IC_Start_IT+0xf2>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2202      	movs	r2, #2
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004244:	e00b      	b.n	800425e <HAL_TIM_IC_Start_IT+0x10a>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b10      	cmp	r3, #16
 800424a:	d104      	bne.n	8004256 <HAL_TIM_IC_Start_IT+0x102>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004254:	e003      	b.n	800425e <HAL_TIM_IC_Start_IT+0x10a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2202      	movs	r2, #2
 800425a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d104      	bne.n	800426e <HAL_TIM_IC_Start_IT+0x11a>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800426c:	e013      	b.n	8004296 <HAL_TIM_IC_Start_IT+0x142>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b04      	cmp	r3, #4
 8004272:	d104      	bne.n	800427e <HAL_TIM_IC_Start_IT+0x12a>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800427c:	e00b      	b.n	8004296 <HAL_TIM_IC_Start_IT+0x142>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b08      	cmp	r3, #8
 8004282:	d104      	bne.n	800428e <HAL_TIM_IC_Start_IT+0x13a>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800428c:	e003      	b.n	8004296 <HAL_TIM_IC_Start_IT+0x142>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2202      	movs	r2, #2
 8004292:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b0c      	cmp	r3, #12
 800429a:	d841      	bhi.n	8004320 <HAL_TIM_IC_Start_IT+0x1cc>
 800429c:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <HAL_TIM_IC_Start_IT+0x150>)
 800429e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a2:	bf00      	nop
 80042a4:	080042d9 	.word	0x080042d9
 80042a8:	08004321 	.word	0x08004321
 80042ac:	08004321 	.word	0x08004321
 80042b0:	08004321 	.word	0x08004321
 80042b4:	080042eb 	.word	0x080042eb
 80042b8:	08004321 	.word	0x08004321
 80042bc:	08004321 	.word	0x08004321
 80042c0:	08004321 	.word	0x08004321
 80042c4:	080042fd 	.word	0x080042fd
 80042c8:	08004321 	.word	0x08004321
 80042cc:	08004321 	.word	0x08004321
 80042d0:	08004321 	.word	0x08004321
 80042d4:	0800430f 	.word	0x0800430f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0202 	orr.w	r2, r2, #2
 80042e6:	60da      	str	r2, [r3, #12]
      break;
 80042e8:	e01d      	b.n	8004326 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 0204 	orr.w	r2, r2, #4
 80042f8:	60da      	str	r2, [r3, #12]
      break;
 80042fa:	e014      	b.n	8004326 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0208 	orr.w	r2, r2, #8
 800430a:	60da      	str	r2, [r3, #12]
      break;
 800430c:	e00b      	b.n	8004326 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68da      	ldr	r2, [r3, #12]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0210 	orr.w	r2, r2, #16
 800431c:	60da      	str	r2, [r3, #12]
      break;
 800431e:	e002      	b.n	8004326 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	73fb      	strb	r3, [r7, #15]
      break;
 8004324:	bf00      	nop
  }

  if (status == HAL_OK)
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d149      	bne.n	80043c0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2201      	movs	r2, #1
 8004332:	6839      	ldr	r1, [r7, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	f000 fd88 	bl	8004e4a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a23      	ldr	r2, [pc, #140]	; (80043cc <HAL_TIM_IC_Start_IT+0x278>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d01d      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800434c:	d018      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a1f      	ldr	r2, [pc, #124]	; (80043d0 <HAL_TIM_IC_Start_IT+0x27c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d013      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a1d      	ldr	r2, [pc, #116]	; (80043d4 <HAL_TIM_IC_Start_IT+0x280>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00e      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a1c      	ldr	r2, [pc, #112]	; (80043d8 <HAL_TIM_IC_Start_IT+0x284>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d009      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a1a      	ldr	r2, [pc, #104]	; (80043dc <HAL_TIM_IC_Start_IT+0x288>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d004      	beq.n	8004380 <HAL_TIM_IC_Start_IT+0x22c>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a19      	ldr	r2, [pc, #100]	; (80043e0 <HAL_TIM_IC_Start_IT+0x28c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d115      	bne.n	80043ac <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	4b17      	ldr	r3, [pc, #92]	; (80043e4 <HAL_TIM_IC_Start_IT+0x290>)
 8004388:	4013      	ands	r3, r2
 800438a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b06      	cmp	r3, #6
 8004390:	d015      	beq.n	80043be <HAL_TIM_IC_Start_IT+0x26a>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004398:	d011      	beq.n	80043be <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f042 0201 	orr.w	r2, r2, #1
 80043a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043aa:	e008      	b.n	80043be <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	e000      	b.n	80043c0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043be:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	40012c00 	.word	0x40012c00
 80043d0:	40000400 	.word	0x40000400
 80043d4:	40000800 	.word	0x40000800
 80043d8:	40000c00 	.word	0x40000c00
 80043dc:	40013400 	.word	0x40013400
 80043e0:	40014000 	.word	0x40014000
 80043e4:	00010007 	.word	0x00010007

080043e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d122      	bne.n	8004444 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	2b02      	cmp	r3, #2
 800440a:	d11b      	bne.n	8004444 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f06f 0202 	mvn.w	r2, #2
 8004414:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fc f910 	bl	8000650 <HAL_TIM_IC_CaptureCallback>
 8004430:	e005      	b.n	800443e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 fa1a 	bl	800486c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 fa21 	bl	8004880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b04      	cmp	r3, #4
 8004450:	d122      	bne.n	8004498 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b04      	cmp	r3, #4
 800445e:	d11b      	bne.n	8004498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f06f 0204 	mvn.w	r2, #4
 8004468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2202      	movs	r2, #2
 800446e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f7fc f8e6 	bl	8000650 <HAL_TIM_IC_CaptureCallback>
 8004484:	e005      	b.n	8004492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f9f0 	bl	800486c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 f9f7 	bl	8004880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0308 	and.w	r3, r3, #8
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d122      	bne.n	80044ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d11b      	bne.n	80044ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f06f 0208 	mvn.w	r2, #8
 80044bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2204      	movs	r2, #4
 80044c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	69db      	ldr	r3, [r3, #28]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fc f8bc 	bl	8000650 <HAL_TIM_IC_CaptureCallback>
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f9c6 	bl	800486c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f9cd 	bl	8004880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f003 0310 	and.w	r3, r3, #16
 80044f6:	2b10      	cmp	r3, #16
 80044f8:	d122      	bne.n	8004540 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0310 	and.w	r3, r3, #16
 8004504:	2b10      	cmp	r3, #16
 8004506:	d11b      	bne.n	8004540 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0210 	mvn.w	r2, #16
 8004510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2208      	movs	r2, #8
 8004516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	69db      	ldr	r3, [r3, #28]
 800451e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fc f892 	bl	8000650 <HAL_TIM_IC_CaptureCallback>
 800452c:	e005      	b.n	800453a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f99c 	bl	800486c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 f9a3 	bl	8004880 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	2b01      	cmp	r3, #1
 800454c:	d10e      	bne.n	800456c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	2b01      	cmp	r3, #1
 800455a:	d107      	bne.n	800456c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0201 	mvn.w	r2, #1
 8004564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7fc fa86 	bl	8000a78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004576:	2b80      	cmp	r3, #128	; 0x80
 8004578:	d10e      	bne.n	8004598 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004584:	2b80      	cmp	r3, #128	; 0x80
 8004586:	d107      	bne.n	8004598 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fd10 	bl	8004fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a6:	d10e      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045b2:	2b80      	cmp	r3, #128	; 0x80
 80045b4:	d107      	bne.n	80045c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80045be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 fd03 	bl	8004fcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d0:	2b40      	cmp	r3, #64	; 0x40
 80045d2:	d10e      	bne.n	80045f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68db      	ldr	r3, [r3, #12]
 80045da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045de:	2b40      	cmp	r3, #64	; 0x40
 80045e0:	d107      	bne.n	80045f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f951 	bl	8004894 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b20      	cmp	r3, #32
 80045fe:	d10e      	bne.n	800461e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b20      	cmp	r3, #32
 800460c:	d107      	bne.n	800461e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f06f 0220 	mvn.w	r2, #32
 8004616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 fcc3 	bl	8004fa4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b086      	sub	sp, #24
 800462a:	af00      	add	r7, sp, #0
 800462c:	60f8      	str	r0, [r7, #12]
 800462e:	60b9      	str	r1, [r7, #8]
 8004630:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800463c:	2b01      	cmp	r3, #1
 800463e:	d101      	bne.n	8004644 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004640:	2302      	movs	r3, #2
 8004642:	e088      	b.n	8004756 <HAL_TIM_IC_ConfigChannel+0x130>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d11b      	bne.n	800468a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6818      	ldr	r0, [r3, #0]
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	6819      	ldr	r1, [r3, #0]
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	685a      	ldr	r2, [r3, #4]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	f000 fa4f 	bl	8004b04 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	699a      	ldr	r2, [r3, #24]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 020c 	bic.w	r2, r2, #12
 8004674:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	6999      	ldr	r1, [r3, #24]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	619a      	str	r2, [r3, #24]
 8004688:	e060      	b.n	800474c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b04      	cmp	r3, #4
 800468e:	d11c      	bne.n	80046ca <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	6819      	ldr	r1, [r3, #0]
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f000 facd 	bl	8004c3e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80046b2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	6999      	ldr	r1, [r3, #24]
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	021a      	lsls	r2, r3, #8
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	430a      	orrs	r2, r1
 80046c6:	619a      	str	r2, [r3, #24]
 80046c8:	e040      	b.n	800474c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d11b      	bne.n	8004708 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6818      	ldr	r0, [r3, #0]
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	6819      	ldr	r1, [r3, #0]
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	f000 fb1a 	bl	8004d18 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	69da      	ldr	r2, [r3, #28]
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 020c 	bic.w	r2, r2, #12
 80046f2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	69d9      	ldr	r1, [r3, #28]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	61da      	str	r2, [r3, #28]
 8004706:	e021      	b.n	800474c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b0c      	cmp	r3, #12
 800470c:	d11c      	bne.n	8004748 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6818      	ldr	r0, [r3, #0]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	6819      	ldr	r1, [r3, #0]
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	68db      	ldr	r3, [r3, #12]
 800471e:	f000 fb37 	bl	8004d90 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004730:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69d9      	ldr	r1, [r3, #28]
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	021a      	lsls	r2, r3, #8
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	61da      	str	r2, [r3, #28]
 8004746:	e001      	b.n	800474c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004754:	7dfb      	ldrb	r3, [r7, #23]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b082      	sub	sp, #8
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
 8004766:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004772:	2302      	movs	r3, #2
 8004774:	e031      	b.n	80047da <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2202      	movs	r2, #2
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004786:	6839      	ldr	r1, [r7, #0]
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f927 	bl	80049dc <TIM_SlaveTimer_SetConfig>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d009      	beq.n	80047a8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e018      	b.n	80047da <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68da      	ldr	r2, [r3, #12]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047b6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047c6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3708      	adds	r7, #8
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	60fb      	str	r3, [r7, #12]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b0c      	cmp	r3, #12
 80047f6:	d831      	bhi.n	800485c <HAL_TIM_ReadCapturedValue+0x78>
 80047f8:	a201      	add	r2, pc, #4	; (adr r2, 8004800 <HAL_TIM_ReadCapturedValue+0x1c>)
 80047fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047fe:	bf00      	nop
 8004800:	08004835 	.word	0x08004835
 8004804:	0800485d 	.word	0x0800485d
 8004808:	0800485d 	.word	0x0800485d
 800480c:	0800485d 	.word	0x0800485d
 8004810:	0800483f 	.word	0x0800483f
 8004814:	0800485d 	.word	0x0800485d
 8004818:	0800485d 	.word	0x0800485d
 800481c:	0800485d 	.word	0x0800485d
 8004820:	08004849 	.word	0x08004849
 8004824:	0800485d 	.word	0x0800485d
 8004828:	0800485d 	.word	0x0800485d
 800482c:	0800485d 	.word	0x0800485d
 8004830:	08004853 	.word	0x08004853
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800483a:	60fb      	str	r3, [r7, #12]

      break;
 800483c:	e00f      	b.n	800485e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	60fb      	str	r3, [r7, #12]

      break;
 8004846:	e00a      	b.n	800485e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800484e:	60fb      	str	r3, [r7, #12]

      break;
 8004850:	e005      	b.n	800485e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004858:	60fb      	str	r3, [r7, #12]

      break;
 800485a:	e000      	b.n	800485e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800485c:	bf00      	nop
  }

  return tmpreg;
 800485e:	68fb      	ldr	r3, [r7, #12]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a40      	ldr	r2, [pc, #256]	; (80049bc <TIM_Base_SetConfig+0x114>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d013      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048c6:	d00f      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a3d      	ldr	r2, [pc, #244]	; (80049c0 <TIM_Base_SetConfig+0x118>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d00b      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a3c      	ldr	r2, [pc, #240]	; (80049c4 <TIM_Base_SetConfig+0x11c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d007      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a3b      	ldr	r2, [pc, #236]	; (80049c8 <TIM_Base_SetConfig+0x120>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d003      	beq.n	80048e8 <TIM_Base_SetConfig+0x40>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a3a      	ldr	r2, [pc, #232]	; (80049cc <TIM_Base_SetConfig+0x124>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d108      	bne.n	80048fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a2f      	ldr	r2, [pc, #188]	; (80049bc <TIM_Base_SetConfig+0x114>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d01f      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004908:	d01b      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a2c      	ldr	r2, [pc, #176]	; (80049c0 <TIM_Base_SetConfig+0x118>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d017      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a2b      	ldr	r2, [pc, #172]	; (80049c4 <TIM_Base_SetConfig+0x11c>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d013      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a2a      	ldr	r2, [pc, #168]	; (80049c8 <TIM_Base_SetConfig+0x120>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d00f      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	4a29      	ldr	r2, [pc, #164]	; (80049cc <TIM_Base_SetConfig+0x124>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d00b      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4a28      	ldr	r2, [pc, #160]	; (80049d0 <TIM_Base_SetConfig+0x128>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d007      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a27      	ldr	r2, [pc, #156]	; (80049d4 <TIM_Base_SetConfig+0x12c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d003      	beq.n	8004942 <TIM_Base_SetConfig+0x9a>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a26      	ldr	r2, [pc, #152]	; (80049d8 <TIM_Base_SetConfig+0x130>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d108      	bne.n	8004954 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4313      	orrs	r3, r2
 8004952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	4313      	orrs	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a10      	ldr	r2, [pc, #64]	; (80049bc <TIM_Base_SetConfig+0x114>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00f      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a12      	ldr	r2, [pc, #72]	; (80049cc <TIM_Base_SetConfig+0x124>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d00b      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	4a11      	ldr	r2, [pc, #68]	; (80049d0 <TIM_Base_SetConfig+0x128>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d007      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a10      	ldr	r2, [pc, #64]	; (80049d4 <TIM_Base_SetConfig+0x12c>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d003      	beq.n	80049a0 <TIM_Base_SetConfig+0xf8>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a0f      	ldr	r2, [pc, #60]	; (80049d8 <TIM_Base_SetConfig+0x130>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d103      	bne.n	80049a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	615a      	str	r2, [r3, #20]
}
 80049ae:	bf00      	nop
 80049b0:	3714      	adds	r7, #20
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40012c00 	.word	0x40012c00
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800
 80049c8:	40000c00 	.word	0x40000c00
 80049cc:	40013400 	.word	0x40013400
 80049d0:	40014000 	.word	0x40014000
 80049d4:	40014400 	.word	0x40014400
 80049d8:	40014800 	.word	0x40014800

080049dc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049f8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a0a:	f023 0307 	bic.w	r3, r3, #7
 8004a0e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b70      	cmp	r3, #112	; 0x70
 8004a28:	d01a      	beq.n	8004a60 <TIM_SlaveTimer_SetConfig+0x84>
 8004a2a:	2b70      	cmp	r3, #112	; 0x70
 8004a2c:	d860      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a2e:	2b60      	cmp	r3, #96	; 0x60
 8004a30:	d054      	beq.n	8004adc <TIM_SlaveTimer_SetConfig+0x100>
 8004a32:	2b60      	cmp	r3, #96	; 0x60
 8004a34:	d85c      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a36:	2b50      	cmp	r3, #80	; 0x50
 8004a38:	d046      	beq.n	8004ac8 <TIM_SlaveTimer_SetConfig+0xec>
 8004a3a:	2b50      	cmp	r3, #80	; 0x50
 8004a3c:	d858      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a3e:	2b40      	cmp	r3, #64	; 0x40
 8004a40:	d019      	beq.n	8004a76 <TIM_SlaveTimer_SetConfig+0x9a>
 8004a42:	2b40      	cmp	r3, #64	; 0x40
 8004a44:	d854      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a46:	2b30      	cmp	r3, #48	; 0x30
 8004a48:	d055      	beq.n	8004af6 <TIM_SlaveTimer_SetConfig+0x11a>
 8004a4a:	2b30      	cmp	r3, #48	; 0x30
 8004a4c:	d850      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d051      	beq.n	8004af6 <TIM_SlaveTimer_SetConfig+0x11a>
 8004a52:	2b20      	cmp	r3, #32
 8004a54:	d84c      	bhi.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d04d      	beq.n	8004af6 <TIM_SlaveTimer_SetConfig+0x11a>
 8004a5a:	2b10      	cmp	r3, #16
 8004a5c:	d04b      	beq.n	8004af6 <TIM_SlaveTimer_SetConfig+0x11a>
 8004a5e:	e047      	b.n	8004af0 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68d9      	ldr	r1, [r3, #12]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	f000 f9cb 	bl	8004e0a <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8004a74:	e040      	b.n	8004af8 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b05      	cmp	r3, #5
 8004a7c:	d101      	bne.n	8004a82 <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e03b      	b.n	8004afa <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6a1a      	ldr	r2, [r3, #32]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 0201 	bic.w	r2, r2, #1
 8004a98:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aa8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68fa      	ldr	r2, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
      break;
 8004ac6:	e017      	b.n	8004af8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6818      	ldr	r0, [r3, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	6899      	ldr	r1, [r3, #8]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	f000 f883 	bl	8004be0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004ada:	e00d      	b.n	8004af8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	6899      	ldr	r1, [r3, #8]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f000 f8e5 	bl	8004cb8 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004aee:	e003      	b.n	8004af8 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	75fb      	strb	r3, [r7, #23]
      break;
 8004af4:	e000      	b.n	8004af8 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8004af6:	bf00      	nop
  }

  return status;
 8004af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	f023 0201 	bic.w	r2, r3, #1
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4a26      	ldr	r2, [pc, #152]	; (8004bc8 <TIM_TI1_SetConfig+0xc4>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d017      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b38:	d013      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4a23      	ldr	r2, [pc, #140]	; (8004bcc <TIM_TI1_SetConfig+0xc8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d00f      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4a22      	ldr	r2, [pc, #136]	; (8004bd0 <TIM_TI1_SetConfig+0xcc>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d00b      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	4a21      	ldr	r2, [pc, #132]	; (8004bd4 <TIM_TI1_SetConfig+0xd0>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d007      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4a20      	ldr	r2, [pc, #128]	; (8004bd8 <TIM_TI1_SetConfig+0xd4>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d003      	beq.n	8004b62 <TIM_TI1_SetConfig+0x5e>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	4a1f      	ldr	r2, [pc, #124]	; (8004bdc <TIM_TI1_SetConfig+0xd8>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d101      	bne.n	8004b66 <TIM_TI1_SetConfig+0x62>
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <TIM_TI1_SetConfig+0x64>
 8004b66:	2300      	movs	r3, #0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f023 0303 	bic.w	r3, r3, #3
 8004b72:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]
 8004b7c:	e003      	b.n	8004b86 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	011b      	lsls	r3, r3, #4
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f023 030a 	bic.w	r3, r3, #10
 8004ba0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	f003 030a 	and.w	r3, r3, #10
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	621a      	str	r2, [r3, #32]
}
 8004bba:	bf00      	nop
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40012c00 	.word	0x40012c00
 8004bcc:	40000400 	.word	0x40000400
 8004bd0:	40000800 	.word	0x40000800
 8004bd4:	40000c00 	.word	0x40000c00
 8004bd8:	40013400 	.word	0x40013400
 8004bdc:	40014000 	.word	0x40014000

08004be0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	f023 0201 	bic.w	r2, r3, #1
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	011b      	lsls	r3, r3, #4
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f023 030a 	bic.w	r3, r3, #10
 8004c1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b087      	sub	sp, #28
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	607a      	str	r2, [r7, #4]
 8004c4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	f023 0210 	bic.w	r2, r3, #16
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	021b      	lsls	r3, r3, #8
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	031b      	lsls	r3, r3, #12
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c90:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	011b      	lsls	r3, r3, #4
 8004c96:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	621a      	str	r2, [r3, #32]
}
 8004cac:	bf00      	nop
 8004cae:	371c      	adds	r7, #28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f023 0210 	bic.w	r2, r3, #16
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ce2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	031b      	lsls	r3, r3, #12
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cf4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	621a      	str	r2, [r3, #32]
}
 8004d0c:	bf00      	nop
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
 8004d24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	f023 0303 	bic.w	r3, r3, #3
 8004d44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004d68:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	621a      	str	r2, [r3, #32]
}
 8004d84:	bf00      	nop
 8004d86:	371c      	adds	r7, #28
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dbc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	021b      	lsls	r3, r3, #8
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004dce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	031b      	lsls	r3, r3, #12
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004de2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	031b      	lsls	r3, r3, #12
 8004de8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr

08004e0a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b087      	sub	sp, #28
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	60f8      	str	r0, [r7, #12]
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
 8004e16:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e24:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	021a      	lsls	r2, r3, #8
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	609a      	str	r2, [r3, #8]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b087      	sub	sp, #28
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	60f8      	str	r0, [r7, #12]
 8004e52:	60b9      	str	r1, [r7, #8]
 8004e54:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f003 031f 	and.w	r3, r3, #31
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e62:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	401a      	ands	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a1a      	ldr	r2, [r3, #32]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f003 031f 	and.w	r3, r3, #31
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e82:	431a      	orrs	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]
}
 8004e88:	bf00      	nop
 8004e8a:	371c      	adds	r7, #28
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e068      	b.n	8004f7e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a2e      	ldr	r2, [pc, #184]	; (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d004      	beq.n	8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a2d      	ldr	r2, [pc, #180]	; (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d108      	bne.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004ee6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1e      	ldr	r2, [pc, #120]	; (8004f8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d01d      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f1e:	d018      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a1b      	ldr	r2, [pc, #108]	; (8004f94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d013      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a1a      	ldr	r2, [pc, #104]	; (8004f98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d00e      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a18      	ldr	r2, [pc, #96]	; (8004f9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d009      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a13      	ldr	r2, [pc, #76]	; (8004f90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d004      	beq.n	8004f52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a14      	ldr	r2, [pc, #80]	; (8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d10c      	bne.n	8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3714      	adds	r7, #20
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	40012c00 	.word	0x40012c00
 8004f90:	40013400 	.word	0x40013400
 8004f94:	40000400 	.word	0x40000400
 8004f98:	40000800 	.word	0x40000800
 8004f9c:	40000c00 	.word	0x40000c00
 8004fa0:	40014000 	.word	0x40014000

08004fa4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e040      	b.n	8005074 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d106      	bne.n	8005008 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7fc f92e 	bl	8001264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2224      	movs	r2, #36	; 0x24
 800500c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0201 	bic.w	r2, r2, #1
 800501c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fbe8 	bl	80057f4 <UART_SetConfig>
 8005024:	4603      	mov	r3, r0
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e022      	b.n	8005074 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 fe66 	bl	8005d08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800504a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800505a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 feed 	bl	8005e4c <UART_CheckIdleState>
 8005072:	4603      	mov	r3, r0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800507c:	b480      	push	{r7}
 800507e:	b08b      	sub	sp, #44	; 0x2c
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	4613      	mov	r3, r2
 8005088:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800508e:	2b20      	cmp	r3, #32
 8005090:	d156      	bne.n	8005140 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_UART_Transmit_IT+0x22>
 8005098:	88fb      	ldrh	r3, [r7, #6]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e04f      	b.n	8005142 <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_UART_Transmit_IT+0x34>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e048      	b.n	8005142 <HAL_UART_Transmit_IT+0xc6>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	88fa      	ldrh	r2, [r7, #6]
 80050c2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	88fa      	ldrh	r2, [r7, #6]
 80050ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2221      	movs	r2, #33	; 0x21
 80050e0:	679a      	str	r2, [r3, #120]	; 0x78
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ea:	d107      	bne.n	80050fc <HAL_UART_Transmit_IT+0x80>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d103      	bne.n	80050fc <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4a16      	ldr	r2, [pc, #88]	; (8005150 <HAL_UART_Transmit_IT+0xd4>)
 80050f8:	669a      	str	r2, [r3, #104]	; 0x68
 80050fa:	e002      	b.n	8005102 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4a15      	ldr	r2, [pc, #84]	; (8005154 <HAL_UART_Transmit_IT+0xd8>)
 8005100:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	613b      	str	r3, [r7, #16]
   return(result);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800511e:	627b      	str	r3, [r7, #36]	; 0x24
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	461a      	mov	r2, r3
 8005126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005128:	623b      	str	r3, [r7, #32]
 800512a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800512c:	69f9      	ldr	r1, [r7, #28]
 800512e:	6a3a      	ldr	r2, [r7, #32]
 8005130:	e841 2300 	strex	r3, r2, [r1]
 8005134:	61bb      	str	r3, [r7, #24]
   return(result);
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1e6      	bne.n	800510a <HAL_UART_Transmit_IT+0x8e>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800513c:	2300      	movs	r3, #0
 800513e:	e000      	b.n	8005142 <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8005140:	2302      	movs	r3, #2
  }
}
 8005142:	4618      	mov	r0, r3
 8005144:	372c      	adds	r7, #44	; 0x2c
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr
 800514e:	bf00      	nop
 8005150:	080063a7 	.word	0x080063a7
 8005154:	080062ef 	.word	0x080062ef

08005158 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	; 0x28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	4613      	mov	r3, r2
 8005164:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800516a:	2b20      	cmp	r3, #32
 800516c:	d142      	bne.n	80051f4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_UART_Receive_IT+0x22>
 8005174:	88fb      	ldrh	r3, [r7, #6]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d101      	bne.n	800517e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e03b      	b.n	80051f6 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005184:	2b01      	cmp	r3, #1
 8005186:	d101      	bne.n	800518c <HAL_UART_Receive_IT+0x34>
 8005188:	2302      	movs	r3, #2
 800518a:	e034      	b.n	80051f6 <HAL_UART_Receive_IT+0x9e>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a18      	ldr	r2, [pc, #96]	; (8005200 <HAL_UART_Receive_IT+0xa8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d01f      	beq.n	80051e4 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d018      	beq.n	80051e4 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	e853 3f00 	ldrex	r3, [r3]
 80051be:	613b      	str	r3, [r7, #16]
   return(result);
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051c6:	627b      	str	r3, [r7, #36]	; 0x24
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	461a      	mov	r2, r3
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	623b      	str	r3, [r7, #32]
 80051d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d4:	69f9      	ldr	r1, [r7, #28]
 80051d6:	6a3a      	ldr	r2, [r7, #32]
 80051d8:	e841 2300 	strex	r3, r2, [r1]
 80051dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80051de:	69bb      	ldr	r3, [r7, #24]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1e6      	bne.n	80051b2 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80051e4:	88fb      	ldrh	r3, [r7, #6]
 80051e6:	461a      	mov	r2, r3
 80051e8:	68b9      	ldr	r1, [r7, #8]
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 ff3c 	bl	8006068 <UART_Start_Receive_IT>
 80051f0:	4603      	mov	r3, r0
 80051f2:	e000      	b.n	80051f6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80051f4:	2302      	movs	r3, #2
  }
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3728      	adds	r7, #40	; 0x28
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40008000 	.word	0x40008000

08005204 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b0ba      	sub	sp, #232	; 0xe8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800522a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800522e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005232:	4013      	ands	r3, r2
 8005234:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005238:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800523c:	2b00      	cmp	r3, #0
 800523e:	d115      	bne.n	800526c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005244:	f003 0320 	and.w	r3, r3, #32
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00f      	beq.n	800526c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005250:	f003 0320 	and.w	r3, r3, #32
 8005254:	2b00      	cmp	r3, #0
 8005256:	d009      	beq.n	800526c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800525c:	2b00      	cmp	r3, #0
 800525e:	f000 82a6 	beq.w	80057ae <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	4798      	blx	r3
      }
      return;
 800526a:	e2a0      	b.n	80057ae <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800526c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005270:	2b00      	cmp	r3, #0
 8005272:	f000 8117 	beq.w	80054a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d106      	bne.n	8005290 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005282:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005286:	4b85      	ldr	r3, [pc, #532]	; (800549c <HAL_UART_IRQHandler+0x298>)
 8005288:	4013      	ands	r3, r2
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 810a 	beq.w	80054a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005294:	f003 0301 	and.w	r3, r3, #1
 8005298:	2b00      	cmp	r3, #0
 800529a:	d011      	beq.n	80052c0 <HAL_UART_IRQHandler+0xbc>
 800529c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00b      	beq.n	80052c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2201      	movs	r2, #1
 80052ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052b6:	f043 0201 	orr.w	r2, r3, #1
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d011      	beq.n	80052f0 <HAL_UART_IRQHandler+0xec>
 80052cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00b      	beq.n	80052f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2202      	movs	r2, #2
 80052de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052e6:	f043 0204 	orr.w	r2, r3, #4
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f4:	f003 0304 	and.w	r3, r3, #4
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d011      	beq.n	8005320 <HAL_UART_IRQHandler+0x11c>
 80052fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00b      	beq.n	8005320 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2204      	movs	r2, #4
 800530e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005316:	f043 0202 	orr.w	r2, r3, #2
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005324:	f003 0308 	and.w	r3, r3, #8
 8005328:	2b00      	cmp	r3, #0
 800532a:	d017      	beq.n	800535c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800532c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005330:	f003 0320 	and.w	r3, r3, #32
 8005334:	2b00      	cmp	r3, #0
 8005336:	d105      	bne.n	8005344 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005338:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800533c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00b      	beq.n	800535c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2208      	movs	r2, #8
 800534a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005352:	f043 0208 	orr.w	r2, r3, #8
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800535c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005360:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005364:	2b00      	cmp	r3, #0
 8005366:	d012      	beq.n	800538e <HAL_UART_IRQHandler+0x18a>
 8005368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800536c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00c      	beq.n	800538e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800537c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005384:	f043 0220 	orr.w	r2, r3, #32
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 820c 	beq.w	80057b2 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800539a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539e:	f003 0320 	and.w	r3, r3, #32
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00d      	beq.n	80053c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053aa:	f003 0320 	and.w	r3, r3, #32
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d007      	beq.n	80053c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d6:	2b40      	cmp	r3, #64	; 0x40
 80053d8:	d005      	beq.n	80053e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80053de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d04f      	beq.n	8005486 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 ff08 	bl	80061fc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f6:	2b40      	cmp	r3, #64	; 0x40
 80053f8:	d141      	bne.n	800547e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	3308      	adds	r3, #8
 8005400:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005404:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005408:	e853 3f00 	ldrex	r3, [r3]
 800540c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005410:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005414:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005418:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	3308      	adds	r3, #8
 8005422:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005426:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800542a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005432:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800543e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1d9      	bne.n	80053fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544a:	2b00      	cmp	r3, #0
 800544c:	d013      	beq.n	8005476 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005452:	4a13      	ldr	r2, [pc, #76]	; (80054a0 <HAL_UART_IRQHandler+0x29c>)
 8005454:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545a:	4618      	mov	r0, r3
 800545c:	f7fc ff12 	bl	8002284 <HAL_DMA_Abort_IT>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d017      	beq.n	8005496 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800546a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005470:	4610      	mov	r0, r2
 8005472:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005474:	e00f      	b.n	8005496 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f000 f9a6 	bl	80057c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800547c:	e00b      	b.n	8005496 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f9a2 	bl	80057c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005484:	e007      	b.n	8005496 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f99e 	bl	80057c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005494:	e18d      	b.n	80057b2 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005496:	bf00      	nop
    return;
 8005498:	e18b      	b.n	80057b2 <HAL_UART_IRQHandler+0x5ae>
 800549a:	bf00      	nop
 800549c:	04000120 	.word	0x04000120
 80054a0:	080062c3 	.word	0x080062c3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	f040 8146 	bne.w	800573a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80054ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054b2:	f003 0310 	and.w	r3, r3, #16
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 813f 	beq.w	800573a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054c0:	f003 0310 	and.w	r3, r3, #16
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f000 8138 	beq.w	800573a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2210      	movs	r2, #16
 80054d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054dc:	2b40      	cmp	r3, #64	; 0x40
 80054de:	f040 80b4 	bne.w	800564a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f000 815f 	beq.w	80057b6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80054fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005502:	429a      	cmp	r2, r3
 8005504:	f080 8157 	bcs.w	80057b6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800550e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0320 	and.w	r3, r3, #32
 800551e:	2b00      	cmp	r3, #0
 8005520:	f040 8085 	bne.w	800562e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005530:	e853 3f00 	ldrex	r3, [r3]
 8005534:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005538:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800553c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005540:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800554e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005552:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800555a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800555e:	e841 2300 	strex	r3, r2, [r1]
 8005562:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005566:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1da      	bne.n	8005524 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	3308      	adds	r3, #8
 8005574:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005576:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800557e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005580:	f023 0301 	bic.w	r3, r3, #1
 8005584:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	3308      	adds	r3, #8
 800558e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005592:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005596:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005598:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800559a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800559e:	e841 2300 	strex	r3, r2, [r1]
 80055a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80055a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1e1      	bne.n	800556e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3308      	adds	r3, #8
 80055b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80055ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	3308      	adds	r3, #8
 80055ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80055ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80055d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80055d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80055d6:	e841 2300 	strex	r3, r2, [r1]
 80055da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80055dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d1e3      	bne.n	80055aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2220      	movs	r2, #32
 80055e6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80055fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055fe:	f023 0310 	bic.w	r3, r3, #16
 8005602:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	461a      	mov	r2, r3
 800560c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005610:	65bb      	str	r3, [r7, #88]	; 0x58
 8005612:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005616:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800561e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e4      	bne.n	80055ee <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005628:	4618      	mov	r0, r3
 800562a:	f7fc fded 	bl	8002208 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800563a:	b29b      	uxth	r3, r3
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	b29b      	uxth	r3, r3
 8005640:	4619      	mov	r1, r3
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f8ca 	bl	80057dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005648:	e0b5      	b.n	80057b6 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005656:	b29b      	uxth	r3, r3
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005664:	b29b      	uxth	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 80a7 	beq.w	80057ba <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800566c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 80a2 	beq.w	80057ba <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800567e:	e853 3f00 	ldrex	r3, [r3]
 8005682:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005686:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800568a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005698:	647b      	str	r3, [r7, #68]	; 0x44
 800569a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800569e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80056a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e4      	bne.n	8005676 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3308      	adds	r3, #8
 80056b2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	623b      	str	r3, [r7, #32]
   return(result);
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	3308      	adds	r3, #8
 80056cc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80056d0:	633a      	str	r2, [r7, #48]	; 0x30
 80056d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056d8:	e841 2300 	strex	r3, r2, [r1]
 80056dc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1e3      	bne.n	80056ac <HAL_UART_IRQHandler+0x4a8>
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2220      	movs	r2, #32
 80056e8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	60fb      	str	r3, [r7, #12]
   return(result);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f023 0310 	bic.w	r3, r3, #16
 800570a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	461a      	mov	r2, r3
 8005714:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005718:	61fb      	str	r3, [r7, #28]
 800571a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571c:	69b9      	ldr	r1, [r7, #24]
 800571e:	69fa      	ldr	r2, [r7, #28]
 8005720:	e841 2300 	strex	r3, r2, [r1]
 8005724:	617b      	str	r3, [r7, #20]
   return(result);
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e4      	bne.n	80056f6 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800572c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005730:	4619      	mov	r1, r3
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 f852 	bl	80057dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005738:	e03f      	b.n	80057ba <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800573a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800573e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00e      	beq.n	8005764 <HAL_UART_IRQHandler+0x560>
 8005746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800574a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d008      	beq.n	8005764 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800575a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f001 f80c 	bl	800677a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005762:	e02d      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00e      	beq.n	800578e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005778:	2b00      	cmp	r3, #0
 800577a:	d008      	beq.n	800578e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005780:	2b00      	cmp	r3, #0
 8005782:	d01c      	beq.n	80057be <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	4798      	blx	r3
    }
    return;
 800578c:	e017      	b.n	80057be <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800578e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005796:	2b00      	cmp	r3, #0
 8005798:	d012      	beq.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
 800579a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800579e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00c      	beq.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 fe5d 	bl	8006466 <UART_EndTransmit_IT>
    return;
 80057ac:	e008      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80057ae:	bf00      	nop
 80057b0:	e006      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
    return;
 80057b2:	bf00      	nop
 80057b4:	e004      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80057b6:	bf00      	nop
 80057b8:	e002      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
      return;
 80057ba:	bf00      	nop
 80057bc:	e000      	b.n	80057c0 <HAL_UART_IRQHandler+0x5bc>
    return;
 80057be:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80057c0:	37e8      	adds	r7, #232	; 0xe8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop

080057c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	460b      	mov	r3, r1
 80057e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057f4:	b5b0      	push	{r4, r5, r7, lr}
 80057f6:	b088      	sub	sp, #32
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057fc:	2300      	movs	r3, #0
 80057fe:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	431a      	orrs	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	4313      	orrs	r3, r2
 8005816:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	4bad      	ldr	r3, [pc, #692]	; (8005ad4 <UART_SetConfig+0x2e0>)
 8005820:	4013      	ands	r3, r2
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6812      	ldr	r2, [r2, #0]
 8005826:	69f9      	ldr	r1, [r7, #28]
 8005828:	430b      	orrs	r3, r1
 800582a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68da      	ldr	r2, [r3, #12]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4aa2      	ldr	r2, [pc, #648]	; (8005ad8 <UART_SetConfig+0x2e4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d004      	beq.n	800585c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	69fa      	ldr	r2, [r7, #28]
 8005858:	4313      	orrs	r3, r2
 800585a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	430a      	orrs	r2, r1
 800586e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a99      	ldr	r2, [pc, #612]	; (8005adc <UART_SetConfig+0x2e8>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d121      	bne.n	80058be <UART_SetConfig+0xca>
 800587a:	4b99      	ldr	r3, [pc, #612]	; (8005ae0 <UART_SetConfig+0x2ec>)
 800587c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005880:	f003 0303 	and.w	r3, r3, #3
 8005884:	2b03      	cmp	r3, #3
 8005886:	d817      	bhi.n	80058b8 <UART_SetConfig+0xc4>
 8005888:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <UART_SetConfig+0x9c>)
 800588a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800588e:	bf00      	nop
 8005890:	080058a1 	.word	0x080058a1
 8005894:	080058ad 	.word	0x080058ad
 8005898:	080058a7 	.word	0x080058a7
 800589c:	080058b3 	.word	0x080058b3
 80058a0:	2301      	movs	r3, #1
 80058a2:	76fb      	strb	r3, [r7, #27]
 80058a4:	e0e7      	b.n	8005a76 <UART_SetConfig+0x282>
 80058a6:	2302      	movs	r3, #2
 80058a8:	76fb      	strb	r3, [r7, #27]
 80058aa:	e0e4      	b.n	8005a76 <UART_SetConfig+0x282>
 80058ac:	2304      	movs	r3, #4
 80058ae:	76fb      	strb	r3, [r7, #27]
 80058b0:	e0e1      	b.n	8005a76 <UART_SetConfig+0x282>
 80058b2:	2308      	movs	r3, #8
 80058b4:	76fb      	strb	r3, [r7, #27]
 80058b6:	e0de      	b.n	8005a76 <UART_SetConfig+0x282>
 80058b8:	2310      	movs	r3, #16
 80058ba:	76fb      	strb	r3, [r7, #27]
 80058bc:	e0db      	b.n	8005a76 <UART_SetConfig+0x282>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a88      	ldr	r2, [pc, #544]	; (8005ae4 <UART_SetConfig+0x2f0>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d132      	bne.n	800592e <UART_SetConfig+0x13a>
 80058c8:	4b85      	ldr	r3, [pc, #532]	; (8005ae0 <UART_SetConfig+0x2ec>)
 80058ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058ce:	f003 030c 	and.w	r3, r3, #12
 80058d2:	2b0c      	cmp	r3, #12
 80058d4:	d828      	bhi.n	8005928 <UART_SetConfig+0x134>
 80058d6:	a201      	add	r2, pc, #4	; (adr r2, 80058dc <UART_SetConfig+0xe8>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	08005911 	.word	0x08005911
 80058e0:	08005929 	.word	0x08005929
 80058e4:	08005929 	.word	0x08005929
 80058e8:	08005929 	.word	0x08005929
 80058ec:	0800591d 	.word	0x0800591d
 80058f0:	08005929 	.word	0x08005929
 80058f4:	08005929 	.word	0x08005929
 80058f8:	08005929 	.word	0x08005929
 80058fc:	08005917 	.word	0x08005917
 8005900:	08005929 	.word	0x08005929
 8005904:	08005929 	.word	0x08005929
 8005908:	08005929 	.word	0x08005929
 800590c:	08005923 	.word	0x08005923
 8005910:	2300      	movs	r3, #0
 8005912:	76fb      	strb	r3, [r7, #27]
 8005914:	e0af      	b.n	8005a76 <UART_SetConfig+0x282>
 8005916:	2302      	movs	r3, #2
 8005918:	76fb      	strb	r3, [r7, #27]
 800591a:	e0ac      	b.n	8005a76 <UART_SetConfig+0x282>
 800591c:	2304      	movs	r3, #4
 800591e:	76fb      	strb	r3, [r7, #27]
 8005920:	e0a9      	b.n	8005a76 <UART_SetConfig+0x282>
 8005922:	2308      	movs	r3, #8
 8005924:	76fb      	strb	r3, [r7, #27]
 8005926:	e0a6      	b.n	8005a76 <UART_SetConfig+0x282>
 8005928:	2310      	movs	r3, #16
 800592a:	76fb      	strb	r3, [r7, #27]
 800592c:	e0a3      	b.n	8005a76 <UART_SetConfig+0x282>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a6d      	ldr	r2, [pc, #436]	; (8005ae8 <UART_SetConfig+0x2f4>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d120      	bne.n	800597a <UART_SetConfig+0x186>
 8005938:	4b69      	ldr	r3, [pc, #420]	; (8005ae0 <UART_SetConfig+0x2ec>)
 800593a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800593e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005942:	2b30      	cmp	r3, #48	; 0x30
 8005944:	d013      	beq.n	800596e <UART_SetConfig+0x17a>
 8005946:	2b30      	cmp	r3, #48	; 0x30
 8005948:	d814      	bhi.n	8005974 <UART_SetConfig+0x180>
 800594a:	2b20      	cmp	r3, #32
 800594c:	d009      	beq.n	8005962 <UART_SetConfig+0x16e>
 800594e:	2b20      	cmp	r3, #32
 8005950:	d810      	bhi.n	8005974 <UART_SetConfig+0x180>
 8005952:	2b00      	cmp	r3, #0
 8005954:	d002      	beq.n	800595c <UART_SetConfig+0x168>
 8005956:	2b10      	cmp	r3, #16
 8005958:	d006      	beq.n	8005968 <UART_SetConfig+0x174>
 800595a:	e00b      	b.n	8005974 <UART_SetConfig+0x180>
 800595c:	2300      	movs	r3, #0
 800595e:	76fb      	strb	r3, [r7, #27]
 8005960:	e089      	b.n	8005a76 <UART_SetConfig+0x282>
 8005962:	2302      	movs	r3, #2
 8005964:	76fb      	strb	r3, [r7, #27]
 8005966:	e086      	b.n	8005a76 <UART_SetConfig+0x282>
 8005968:	2304      	movs	r3, #4
 800596a:	76fb      	strb	r3, [r7, #27]
 800596c:	e083      	b.n	8005a76 <UART_SetConfig+0x282>
 800596e:	2308      	movs	r3, #8
 8005970:	76fb      	strb	r3, [r7, #27]
 8005972:	e080      	b.n	8005a76 <UART_SetConfig+0x282>
 8005974:	2310      	movs	r3, #16
 8005976:	76fb      	strb	r3, [r7, #27]
 8005978:	e07d      	b.n	8005a76 <UART_SetConfig+0x282>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a5b      	ldr	r2, [pc, #364]	; (8005aec <UART_SetConfig+0x2f8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d120      	bne.n	80059c6 <UART_SetConfig+0x1d2>
 8005984:	4b56      	ldr	r3, [pc, #344]	; (8005ae0 <UART_SetConfig+0x2ec>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800598e:	2bc0      	cmp	r3, #192	; 0xc0
 8005990:	d013      	beq.n	80059ba <UART_SetConfig+0x1c6>
 8005992:	2bc0      	cmp	r3, #192	; 0xc0
 8005994:	d814      	bhi.n	80059c0 <UART_SetConfig+0x1cc>
 8005996:	2b80      	cmp	r3, #128	; 0x80
 8005998:	d009      	beq.n	80059ae <UART_SetConfig+0x1ba>
 800599a:	2b80      	cmp	r3, #128	; 0x80
 800599c:	d810      	bhi.n	80059c0 <UART_SetConfig+0x1cc>
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d002      	beq.n	80059a8 <UART_SetConfig+0x1b4>
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	d006      	beq.n	80059b4 <UART_SetConfig+0x1c0>
 80059a6:	e00b      	b.n	80059c0 <UART_SetConfig+0x1cc>
 80059a8:	2300      	movs	r3, #0
 80059aa:	76fb      	strb	r3, [r7, #27]
 80059ac:	e063      	b.n	8005a76 <UART_SetConfig+0x282>
 80059ae:	2302      	movs	r3, #2
 80059b0:	76fb      	strb	r3, [r7, #27]
 80059b2:	e060      	b.n	8005a76 <UART_SetConfig+0x282>
 80059b4:	2304      	movs	r3, #4
 80059b6:	76fb      	strb	r3, [r7, #27]
 80059b8:	e05d      	b.n	8005a76 <UART_SetConfig+0x282>
 80059ba:	2308      	movs	r3, #8
 80059bc:	76fb      	strb	r3, [r7, #27]
 80059be:	e05a      	b.n	8005a76 <UART_SetConfig+0x282>
 80059c0:	2310      	movs	r3, #16
 80059c2:	76fb      	strb	r3, [r7, #27]
 80059c4:	e057      	b.n	8005a76 <UART_SetConfig+0x282>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a49      	ldr	r2, [pc, #292]	; (8005af0 <UART_SetConfig+0x2fc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d125      	bne.n	8005a1c <UART_SetConfig+0x228>
 80059d0:	4b43      	ldr	r3, [pc, #268]	; (8005ae0 <UART_SetConfig+0x2ec>)
 80059d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059de:	d017      	beq.n	8005a10 <UART_SetConfig+0x21c>
 80059e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059e4:	d817      	bhi.n	8005a16 <UART_SetConfig+0x222>
 80059e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059ea:	d00b      	beq.n	8005a04 <UART_SetConfig+0x210>
 80059ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059f0:	d811      	bhi.n	8005a16 <UART_SetConfig+0x222>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <UART_SetConfig+0x20a>
 80059f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059fa:	d006      	beq.n	8005a0a <UART_SetConfig+0x216>
 80059fc:	e00b      	b.n	8005a16 <UART_SetConfig+0x222>
 80059fe:	2300      	movs	r3, #0
 8005a00:	76fb      	strb	r3, [r7, #27]
 8005a02:	e038      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a04:	2302      	movs	r3, #2
 8005a06:	76fb      	strb	r3, [r7, #27]
 8005a08:	e035      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a0a:	2304      	movs	r3, #4
 8005a0c:	76fb      	strb	r3, [r7, #27]
 8005a0e:	e032      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a10:	2308      	movs	r3, #8
 8005a12:	76fb      	strb	r3, [r7, #27]
 8005a14:	e02f      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a16:	2310      	movs	r3, #16
 8005a18:	76fb      	strb	r3, [r7, #27]
 8005a1a:	e02c      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a2d      	ldr	r2, [pc, #180]	; (8005ad8 <UART_SetConfig+0x2e4>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d125      	bne.n	8005a72 <UART_SetConfig+0x27e>
 8005a26:	4b2e      	ldr	r3, [pc, #184]	; (8005ae0 <UART_SetConfig+0x2ec>)
 8005a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a34:	d017      	beq.n	8005a66 <UART_SetConfig+0x272>
 8005a36:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a3a:	d817      	bhi.n	8005a6c <UART_SetConfig+0x278>
 8005a3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a40:	d00b      	beq.n	8005a5a <UART_SetConfig+0x266>
 8005a42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a46:	d811      	bhi.n	8005a6c <UART_SetConfig+0x278>
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <UART_SetConfig+0x260>
 8005a4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a50:	d006      	beq.n	8005a60 <UART_SetConfig+0x26c>
 8005a52:	e00b      	b.n	8005a6c <UART_SetConfig+0x278>
 8005a54:	2300      	movs	r3, #0
 8005a56:	76fb      	strb	r3, [r7, #27]
 8005a58:	e00d      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	76fb      	strb	r3, [r7, #27]
 8005a5e:	e00a      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a60:	2304      	movs	r3, #4
 8005a62:	76fb      	strb	r3, [r7, #27]
 8005a64:	e007      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a66:	2308      	movs	r3, #8
 8005a68:	76fb      	strb	r3, [r7, #27]
 8005a6a:	e004      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a6c:	2310      	movs	r3, #16
 8005a6e:	76fb      	strb	r3, [r7, #27]
 8005a70:	e001      	b.n	8005a76 <UART_SetConfig+0x282>
 8005a72:	2310      	movs	r3, #16
 8005a74:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a17      	ldr	r2, [pc, #92]	; (8005ad8 <UART_SetConfig+0x2e4>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	f040 8087 	bne.w	8005b90 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a82:	7efb      	ldrb	r3, [r7, #27]
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d837      	bhi.n	8005af8 <UART_SetConfig+0x304>
 8005a88:	a201      	add	r2, pc, #4	; (adr r2, 8005a90 <UART_SetConfig+0x29c>)
 8005a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8e:	bf00      	nop
 8005a90:	08005ab5 	.word	0x08005ab5
 8005a94:	08005af9 	.word	0x08005af9
 8005a98:	08005abd 	.word	0x08005abd
 8005a9c:	08005af9 	.word	0x08005af9
 8005aa0:	08005ac3 	.word	0x08005ac3
 8005aa4:	08005af9 	.word	0x08005af9
 8005aa8:	08005af9 	.word	0x08005af9
 8005aac:	08005af9 	.word	0x08005af9
 8005ab0:	08005acb 	.word	0x08005acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ab4:	f7fd fbae 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 8005ab8:	6178      	str	r0, [r7, #20]
        break;
 8005aba:	e022      	b.n	8005b02 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005abc:	4b0d      	ldr	r3, [pc, #52]	; (8005af4 <UART_SetConfig+0x300>)
 8005abe:	617b      	str	r3, [r7, #20]
        break;
 8005ac0:	e01f      	b.n	8005b02 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ac2:	f7fd fb0f 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8005ac6:	6178      	str	r0, [r7, #20]
        break;
 8005ac8:	e01b      	b.n	8005b02 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ace:	617b      	str	r3, [r7, #20]
        break;
 8005ad0:	e017      	b.n	8005b02 <UART_SetConfig+0x30e>
 8005ad2:	bf00      	nop
 8005ad4:	efff69f3 	.word	0xefff69f3
 8005ad8:	40008000 	.word	0x40008000
 8005adc:	40013800 	.word	0x40013800
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	40004400 	.word	0x40004400
 8005ae8:	40004800 	.word	0x40004800
 8005aec:	40004c00 	.word	0x40004c00
 8005af0:	40005000 	.word	0x40005000
 8005af4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	76bb      	strb	r3, [r7, #26]
        break;
 8005b00:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 80f1 	beq.w	8005cec <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	005b      	lsls	r3, r3, #1
 8005b12:	4413      	add	r3, r2
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d305      	bcc.n	8005b26 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d902      	bls.n	8005b2c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	76bb      	strb	r3, [r7, #26]
 8005b2a:	e0df      	b.n	8005cec <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f04f 0100 	mov.w	r1, #0
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	020b      	lsls	r3, r1, #8
 8005b3e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b42:	0202      	lsls	r2, r0, #8
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	6849      	ldr	r1, [r1, #4]
 8005b48:	0849      	lsrs	r1, r1, #1
 8005b4a:	4608      	mov	r0, r1
 8005b4c:	f04f 0100 	mov.w	r1, #0
 8005b50:	1814      	adds	r4, r2, r0
 8005b52:	eb43 0501 	adc.w	r5, r3, r1
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f04f 0300 	mov.w	r3, #0
 8005b60:	4620      	mov	r0, r4
 8005b62:	4629      	mov	r1, r5
 8005b64:	f7fa fb3c 	bl	80001e0 <__aeabi_uldivmod>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b76:	d308      	bcc.n	8005b8a <UART_SetConfig+0x396>
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b7e:	d204      	bcs.n	8005b8a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	60da      	str	r2, [r3, #12]
 8005b88:	e0b0      	b.n	8005cec <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	76bb      	strb	r3, [r7, #26]
 8005b8e:	e0ad      	b.n	8005cec <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b98:	d15b      	bne.n	8005c52 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8005b9a:	7efb      	ldrb	r3, [r7, #27]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d828      	bhi.n	8005bf2 <UART_SetConfig+0x3fe>
 8005ba0:	a201      	add	r2, pc, #4	; (adr r2, 8005ba8 <UART_SetConfig+0x3b4>)
 8005ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba6:	bf00      	nop
 8005ba8:	08005bcd 	.word	0x08005bcd
 8005bac:	08005bd5 	.word	0x08005bd5
 8005bb0:	08005bdd 	.word	0x08005bdd
 8005bb4:	08005bf3 	.word	0x08005bf3
 8005bb8:	08005be3 	.word	0x08005be3
 8005bbc:	08005bf3 	.word	0x08005bf3
 8005bc0:	08005bf3 	.word	0x08005bf3
 8005bc4:	08005bf3 	.word	0x08005bf3
 8005bc8:	08005beb 	.word	0x08005beb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bcc:	f7fd fb22 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 8005bd0:	6178      	str	r0, [r7, #20]
        break;
 8005bd2:	e013      	b.n	8005bfc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bd4:	f7fd fb34 	bl	8003240 <HAL_RCC_GetPCLK2Freq>
 8005bd8:	6178      	str	r0, [r7, #20]
        break;
 8005bda:	e00f      	b.n	8005bfc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bdc:	4b49      	ldr	r3, [pc, #292]	; (8005d04 <UART_SetConfig+0x510>)
 8005bde:	617b      	str	r3, [r7, #20]
        break;
 8005be0:	e00c      	b.n	8005bfc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be2:	f7fd fa7f 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8005be6:	6178      	str	r0, [r7, #20]
        break;
 8005be8:	e008      	b.n	8005bfc <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bee:	617b      	str	r3, [r7, #20]
        break;
 8005bf0:	e004      	b.n	8005bfc <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	76bb      	strb	r3, [r7, #26]
        break;
 8005bfa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d074      	beq.n	8005cec <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	005a      	lsls	r2, r3, #1
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	085b      	lsrs	r3, r3, #1
 8005c0c:	441a      	add	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c16:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	2b0f      	cmp	r3, #15
 8005c1c:	d916      	bls.n	8005c4c <UART_SetConfig+0x458>
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c24:	d212      	bcs.n	8005c4c <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	f023 030f 	bic.w	r3, r3, #15
 8005c2e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	085b      	lsrs	r3, r3, #1
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	89fb      	ldrh	r3, [r7, #14]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	89fa      	ldrh	r2, [r7, #14]
 8005c48:	60da      	str	r2, [r3, #12]
 8005c4a:	e04f      	b.n	8005cec <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	76bb      	strb	r3, [r7, #26]
 8005c50:	e04c      	b.n	8005cec <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c52:	7efb      	ldrb	r3, [r7, #27]
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d828      	bhi.n	8005caa <UART_SetConfig+0x4b6>
 8005c58:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <UART_SetConfig+0x46c>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c85 	.word	0x08005c85
 8005c64:	08005c8d 	.word	0x08005c8d
 8005c68:	08005c95 	.word	0x08005c95
 8005c6c:	08005cab 	.word	0x08005cab
 8005c70:	08005c9b 	.word	0x08005c9b
 8005c74:	08005cab 	.word	0x08005cab
 8005c78:	08005cab 	.word	0x08005cab
 8005c7c:	08005cab 	.word	0x08005cab
 8005c80:	08005ca3 	.word	0x08005ca3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c84:	f7fd fac6 	bl	8003214 <HAL_RCC_GetPCLK1Freq>
 8005c88:	6178      	str	r0, [r7, #20]
        break;
 8005c8a:	e013      	b.n	8005cb4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c8c:	f7fd fad8 	bl	8003240 <HAL_RCC_GetPCLK2Freq>
 8005c90:	6178      	str	r0, [r7, #20]
        break;
 8005c92:	e00f      	b.n	8005cb4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c94:	4b1b      	ldr	r3, [pc, #108]	; (8005d04 <UART_SetConfig+0x510>)
 8005c96:	617b      	str	r3, [r7, #20]
        break;
 8005c98:	e00c      	b.n	8005cb4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c9a:	f7fd fa23 	bl	80030e4 <HAL_RCC_GetSysClockFreq>
 8005c9e:	6178      	str	r0, [r7, #20]
        break;
 8005ca0:	e008      	b.n	8005cb4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ca6:	617b      	str	r3, [r7, #20]
        break;
 8005ca8:	e004      	b.n	8005cb4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8005caa:	2300      	movs	r3, #0
 8005cac:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	76bb      	strb	r3, [r7, #26]
        break;
 8005cb2:	bf00      	nop
    }

    if (pclk != 0U)
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d018      	beq.n	8005cec <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	085a      	lsrs	r2, r3, #1
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	441a      	add	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ccc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	2b0f      	cmp	r3, #15
 8005cd2:	d909      	bls.n	8005ce8 <UART_SetConfig+0x4f4>
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cda:	d205      	bcs.n	8005ce8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	60da      	str	r2, [r3, #12]
 8005ce6:	e001      	b.n	8005cec <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005cf8:	7ebb      	ldrb	r3, [r7, #26]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	3720      	adds	r7, #32
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bdb0      	pop	{r4, r5, r7, pc}
 8005d02:	bf00      	nop
 8005d04:	00f42400 	.word	0x00f42400

08005d08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d14:	f003 0301 	and.w	r3, r3, #1
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00a      	beq.n	8005d32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d36:	f003 0302 	and.w	r3, r3, #2
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00a      	beq.n	8005d54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00a      	beq.n	8005d76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00a      	beq.n	8005d98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9c:	f003 0310 	and.w	r3, r3, #16
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00a      	beq.n	8005dba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	f003 0320 	and.w	r3, r3, #32
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00a      	beq.n	8005ddc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d01a      	beq.n	8005e1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e06:	d10a      	bne.n	8005e1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00a      	beq.n	8005e40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	605a      	str	r2, [r3, #4]
  }
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af02      	add	r7, sp, #8
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e5c:	f7fb fb82 	bl	8001564 <HAL_GetTick>
 8005e60:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b08      	cmp	r3, #8
 8005e6e:	d10e      	bne.n	8005e8e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f82d 	bl	8005ede <UART_WaitOnFlagUntilTimeout>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e023      	b.n	8005ed6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0304 	and.w	r3, r3, #4
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	d10e      	bne.n	8005eba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f817 	bl	8005ede <UART_WaitOnFlagUntilTimeout>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e00d      	b.n	8005ed6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b09c      	sub	sp, #112	; 0x70
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	60f8      	str	r0, [r7, #12]
 8005ee6:	60b9      	str	r1, [r7, #8]
 8005ee8:	603b      	str	r3, [r7, #0]
 8005eea:	4613      	mov	r3, r2
 8005eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eee:	e0a5      	b.n	800603c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ef0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef6:	f000 80a1 	beq.w	800603c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005efa:	f7fb fb33 	bl	8001564 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d302      	bcc.n	8005f10 <UART_WaitOnFlagUntilTimeout+0x32>
 8005f0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d13e      	bne.n	8005f8e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f24:	667b      	str	r3, [r7, #100]	; 0x64
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f2e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f30:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005f34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005f3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e6      	bne.n	8005f10 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3308      	adds	r3, #8
 8005f48:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f54:	f023 0301 	bic.w	r3, r3, #1
 8005f58:	663b      	str	r3, [r7, #96]	; 0x60
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	3308      	adds	r3, #8
 8005f60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005f62:	64ba      	str	r2, [r7, #72]	; 0x48
 8005f64:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f6a:	e841 2300 	strex	r3, r2, [r1]
 8005f6e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1e5      	bne.n	8005f42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2220      	movs	r2, #32
 8005f80:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e067      	b.n	800605e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0304 	and.w	r3, r3, #4
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d04f      	beq.n	800603c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005faa:	d147      	bne.n	800603c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fb4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fbe:	e853 3f00 	ldrex	r3, [r3]
 8005fc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fd4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fd6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fdc:	e841 2300 	strex	r3, r2, [r1]
 8005fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e6      	bne.n	8005fb6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3308      	adds	r3, #8
 8005fee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	e853 3f00 	ldrex	r3, [r3]
 8005ff6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	f023 0301 	bic.w	r3, r3, #1
 8005ffe:	66bb      	str	r3, [r7, #104]	; 0x68
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3308      	adds	r3, #8
 8006006:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006008:	623a      	str	r2, [r7, #32]
 800600a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600c:	69f9      	ldr	r1, [r7, #28]
 800600e:	6a3a      	ldr	r2, [r7, #32]
 8006010:	e841 2300 	strex	r3, r2, [r1]
 8006014:	61bb      	str	r3, [r7, #24]
   return(result);
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1e5      	bne.n	8005fe8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2220      	movs	r2, #32
 8006020:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2220      	movs	r2, #32
 800602c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e010      	b.n	800605e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	69da      	ldr	r2, [r3, #28]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	4013      	ands	r3, r2
 8006046:	68ba      	ldr	r2, [r7, #8]
 8006048:	429a      	cmp	r2, r3
 800604a:	bf0c      	ite	eq
 800604c:	2301      	moveq	r3, #1
 800604e:	2300      	movne	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	79fb      	ldrb	r3, [r7, #7]
 8006056:	429a      	cmp	r2, r3
 8006058:	f43f af4a 	beq.w	8005ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3770      	adds	r7, #112	; 0x70
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
	...

08006068 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006068:	b480      	push	{r7}
 800606a:	b097      	sub	sp, #92	; 0x5c
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	4613      	mov	r3, r2
 8006074:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68ba      	ldr	r2, [r7, #8]
 800607a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	88fa      	ldrh	r2, [r7, #6]
 8006080:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	88fa      	ldrh	r2, [r7, #6]
 8006088:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800609a:	d10e      	bne.n	80060ba <UART_Start_Receive_IT+0x52>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d105      	bne.n	80060b0 <UART_Start_Receive_IT+0x48>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80060aa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060ae:	e02d      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	22ff      	movs	r2, #255	; 0xff
 80060b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060b8:	e028      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10d      	bne.n	80060de <UART_Start_Receive_IT+0x76>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d104      	bne.n	80060d4 <UART_Start_Receive_IT+0x6c>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	22ff      	movs	r2, #255	; 0xff
 80060ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060d2:	e01b      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	227f      	movs	r2, #127	; 0x7f
 80060d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060dc:	e016      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060e6:	d10d      	bne.n	8006104 <UART_Start_Receive_IT+0x9c>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d104      	bne.n	80060fa <UART_Start_Receive_IT+0x92>
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	227f      	movs	r2, #127	; 0x7f
 80060f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80060f8:	e008      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	223f      	movs	r2, #63	; 0x3f
 80060fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006102:	e003      	b.n	800610c <UART_Start_Receive_IT+0xa4>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2222      	movs	r2, #34	; 0x22
 8006118:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3308      	adds	r3, #8
 8006120:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006122:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006124:	e853 3f00 	ldrex	r3, [r3]
 8006128:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800612a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612c:	f043 0301 	orr.w	r3, r3, #1
 8006130:	657b      	str	r3, [r7, #84]	; 0x54
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3308      	adds	r3, #8
 8006138:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800613a:	64ba      	str	r2, [r7, #72]	; 0x48
 800613c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800613e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006140:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006142:	e841 2300 	strex	r3, r2, [r1]
 8006146:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1e5      	bne.n	800611a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }  
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006156:	d107      	bne.n	8006168 <UART_Start_Receive_IT+0x100>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d103      	bne.n	8006168 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4a24      	ldr	r2, [pc, #144]	; (80061f4 <UART_Start_Receive_IT+0x18c>)
 8006164:	665a      	str	r2, [r3, #100]	; 0x64
 8006166:	e002      	b.n	800616e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4a23      	ldr	r2, [pc, #140]	; (80061f8 <UART_Start_Receive_IT+0x190>)
 800616c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d019      	beq.n	80061b2 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006186:	e853 3f00 	ldrex	r3, [r3]
 800618a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800618c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	461a      	mov	r2, r3
 800619a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800619c:	637b      	str	r3, [r7, #52]	; 0x34
 800619e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061a4:	e841 2300 	strex	r3, r2, [r1]
 80061a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80061aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1e6      	bne.n	800617e <UART_Start_Receive_IT+0x116>
 80061b0:	e018      	b.n	80061e4 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	e853 3f00 	ldrex	r3, [r3]
 80061be:	613b      	str	r3, [r7, #16]
   return(result);
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	f043 0320 	orr.w	r3, r3, #32
 80061c6:	653b      	str	r3, [r7, #80]	; 0x50
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	461a      	mov	r2, r3
 80061ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061d0:	623b      	str	r3, [r7, #32]
 80061d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061d4:	69f9      	ldr	r1, [r7, #28]
 80061d6:	6a3a      	ldr	r2, [r7, #32]
 80061d8:	e841 2300 	strex	r3, r2, [r1]
 80061dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d1e6      	bne.n	80061b2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80061e4:	2300      	movs	r3, #0
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	375c      	adds	r7, #92	; 0x5c
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	0800661b 	.word	0x0800661b
 80061f8:	080064bb 	.word	0x080064bb

080061fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b095      	sub	sp, #84	; 0x54
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620c:	e853 3f00 	ldrex	r3, [r3]
 8006210:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006214:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006218:	64fb      	str	r3, [r7, #76]	; 0x4c
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	461a      	mov	r2, r3
 8006220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006222:	643b      	str	r3, [r7, #64]	; 0x40
 8006224:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006226:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006228:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1e6      	bne.n	8006204 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	3308      	adds	r3, #8
 800623c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623e:	6a3b      	ldr	r3, [r7, #32]
 8006240:	e853 3f00 	ldrex	r3, [r3]
 8006244:	61fb      	str	r3, [r7, #28]
   return(result);
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	f023 0301 	bic.w	r3, r3, #1
 800624c:	64bb      	str	r3, [r7, #72]	; 0x48
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	3308      	adds	r3, #8
 8006254:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006256:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006258:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800625c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e5      	bne.n	8006236 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800626e:	2b01      	cmp	r3, #1
 8006270:	d118      	bne.n	80062a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	e853 3f00 	ldrex	r3, [r3]
 800627e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f023 0310 	bic.w	r3, r3, #16
 8006286:	647b      	str	r3, [r7, #68]	; 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006290:	61bb      	str	r3, [r7, #24]
 8006292:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	6979      	ldr	r1, [r7, #20]
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	e841 2300 	strex	r3, r2, [r1]
 800629c:	613b      	str	r3, [r7, #16]
   return(result);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e6      	bne.n	8006272 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80062b6:	bf00      	nop
 80062b8:	3754      	adds	r7, #84	; 0x54
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f7ff fa71 	bl	80057c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}

080062ee <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b08f      	sub	sp, #60	; 0x3c
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062fa:	2b21      	cmp	r3, #33	; 0x21
 80062fc:	d14d      	bne.n	800639a <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006304:	b29b      	uxth	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d132      	bne.n	8006370 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	e853 3f00 	ldrex	r3, [r3]
 8006316:	61fb      	str	r3, [r7, #28]
   return(result);
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800631e:	637b      	str	r3, [r7, #52]	; 0x34
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	461a      	mov	r2, r3
 8006326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006328:	62fb      	str	r3, [r7, #44]	; 0x2c
 800632a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800632e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006330:	e841 2300 	strex	r3, r2, [r1]
 8006334:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	2b00      	cmp	r3, #0
 800633a:	d1e6      	bne.n	800630a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	60bb      	str	r3, [r7, #8]
   return(result);
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006350:	633b      	str	r3, [r7, #48]	; 0x30
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635a:	61bb      	str	r3, [r7, #24]
 800635c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6979      	ldr	r1, [r7, #20]
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	613b      	str	r3, [r7, #16]
   return(result);
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e6      	bne.n	800633c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800636e:	e014      	b.n	800639a <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006374:	781a      	ldrb	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	b292      	uxth	r2, r2
 800637c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006382:	1c5a      	adds	r2, r3, #1
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800638e:	b29b      	uxth	r3, r3
 8006390:	3b01      	subs	r3, #1
 8006392:	b29a      	uxth	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800639a:	bf00      	nop
 800639c:	373c      	adds	r7, #60	; 0x3c
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b091      	sub	sp, #68	; 0x44
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063b2:	2b21      	cmp	r3, #33	; 0x21
 80063b4:	d151      	bne.n	800645a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80063bc:	b29b      	uxth	r3, r3
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d132      	bne.n	8006428 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	e853 3f00 	ldrex	r3, [r3]
 80063ce:	623b      	str	r3, [r7, #32]
   return(result);
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	461a      	mov	r2, r3
 80063de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063e0:	633b      	str	r3, [r7, #48]	; 0x30
 80063e2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80063e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063e8:	e841 2300 	strex	r3, r2, [r1]
 80063ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1e6      	bne.n	80063c2 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	60fb      	str	r3, [r7, #12]
   return(result);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006412:	61fb      	str	r3, [r7, #28]
 8006414:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006416:	69b9      	ldr	r1, [r7, #24]
 8006418:	69fa      	ldr	r2, [r7, #28]
 800641a:	e841 2300 	strex	r3, r2, [r1]
 800641e:	617b      	str	r3, [r7, #20]
   return(result);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1e6      	bne.n	80063f4 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8006426:	e018      	b.n	800645a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800642c:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800642e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006430:	881a      	ldrh	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800643a:	b292      	uxth	r2, r2
 800643c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006442:	1c9a      	adds	r2, r3, #2
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800644e:	b29b      	uxth	r3, r3
 8006450:	3b01      	subs	r3, #1
 8006452:	b29a      	uxth	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800645a:	bf00      	nop
 800645c:	3744      	adds	r7, #68	; 0x44
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b088      	sub	sp, #32
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	e853 3f00 	ldrex	r3, [r3]
 800647a:	60bb      	str	r3, [r7, #8]
   return(result);
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006482:	61fb      	str	r3, [r7, #28]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	461a      	mov	r2, r3
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006490:	6979      	ldr	r1, [r7, #20]
 8006492:	69ba      	ldr	r2, [r7, #24]
 8006494:	e841 2300 	strex	r3, r2, [r1]
 8006498:	613b      	str	r3, [r7, #16]
   return(result);
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e6      	bne.n	800646e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7fa fce9 	bl	8000e84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064b2:	bf00      	nop
 80064b4:	3720      	adds	r7, #32
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b096      	sub	sp, #88	; 0x58
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80064c8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064d0:	2b22      	cmp	r3, #34	; 0x22
 80064d2:	f040 8094 	bne.w	80065fe <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80064dc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064e0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80064e4:	b2d9      	uxtb	r1, r3
 80064e6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80064ea:	b2da      	uxtb	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f0:	400a      	ands	r2, r1
 80064f2:	b2d2      	uxtb	r2, r2
 80064f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064fa:	1c5a      	adds	r2, r3, #1
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006506:	b29b      	uxth	r3, r3
 8006508:	3b01      	subs	r3, #1
 800650a:	b29a      	uxth	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006518:	b29b      	uxth	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d179      	bne.n	8006612 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800652c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800652e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006532:	653b      	str	r3, [r7, #80]	; 0x50
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800653c:	647b      	str	r3, [r7, #68]	; 0x44
 800653e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006542:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800654a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e6      	bne.n	800651e <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3308      	adds	r3, #8
 8006556:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655a:	e853 3f00 	ldrex	r3, [r3]
 800655e:	623b      	str	r3, [r7, #32]
   return(result);
 8006560:	6a3b      	ldr	r3, [r7, #32]
 8006562:	f023 0301 	bic.w	r3, r3, #1
 8006566:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3308      	adds	r3, #8
 800656e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006570:	633a      	str	r2, [r7, #48]	; 0x30
 8006572:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006576:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006578:	e841 2300 	strex	r3, r2, [r1]
 800657c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800657e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1e5      	bne.n	8006550 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2220      	movs	r2, #32
 8006588:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006594:	2b01      	cmp	r3, #1
 8006596:	d12e      	bne.n	80065f6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	e853 3f00 	ldrex	r3, [r3]
 80065aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 0310 	bic.w	r3, r3, #16
 80065b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	461a      	mov	r2, r3
 80065ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c0:	69b9      	ldr	r1, [r7, #24]
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	e841 2300 	strex	r3, r2, [r1]
 80065c8:	617b      	str	r3, [r7, #20]
   return(result);
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1e6      	bne.n	800659e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	f003 0310 	and.w	r3, r3, #16
 80065da:	2b10      	cmp	r3, #16
 80065dc:	d103      	bne.n	80065e6 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2210      	movs	r2, #16
 80065e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80065ec:	4619      	mov	r1, r3
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7ff f8f4 	bl	80057dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065f4:	e00d      	b.n	8006612 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7fa fcb6 	bl	8000f68 <HAL_UART_RxCpltCallback>
}
 80065fc:	e009      	b.n	8006612 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	8b1b      	ldrh	r3, [r3, #24]
 8006604:	b29a      	uxth	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f042 0208 	orr.w	r2, r2, #8
 800660e:	b292      	uxth	r2, r2
 8006610:	831a      	strh	r2, [r3, #24]
}
 8006612:	bf00      	nop
 8006614:	3758      	adds	r7, #88	; 0x58
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b096      	sub	sp, #88	; 0x58
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006628:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006630:	2b22      	cmp	r3, #34	; 0x22
 8006632:	f040 8094 	bne.w	800675e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800663c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006644:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006646:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800664a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800664e:	4013      	ands	r3, r2
 8006650:	b29a      	uxth	r2, r3
 8006652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006654:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800665a:	1c9a      	adds	r2, r3, #2
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006666:	b29b      	uxth	r3, r3
 8006668:	3b01      	subs	r3, #1
 800666a:	b29a      	uxth	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006678:	b29b      	uxth	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d179      	bne.n	8006772 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006686:	e853 3f00 	ldrex	r3, [r3]
 800668a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800668c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006692:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	461a      	mov	r2, r3
 800669a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800669c:	643b      	str	r3, [r7, #64]	; 0x40
 800669e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80066a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066a4:	e841 2300 	strex	r3, r2, [r1]
 80066a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80066aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d1e6      	bne.n	800667e <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3308      	adds	r3, #8
 80066b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	e853 3f00 	ldrex	r3, [r3]
 80066be:	61fb      	str	r3, [r7, #28]
   return(result);
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	f023 0301 	bic.w	r3, r3, #1
 80066c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3308      	adds	r3, #8
 80066ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066d8:	e841 2300 	strex	r3, r2, [r1]
 80066dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1e5      	bne.n	80066b0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2220      	movs	r2, #32
 80066e8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d12e      	bne.n	8006756 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	e853 3f00 	ldrex	r3, [r3]
 800670a:	60bb      	str	r3, [r7, #8]
   return(result);
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f023 0310 	bic.w	r3, r3, #16
 8006712:	647b      	str	r3, [r7, #68]	; 0x44
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	461a      	mov	r2, r3
 800671a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800671c:	61bb      	str	r3, [r7, #24]
 800671e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006720:	6979      	ldr	r1, [r7, #20]
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	e841 2300 	strex	r3, r2, [r1]
 8006728:	613b      	str	r3, [r7, #16]
   return(result);
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1e6      	bne.n	80066fe <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	f003 0310 	and.w	r3, r3, #16
 800673a:	2b10      	cmp	r3, #16
 800673c:	d103      	bne.n	8006746 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2210      	movs	r2, #16
 8006744:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800674c:	4619      	mov	r1, r3
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f7ff f844 	bl	80057dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006754:	e00d      	b.n	8006772 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7fa fc06 	bl	8000f68 <HAL_UART_RxCpltCallback>
}
 800675c:	e009      	b.n	8006772 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	8b1b      	ldrh	r3, [r3, #24]
 8006764:	b29a      	uxth	r2, r3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f042 0208 	orr.w	r2, r2, #8
 800676e:	b292      	uxth	r2, r2
 8006770:	831a      	strh	r2, [r3, #24]
}
 8006772:	bf00      	nop
 8006774:	3758      	adds	r7, #88	; 0x58
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800677a:	b480      	push	{r7}
 800677c:	b083      	sub	sp, #12
 800677e:	af00      	add	r7, sp, #0
 8006780:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006782:	bf00      	nop
 8006784:	370c      	adds	r7, #12
 8006786:	46bd      	mov	sp, r7
 8006788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678c:	4770      	bx	lr
	...

08006790 <__NVIC_SetPriority>:
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	4603      	mov	r3, r0
 8006798:	6039      	str	r1, [r7, #0]
 800679a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800679c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	db0a      	blt.n	80067ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	490c      	ldr	r1, [pc, #48]	; (80067dc <__NVIC_SetPriority+0x4c>)
 80067aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ae:	0112      	lsls	r2, r2, #4
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	440b      	add	r3, r1
 80067b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80067b8:	e00a      	b.n	80067d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	4908      	ldr	r1, [pc, #32]	; (80067e0 <__NVIC_SetPriority+0x50>)
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	f003 030f 	and.w	r3, r3, #15
 80067c6:	3b04      	subs	r3, #4
 80067c8:	0112      	lsls	r2, r2, #4
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	440b      	add	r3, r1
 80067ce:	761a      	strb	r2, [r3, #24]
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	e000e100 	.word	0xe000e100
 80067e0:	e000ed00 	.word	0xe000ed00

080067e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80067e4:	b580      	push	{r7, lr}
 80067e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80067e8:	4b05      	ldr	r3, [pc, #20]	; (8006800 <SysTick_Handler+0x1c>)
 80067ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80067ec:	f001 fe8e 	bl	800850c <xTaskGetSchedulerState>
 80067f0:	4603      	mov	r3, r0
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d001      	beq.n	80067fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80067f6:	f002 fea7 	bl	8009548 <xPortSysTickHandler>
  }
}
 80067fa:	bf00      	nop
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	e000e010 	.word	0xe000e010

08006804 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006808:	2100      	movs	r1, #0
 800680a:	f06f 0004 	mvn.w	r0, #4
 800680e:	f7ff ffbf 	bl	8006790 <__NVIC_SetPriority>
#endif
}
 8006812:	bf00      	nop
 8006814:	bd80      	pop	{r7, pc}
	...

08006818 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800681e:	f3ef 8305 	mrs	r3, IPSR
 8006822:	603b      	str	r3, [r7, #0]
  return(result);
 8006824:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800682a:	f06f 0305 	mvn.w	r3, #5
 800682e:	607b      	str	r3, [r7, #4]
 8006830:	e00c      	b.n	800684c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006832:	4b0a      	ldr	r3, [pc, #40]	; (800685c <osKernelInitialize+0x44>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d105      	bne.n	8006846 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800683a:	4b08      	ldr	r3, [pc, #32]	; (800685c <osKernelInitialize+0x44>)
 800683c:	2201      	movs	r2, #1
 800683e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006840:	2300      	movs	r3, #0
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	e002      	b.n	800684c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006846:	f04f 33ff 	mov.w	r3, #4294967295
 800684a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800684c:	687b      	ldr	r3, [r7, #4]
}
 800684e:	4618      	mov	r0, r3
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	2000005c 	.word	0x2000005c

08006860 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006860:	b580      	push	{r7, lr}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006866:	f3ef 8305 	mrs	r3, IPSR
 800686a:	603b      	str	r3, [r7, #0]
  return(result);
 800686c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800686e:	2b00      	cmp	r3, #0
 8006870:	d003      	beq.n	800687a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006872:	f06f 0305 	mvn.w	r3, #5
 8006876:	607b      	str	r3, [r7, #4]
 8006878:	e010      	b.n	800689c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800687a:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <osKernelStart+0x48>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d109      	bne.n	8006896 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006882:	f7ff ffbf 	bl	8006804 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006886:	4b08      	ldr	r3, [pc, #32]	; (80068a8 <osKernelStart+0x48>)
 8006888:	2202      	movs	r2, #2
 800688a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800688c:	f001 f9f6 	bl	8007c7c <vTaskStartScheduler>
      stat = osOK;
 8006890:	2300      	movs	r3, #0
 8006892:	607b      	str	r3, [r7, #4]
 8006894:	e002      	b.n	800689c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006896:	f04f 33ff 	mov.w	r3, #4294967295
 800689a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800689c:	687b      	ldr	r3, [r7, #4]
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3708      	adds	r7, #8
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	2000005c 	.word	0x2000005c

080068ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08e      	sub	sp, #56	; 0x38
 80068b0:	af04      	add	r7, sp, #16
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068b8:	2300      	movs	r3, #0
 80068ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068bc:	f3ef 8305 	mrs	r3, IPSR
 80068c0:	617b      	str	r3, [r7, #20]
  return(result);
 80068c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d17e      	bne.n	80069c6 <osThreadNew+0x11a>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d07b      	beq.n	80069c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80068ce:	2380      	movs	r3, #128	; 0x80
 80068d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80068d2:	2318      	movs	r3, #24
 80068d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80068d6:	2300      	movs	r3, #0
 80068d8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80068da:	f04f 33ff 	mov.w	r3, #4294967295
 80068de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d045      	beq.n	8006972 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d002      	beq.n	80068f4 <osThreadNew+0x48>
        name = attr->name;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d008      	beq.n	800691a <osThreadNew+0x6e>
 8006908:	69fb      	ldr	r3, [r7, #28]
 800690a:	2b38      	cmp	r3, #56	; 0x38
 800690c:	d805      	bhi.n	800691a <osThreadNew+0x6e>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f003 0301 	and.w	r3, r3, #1
 8006916:	2b00      	cmp	r3, #0
 8006918:	d001      	beq.n	800691e <osThreadNew+0x72>
        return (NULL);
 800691a:	2300      	movs	r3, #0
 800691c:	e054      	b.n	80069c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	089b      	lsrs	r3, r3, #2
 800692c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00e      	beq.n	8006954 <osThreadNew+0xa8>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	2b5b      	cmp	r3, #91	; 0x5b
 800693c:	d90a      	bls.n	8006954 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006942:	2b00      	cmp	r3, #0
 8006944:	d006      	beq.n	8006954 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d002      	beq.n	8006954 <osThreadNew+0xa8>
        mem = 1;
 800694e:	2301      	movs	r3, #1
 8006950:	61bb      	str	r3, [r7, #24]
 8006952:	e010      	b.n	8006976 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10c      	bne.n	8006976 <osThreadNew+0xca>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d108      	bne.n	8006976 <osThreadNew+0xca>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d104      	bne.n	8006976 <osThreadNew+0xca>
          mem = 0;
 800696c:	2300      	movs	r3, #0
 800696e:	61bb      	str	r3, [r7, #24]
 8006970:	e001      	b.n	8006976 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006972:	2300      	movs	r3, #0
 8006974:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d110      	bne.n	800699e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006984:	9202      	str	r2, [sp, #8]
 8006986:	9301      	str	r3, [sp, #4]
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	9300      	str	r3, [sp, #0]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	6a3a      	ldr	r2, [r7, #32]
 8006990:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 ff9c 	bl	80078d0 <xTaskCreateStatic>
 8006998:	4603      	mov	r3, r0
 800699a:	613b      	str	r3, [r7, #16]
 800699c:	e013      	b.n	80069c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d110      	bne.n	80069c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80069a4:	6a3b      	ldr	r3, [r7, #32]
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	f107 0310 	add.w	r3, r7, #16
 80069ac:	9301      	str	r3, [sp, #4]
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 ffe7 	bl	800798a <xTaskCreate>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d001      	beq.n	80069c6 <osThreadNew+0x11a>
            hTask = NULL;
 80069c2:	2300      	movs	r3, #0
 80069c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069c6:	693b      	ldr	r3, [r7, #16]
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3728      	adds	r7, #40	; 0x28
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069d8:	f3ef 8305 	mrs	r3, IPSR
 80069dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80069de:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d003      	beq.n	80069ec <osDelay+0x1c>
    stat = osErrorISR;
 80069e4:	f06f 0305 	mvn.w	r3, #5
 80069e8:	60fb      	str	r3, [r7, #12]
 80069ea:	e007      	b.n	80069fc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80069ec:	2300      	movs	r3, #0
 80069ee:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d002      	beq.n	80069fc <osDelay+0x2c>
      vTaskDelay(ticks);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f001 f90c 	bl	8007c14 <vTaskDelay>
    }
  }

  return (stat);
 80069fc:	68fb      	ldr	r3, [r7, #12]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4a07      	ldr	r2, [pc, #28]	; (8006a34 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a18:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	4a06      	ldr	r2, [pc, #24]	; (8006a38 <vApplicationGetIdleTaskMemory+0x30>)
 8006a1e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2280      	movs	r2, #128	; 0x80
 8006a24:	601a      	str	r2, [r3, #0]
}
 8006a26:	bf00      	nop
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000060 	.word	0x20000060
 8006a38:	200000bc 	.word	0x200000bc

08006a3c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a3c:	b480      	push	{r7}
 8006a3e:	b085      	sub	sp, #20
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4a07      	ldr	r2, [pc, #28]	; (8006a68 <vApplicationGetTimerTaskMemory+0x2c>)
 8006a4c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	4a06      	ldr	r2, [pc, #24]	; (8006a6c <vApplicationGetTimerTaskMemory+0x30>)
 8006a52:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a5a:	601a      	str	r2, [r3, #0]
}
 8006a5c:	bf00      	nop
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr
 8006a68:	200002bc 	.word	0x200002bc
 8006a6c:	20000318 	.word	0x20000318

08006a70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f103 0208 	add.w	r2, r3, #8
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f04f 32ff 	mov.w	r2, #4294967295
 8006a88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f103 0208 	add.w	r2, r3, #8
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f103 0208 	add.w	r2, r3, #8
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006aca:	b480      	push	{r7}
 8006acc:	b085      	sub	sp, #20
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
 8006ad2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	687a      	ldr	r2, [r7, #4]
 8006afa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	1c5a      	adds	r2, r3, #1
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	601a      	str	r2, [r3, #0]
}
 8006b06:	bf00      	nop
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b12:	b480      	push	{r7}
 8006b14:	b085      	sub	sp, #20
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
 8006b1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b28:	d103      	bne.n	8006b32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	e00c      	b.n	8006b4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	3308      	adds	r3, #8
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	e002      	b.n	8006b40 <vListInsert+0x2e>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	60fb      	str	r3, [r7, #12]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d2f6      	bcs.n	8006b3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	685a      	ldr	r2, [r3, #4]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	1c5a      	adds	r2, r3, #1
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	601a      	str	r2, [r3, #0]
}
 8006b78:	bf00      	nop
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b84:	b480      	push	{r7}
 8006b86:	b085      	sub	sp, #20
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	6892      	ldr	r2, [r2, #8]
 8006b9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	6852      	ldr	r2, [r2, #4]
 8006ba4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	687a      	ldr	r2, [r7, #4]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d103      	bne.n	8006bb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	1e5a      	subs	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b084      	sub	sp, #16
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d10a      	bne.n	8006c02 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf0:	f383 8811 	msr	BASEPRI, r3
 8006bf4:	f3bf 8f6f 	isb	sy
 8006bf8:	f3bf 8f4f 	dsb	sy
 8006bfc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006bfe:	bf00      	nop
 8006c00:	e7fe      	b.n	8006c00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006c02:	f002 fc0f 	bl	8009424 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c0e:	68f9      	ldr	r1, [r7, #12]
 8006c10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c12:	fb01 f303 	mul.w	r3, r1, r3
 8006c16:	441a      	add	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c32:	3b01      	subs	r3, #1
 8006c34:	68f9      	ldr	r1, [r7, #12]
 8006c36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c38:	fb01 f303 	mul.w	r3, r1, r3
 8006c3c:	441a      	add	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	22ff      	movs	r2, #255	; 0xff
 8006c46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	22ff      	movs	r2, #255	; 0xff
 8006c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d114      	bne.n	8006c82 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d01a      	beq.n	8006c96 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3310      	adds	r3, #16
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 fa93 	bl	8008190 <xTaskRemoveFromEventList>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d012      	beq.n	8006c96 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c70:	4b0c      	ldr	r3, [pc, #48]	; (8006ca4 <xQueueGenericReset+0xcc>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	e009      	b.n	8006c96 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3310      	adds	r3, #16
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff fef2 	bl	8006a70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3324      	adds	r3, #36	; 0x24
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff feed 	bl	8006a70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006c96:	f002 fbf5 	bl	8009484 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006c9a:	2301      	movs	r3, #1
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	e000ed04 	.word	0xe000ed04

08006ca8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08e      	sub	sp, #56	; 0x38
 8006cac:	af02      	add	r7, sp, #8
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10a      	bne.n	8006cd2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cce:	bf00      	nop
 8006cd0:	e7fe      	b.n	8006cd0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10a      	bne.n	8006cee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006cea:	bf00      	nop
 8006cec:	e7fe      	b.n	8006cec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <xQueueGenericCreateStatic+0x52>
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d001      	beq.n	8006cfe <xQueueGenericCreateStatic+0x56>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e000      	b.n	8006d00 <xQueueGenericCreateStatic+0x58>
 8006cfe:	2300      	movs	r3, #0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d10a      	bne.n	8006d1a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d08:	f383 8811 	msr	BASEPRI, r3
 8006d0c:	f3bf 8f6f 	isb	sy
 8006d10:	f3bf 8f4f 	dsb	sy
 8006d14:	623b      	str	r3, [r7, #32]
}
 8006d16:	bf00      	nop
 8006d18:	e7fe      	b.n	8006d18 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d102      	bne.n	8006d26 <xQueueGenericCreateStatic+0x7e>
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <xQueueGenericCreateStatic+0x82>
 8006d26:	2301      	movs	r3, #1
 8006d28:	e000      	b.n	8006d2c <xQueueGenericCreateStatic+0x84>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10a      	bne.n	8006d46 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d34:	f383 8811 	msr	BASEPRI, r3
 8006d38:	f3bf 8f6f 	isb	sy
 8006d3c:	f3bf 8f4f 	dsb	sy
 8006d40:	61fb      	str	r3, [r7, #28]
}
 8006d42:	bf00      	nop
 8006d44:	e7fe      	b.n	8006d44 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d46:	2350      	movs	r3, #80	; 0x50
 8006d48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	2b50      	cmp	r3, #80	; 0x50
 8006d4e:	d00a      	beq.n	8006d66 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	61bb      	str	r3, [r7, #24]
}
 8006d62:	bf00      	nop
 8006d64:	e7fe      	b.n	8006d64 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d66:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00d      	beq.n	8006d8e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d7a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	4613      	mov	r3, r2
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	68b9      	ldr	r1, [r7, #8]
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 f83f 	bl	8006e0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3730      	adds	r7, #48	; 0x30
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b08a      	sub	sp, #40	; 0x28
 8006d9c:	af02      	add	r7, sp, #8
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	4613      	mov	r3, r2
 8006da4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d10a      	bne.n	8006dc2 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db0:	f383 8811 	msr	BASEPRI, r3
 8006db4:	f3bf 8f6f 	isb	sy
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	613b      	str	r3, [r7, #16]
}
 8006dbe:	bf00      	nop
 8006dc0:	e7fe      	b.n	8006dc0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	68ba      	ldr	r2, [r7, #8]
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
 8006dca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006dcc:	69fb      	ldr	r3, [r7, #28]
 8006dce:	3350      	adds	r3, #80	; 0x50
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f002 fc49 	bl	8009668 <pvPortMalloc>
 8006dd6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d011      	beq.n	8006e02 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	3350      	adds	r3, #80	; 0x50
 8006de6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	2200      	movs	r2, #0
 8006dec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006df0:	79fa      	ldrb	r2, [r7, #7]
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	4613      	mov	r3, r2
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	68b9      	ldr	r1, [r7, #8]
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f000 f805 	bl	8006e0c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006e02:	69bb      	ldr	r3, [r7, #24]
	}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3720      	adds	r7, #32
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d103      	bne.n	8006e28 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e20:	69bb      	ldr	r3, [r7, #24]
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	e002      	b.n	8006e2e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	68ba      	ldr	r2, [r7, #8]
 8006e38:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	69b8      	ldr	r0, [r7, #24]
 8006e3e:	f7ff fecb 	bl	8006bd8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	78fa      	ldrb	r2, [r7, #3]
 8006e46:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e4a:	bf00      	nop
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b082      	sub	sp, #8
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d00e      	beq.n	8006e7e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006e72:	2300      	movs	r3, #0
 8006e74:	2200      	movs	r2, #0
 8006e76:	2100      	movs	r1, #0
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f81d 	bl	8006eb8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006e7e:	bf00      	nop
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b086      	sub	sp, #24
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006e90:	2301      	movs	r3, #1
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	2300      	movs	r3, #0
 8006e96:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006e98:	79fb      	ldrb	r3, [r7, #7]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	6939      	ldr	r1, [r7, #16]
 8006e9e:	6978      	ldr	r0, [r7, #20]
 8006ea0:	f7ff ff7a 	bl	8006d98 <xQueueGenericCreate>
 8006ea4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f7ff ffd3 	bl	8006e52 <prvInitialiseMutex>

		return xNewQueue;
 8006eac:	68fb      	ldr	r3, [r7, #12]
	}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3718      	adds	r7, #24
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
	...

08006eb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b08e      	sub	sp, #56	; 0x38
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10a      	bne.n	8006eea <xQueueGenericSend+0x32>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006ee6:	bf00      	nop
 8006ee8:	e7fe      	b.n	8006ee8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d103      	bne.n	8006ef8 <xQueueGenericSend+0x40>
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d101      	bne.n	8006efc <xQueueGenericSend+0x44>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e000      	b.n	8006efe <xQueueGenericSend+0x46>
 8006efc:	2300      	movs	r3, #0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10a      	bne.n	8006f18 <xQueueGenericSend+0x60>
	__asm volatile
 8006f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f06:	f383 8811 	msr	BASEPRI, r3
 8006f0a:	f3bf 8f6f 	isb	sy
 8006f0e:	f3bf 8f4f 	dsb	sy
 8006f12:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f14:	bf00      	nop
 8006f16:	e7fe      	b.n	8006f16 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d103      	bne.n	8006f26 <xQueueGenericSend+0x6e>
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d101      	bne.n	8006f2a <xQueueGenericSend+0x72>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e000      	b.n	8006f2c <xQueueGenericSend+0x74>
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10a      	bne.n	8006f46 <xQueueGenericSend+0x8e>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	623b      	str	r3, [r7, #32]
}
 8006f42:	bf00      	nop
 8006f44:	e7fe      	b.n	8006f44 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f46:	f001 fae1 	bl	800850c <xTaskGetSchedulerState>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d102      	bne.n	8006f56 <xQueueGenericSend+0x9e>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <xQueueGenericSend+0xa2>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <xQueueGenericSend+0xa4>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d10a      	bne.n	8006f76 <xQueueGenericSend+0xbe>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	f383 8811 	msr	BASEPRI, r3
 8006f68:	f3bf 8f6f 	isb	sy
 8006f6c:	f3bf 8f4f 	dsb	sy
 8006f70:	61fb      	str	r3, [r7, #28]
}
 8006f72:	bf00      	nop
 8006f74:	e7fe      	b.n	8006f74 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f76:	f002 fa55 	bl	8009424 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d302      	bcc.n	8006f8c <xQueueGenericSend+0xd4>
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d129      	bne.n	8006fe0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	68b9      	ldr	r1, [r7, #8]
 8006f90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f92:	f000 fb2f 	bl	80075f4 <prvCopyDataToQueue>
 8006f96:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d010      	beq.n	8006fc2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa2:	3324      	adds	r3, #36	; 0x24
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f001 f8f3 	bl	8008190 <xTaskRemoveFromEventList>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d013      	beq.n	8006fd8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006fb0:	4b3f      	ldr	r3, [pc, #252]	; (80070b0 <xQueueGenericSend+0x1f8>)
 8006fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fb6:	601a      	str	r2, [r3, #0]
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	e00a      	b.n	8006fd8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d007      	beq.n	8006fd8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006fc8:	4b39      	ldr	r3, [pc, #228]	; (80070b0 <xQueueGenericSend+0x1f8>)
 8006fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006fd8:	f002 fa54 	bl	8009484 <vPortExitCritical>
				return pdPASS;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e063      	b.n	80070a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d103      	bne.n	8006fee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006fe6:	f002 fa4d 	bl	8009484 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006fea:	2300      	movs	r3, #0
 8006fec:	e05c      	b.n	80070a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d106      	bne.n	8007002 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ff4:	f107 0314 	add.w	r3, r7, #20
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f001 f92d 	bl	8008258 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ffe:	2301      	movs	r3, #1
 8007000:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007002:	f002 fa3f 	bl	8009484 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007006:	f000 fe9f 	bl	8007d48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800700a:	f002 fa0b 	bl	8009424 <vPortEnterCritical>
 800700e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007010:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007014:	b25b      	sxtb	r3, r3
 8007016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800701a:	d103      	bne.n	8007024 <xQueueGenericSend+0x16c>
 800701c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007026:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800702a:	b25b      	sxtb	r3, r3
 800702c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007030:	d103      	bne.n	800703a <xQueueGenericSend+0x182>
 8007032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800703a:	f002 fa23 	bl	8009484 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800703e:	1d3a      	adds	r2, r7, #4
 8007040:	f107 0314 	add.w	r3, r7, #20
 8007044:	4611      	mov	r1, r2
 8007046:	4618      	mov	r0, r3
 8007048:	f001 f91c 	bl	8008284 <xTaskCheckForTimeOut>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d124      	bne.n	800709c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007052:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007054:	f000 fbc6 	bl	80077e4 <prvIsQueueFull>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d018      	beq.n	8007090 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800705e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007060:	3310      	adds	r3, #16
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	4611      	mov	r1, r2
 8007066:	4618      	mov	r0, r3
 8007068:	f001 f842 	bl	80080f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800706c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800706e:	f000 fb51 	bl	8007714 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007072:	f000 fe77 	bl	8007d64 <xTaskResumeAll>
 8007076:	4603      	mov	r3, r0
 8007078:	2b00      	cmp	r3, #0
 800707a:	f47f af7c 	bne.w	8006f76 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800707e:	4b0c      	ldr	r3, [pc, #48]	; (80070b0 <xQueueGenericSend+0x1f8>)
 8007080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007084:	601a      	str	r2, [r3, #0]
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	f3bf 8f6f 	isb	sy
 800708e:	e772      	b.n	8006f76 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007090:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007092:	f000 fb3f 	bl	8007714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007096:	f000 fe65 	bl	8007d64 <xTaskResumeAll>
 800709a:	e76c      	b.n	8006f76 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800709c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800709e:	f000 fb39 	bl	8007714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070a2:	f000 fe5f 	bl	8007d64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80070a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3738      	adds	r7, #56	; 0x38
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}
 80070b0:	e000ed04 	.word	0xe000ed04

080070b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b090      	sub	sp, #64	; 0x40
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
 80070c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80070c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d10a      	bne.n	80070e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80070cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d0:	f383 8811 	msr	BASEPRI, r3
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80070de:	bf00      	nop
 80070e0:	e7fe      	b.n	80070e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d103      	bne.n	80070f0 <xQueueGenericSendFromISR+0x3c>
 80070e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d101      	bne.n	80070f4 <xQueueGenericSendFromISR+0x40>
 80070f0:	2301      	movs	r3, #1
 80070f2:	e000      	b.n	80070f6 <xQueueGenericSendFromISR+0x42>
 80070f4:	2300      	movs	r3, #0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d10a      	bne.n	8007110 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80070fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fe:	f383 8811 	msr	BASEPRI, r3
 8007102:	f3bf 8f6f 	isb	sy
 8007106:	f3bf 8f4f 	dsb	sy
 800710a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800710c:	bf00      	nop
 800710e:	e7fe      	b.n	800710e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	2b02      	cmp	r3, #2
 8007114:	d103      	bne.n	800711e <xQueueGenericSendFromISR+0x6a>
 8007116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800711a:	2b01      	cmp	r3, #1
 800711c:	d101      	bne.n	8007122 <xQueueGenericSendFromISR+0x6e>
 800711e:	2301      	movs	r3, #1
 8007120:	e000      	b.n	8007124 <xQueueGenericSendFromISR+0x70>
 8007122:	2300      	movs	r3, #0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	623b      	str	r3, [r7, #32]
}
 800713a:	bf00      	nop
 800713c:	e7fe      	b.n	800713c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800713e:	f002 fa53 	bl	80095e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007142:	f3ef 8211 	mrs	r2, BASEPRI
 8007146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	61fa      	str	r2, [r7, #28]
 8007158:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800715a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800715c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800715e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007160:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007166:	429a      	cmp	r2, r3
 8007168:	d302      	bcc.n	8007170 <xQueueGenericSendFromISR+0xbc>
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b02      	cmp	r3, #2
 800716e:	d12f      	bne.n	80071d0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007172:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007176:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800717a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800717c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	68b9      	ldr	r1, [r7, #8]
 8007184:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007186:	f000 fa35 	bl	80075f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800718a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800718e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007192:	d112      	bne.n	80071ba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	d016      	beq.n	80071ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800719c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800719e:	3324      	adds	r3, #36	; 0x24
 80071a0:	4618      	mov	r0, r3
 80071a2:	f000 fff5 	bl	8008190 <xTaskRemoveFromEventList>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00e      	beq.n	80071ca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00b      	beq.n	80071ca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2201      	movs	r2, #1
 80071b6:	601a      	str	r2, [r3, #0]
 80071b8:	e007      	b.n	80071ca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80071ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80071be:	3301      	adds	r3, #1
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	b25a      	sxtb	r2, r3
 80071c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80071ca:	2301      	movs	r3, #1
 80071cc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80071ce:	e001      	b.n	80071d4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071d6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80071de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80071e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3740      	adds	r7, #64	; 0x40
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
	...

080071ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b08c      	sub	sp, #48	; 0x30
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80071f8:	2300      	movs	r3, #0
 80071fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10a      	bne.n	800721c <xQueueReceive+0x30>
	__asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	623b      	str	r3, [r7, #32]
}
 8007218:	bf00      	nop
 800721a:	e7fe      	b.n	800721a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d103      	bne.n	800722a <xQueueReceive+0x3e>
 8007222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <xQueueReceive+0x42>
 800722a:	2301      	movs	r3, #1
 800722c:	e000      	b.n	8007230 <xQueueReceive+0x44>
 800722e:	2300      	movs	r3, #0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10a      	bne.n	800724a <xQueueReceive+0x5e>
	__asm volatile
 8007234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007238:	f383 8811 	msr	BASEPRI, r3
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	61fb      	str	r3, [r7, #28]
}
 8007246:	bf00      	nop
 8007248:	e7fe      	b.n	8007248 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800724a:	f001 f95f 	bl	800850c <xTaskGetSchedulerState>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d102      	bne.n	800725a <xQueueReceive+0x6e>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <xQueueReceive+0x72>
 800725a:	2301      	movs	r3, #1
 800725c:	e000      	b.n	8007260 <xQueueReceive+0x74>
 800725e:	2300      	movs	r3, #0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d10a      	bne.n	800727a <xQueueReceive+0x8e>
	__asm volatile
 8007264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	61bb      	str	r3, [r7, #24]
}
 8007276:	bf00      	nop
 8007278:	e7fe      	b.n	8007278 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800727a:	f002 f8d3 	bl	8009424 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800727e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007282:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007286:	2b00      	cmp	r3, #0
 8007288:	d01f      	beq.n	80072ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800728a:	68b9      	ldr	r1, [r7, #8]
 800728c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800728e:	f000 fa1b 	bl	80076c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007294:	1e5a      	subs	r2, r3, #1
 8007296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007298:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800729a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00f      	beq.n	80072c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a4:	3310      	adds	r3, #16
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 ff72 	bl	8008190 <xTaskRemoveFromEventList>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d007      	beq.n	80072c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80072b2:	4b3d      	ldr	r3, [pc, #244]	; (80073a8 <xQueueReceive+0x1bc>)
 80072b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072b8:	601a      	str	r2, [r3, #0]
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80072c2:	f002 f8df 	bl	8009484 <vPortExitCritical>
				return pdPASS;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e069      	b.n	800739e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d103      	bne.n	80072d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80072d0:	f002 f8d8 	bl	8009484 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80072d4:	2300      	movs	r3, #0
 80072d6:	e062      	b.n	800739e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d106      	bne.n	80072ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072de:	f107 0310 	add.w	r3, r7, #16
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 ffb8 	bl	8008258 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072e8:	2301      	movs	r3, #1
 80072ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072ec:	f002 f8ca 	bl	8009484 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072f0:	f000 fd2a 	bl	8007d48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072f4:	f002 f896 	bl	8009424 <vPortEnterCritical>
 80072f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072fe:	b25b      	sxtb	r3, r3
 8007300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007304:	d103      	bne.n	800730e <xQueueReceive+0x122>
 8007306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007308:	2200      	movs	r2, #0
 800730a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800730e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007310:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007314:	b25b      	sxtb	r3, r3
 8007316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731a:	d103      	bne.n	8007324 <xQueueReceive+0x138>
 800731c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007324:	f002 f8ae 	bl	8009484 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007328:	1d3a      	adds	r2, r7, #4
 800732a:	f107 0310 	add.w	r3, r7, #16
 800732e:	4611      	mov	r1, r2
 8007330:	4618      	mov	r0, r3
 8007332:	f000 ffa7 	bl	8008284 <xTaskCheckForTimeOut>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d123      	bne.n	8007384 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800733c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800733e:	f000 fa3b 	bl	80077b8 <prvIsQueueEmpty>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d017      	beq.n	8007378 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734a:	3324      	adds	r3, #36	; 0x24
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	4611      	mov	r1, r2
 8007350:	4618      	mov	r0, r3
 8007352:	f000 fecd 	bl	80080f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007356:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007358:	f000 f9dc 	bl	8007714 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800735c:	f000 fd02 	bl	8007d64 <xTaskResumeAll>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d189      	bne.n	800727a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007366:	4b10      	ldr	r3, [pc, #64]	; (80073a8 <xQueueReceive+0x1bc>)
 8007368:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800736c:	601a      	str	r2, [r3, #0]
 800736e:	f3bf 8f4f 	dsb	sy
 8007372:	f3bf 8f6f 	isb	sy
 8007376:	e780      	b.n	800727a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007378:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800737a:	f000 f9cb 	bl	8007714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800737e:	f000 fcf1 	bl	8007d64 <xTaskResumeAll>
 8007382:	e77a      	b.n	800727a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007384:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007386:	f000 f9c5 	bl	8007714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800738a:	f000 fceb 	bl	8007d64 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800738e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007390:	f000 fa12 	bl	80077b8 <prvIsQueueEmpty>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	f43f af6f 	beq.w	800727a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800739c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3730      	adds	r7, #48	; 0x30
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	e000ed04 	.word	0xe000ed04

080073ac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b08e      	sub	sp, #56	; 0x38
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80073b6:	2300      	movs	r3, #0
 80073b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80073be:	2300      	movs	r3, #0
 80073c0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80073c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10a      	bne.n	80073de <xQueueSemaphoreTake+0x32>
	__asm volatile
 80073c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	623b      	str	r3, [r7, #32]
}
 80073da:	bf00      	nop
 80073dc:	e7fe      	b.n	80073dc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80073de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00a      	beq.n	80073fc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	61fb      	str	r3, [r7, #28]
}
 80073f8:	bf00      	nop
 80073fa:	e7fe      	b.n	80073fa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073fc:	f001 f886 	bl	800850c <xTaskGetSchedulerState>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <xQueueSemaphoreTake+0x60>
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <xQueueSemaphoreTake+0x64>
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <xQueueSemaphoreTake+0x66>
 8007410:	2300      	movs	r3, #0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10a      	bne.n	800742c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	61bb      	str	r3, [r7, #24]
}
 8007428:	bf00      	nop
 800742a:	e7fe      	b.n	800742a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800742c:	f001 fffa 	bl	8009424 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007434:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	2b00      	cmp	r3, #0
 800743a:	d024      	beq.n	8007486 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800743c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743e:	1e5a      	subs	r2, r3, #1
 8007440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007442:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d104      	bne.n	8007456 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800744c:	f001 f9d4 	bl	80087f8 <pvTaskIncrementMutexHeldCount>
 8007450:	4602      	mov	r2, r0
 8007452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007454:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00f      	beq.n	800747e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	3310      	adds	r3, #16
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fe94 	bl	8008190 <xTaskRemoveFromEventList>
 8007468:	4603      	mov	r3, r0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d007      	beq.n	800747e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800746e:	4b54      	ldr	r3, [pc, #336]	; (80075c0 <xQueueSemaphoreTake+0x214>)
 8007470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	f3bf 8f4f 	dsb	sy
 800747a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800747e:	f002 f801 	bl	8009484 <vPortExitCritical>
				return pdPASS;
 8007482:	2301      	movs	r3, #1
 8007484:	e097      	b.n	80075b6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d111      	bne.n	80074b0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00a      	beq.n	80074a8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	617b      	str	r3, [r7, #20]
}
 80074a4:	bf00      	nop
 80074a6:	e7fe      	b.n	80074a6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80074a8:	f001 ffec 	bl	8009484 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80074ac:	2300      	movs	r3, #0
 80074ae:	e082      	b.n	80075b6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d106      	bne.n	80074c4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074b6:	f107 030c 	add.w	r3, r7, #12
 80074ba:	4618      	mov	r0, r3
 80074bc:	f000 fecc 	bl	8008258 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074c0:	2301      	movs	r3, #1
 80074c2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074c4:	f001 ffde 	bl	8009484 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074c8:	f000 fc3e 	bl	8007d48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074cc:	f001 ffaa 	bl	8009424 <vPortEnterCritical>
 80074d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074d6:	b25b      	sxtb	r3, r3
 80074d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074dc:	d103      	bne.n	80074e6 <xQueueSemaphoreTake+0x13a>
 80074de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074ec:	b25b      	sxtb	r3, r3
 80074ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f2:	d103      	bne.n	80074fc <xQueueSemaphoreTake+0x150>
 80074f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074fc:	f001 ffc2 	bl	8009484 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007500:	463a      	mov	r2, r7
 8007502:	f107 030c 	add.w	r3, r7, #12
 8007506:	4611      	mov	r1, r2
 8007508:	4618      	mov	r0, r3
 800750a:	f000 febb 	bl	8008284 <xTaskCheckForTimeOut>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d132      	bne.n	800757a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007514:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007516:	f000 f94f 	bl	80077b8 <prvIsQueueEmpty>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d026      	beq.n	800756e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d109      	bne.n	800753c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007528:	f001 ff7c 	bl	8009424 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800752c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	4618      	mov	r0, r3
 8007532:	f001 f809 	bl	8008548 <xTaskPriorityInherit>
 8007536:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007538:	f001 ffa4 	bl	8009484 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800753c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800753e:	3324      	adds	r3, #36	; 0x24
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	4611      	mov	r1, r2
 8007544:	4618      	mov	r0, r3
 8007546:	f000 fdd3 	bl	80080f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800754a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800754c:	f000 f8e2 	bl	8007714 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007550:	f000 fc08 	bl	8007d64 <xTaskResumeAll>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	f47f af68 	bne.w	800742c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800755c:	4b18      	ldr	r3, [pc, #96]	; (80075c0 <xQueueSemaphoreTake+0x214>)
 800755e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	e75e      	b.n	800742c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800756e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007570:	f000 f8d0 	bl	8007714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007574:	f000 fbf6 	bl	8007d64 <xTaskResumeAll>
 8007578:	e758      	b.n	800742c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800757a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800757c:	f000 f8ca 	bl	8007714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007580:	f000 fbf0 	bl	8007d64 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007584:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007586:	f000 f917 	bl	80077b8 <prvIsQueueEmpty>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	f43f af4d 	beq.w	800742c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007594:	2b00      	cmp	r3, #0
 8007596:	d00d      	beq.n	80075b4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007598:	f001 ff44 	bl	8009424 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800759c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800759e:	f000 f811 	bl	80075c4 <prvGetDisinheritPriorityAfterTimeout>
 80075a2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80075a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80075aa:	4618      	mov	r0, r3
 80075ac:	f001 f8a2 	bl	80086f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80075b0:	f001 ff68 	bl	8009484 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3738      	adds	r7, #56	; 0x38
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	e000ed04 	.word	0xe000ed04

080075c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d006      	beq.n	80075e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80075de:	60fb      	str	r3, [r7, #12]
 80075e0:	e001      	b.n	80075e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80075e2:	2300      	movs	r3, #0
 80075e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80075e6:	68fb      	ldr	r3, [r7, #12]
	}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3714      	adds	r7, #20
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007600:	2300      	movs	r3, #0
 8007602:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007608:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760e:	2b00      	cmp	r3, #0
 8007610:	d10d      	bne.n	800762e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d14d      	bne.n	80076b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	4618      	mov	r0, r3
 8007620:	f000 fffa 	bl	8008618 <xTaskPriorityDisinherit>
 8007624:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	609a      	str	r2, [r3, #8]
 800762c:	e043      	b.n	80076b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d119      	bne.n	8007668 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6858      	ldr	r0, [r3, #4]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763c:	461a      	mov	r2, r3
 800763e:	68b9      	ldr	r1, [r7, #8]
 8007640:	f002 fa3a 	bl	8009ab8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800764c:	441a      	add	r2, r3
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	429a      	cmp	r2, r3
 800765c:	d32b      	bcc.n	80076b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	605a      	str	r2, [r3, #4]
 8007666:	e026      	b.n	80076b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	68d8      	ldr	r0, [r3, #12]
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007670:	461a      	mov	r2, r3
 8007672:	68b9      	ldr	r1, [r7, #8]
 8007674:	f002 fa20 	bl	8009ab8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007680:	425b      	negs	r3, r3
 8007682:	441a      	add	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	68da      	ldr	r2, [r3, #12]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	429a      	cmp	r2, r3
 8007692:	d207      	bcs.n	80076a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769c:	425b      	negs	r3, r3
 800769e:	441a      	add	r2, r3
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d105      	bne.n	80076b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d002      	beq.n	80076b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	3b01      	subs	r3, #1
 80076b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	1c5a      	adds	r2, r3, #1
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80076be:	697b      	ldr	r3, [r7, #20]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3718      	adds	r7, #24
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d018      	beq.n	800770c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	68da      	ldr	r2, [r3, #12]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	441a      	add	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	68da      	ldr	r2, [r3, #12]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d303      	bcc.n	80076fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	68d9      	ldr	r1, [r3, #12]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007704:	461a      	mov	r2, r3
 8007706:	6838      	ldr	r0, [r7, #0]
 8007708:	f002 f9d6 	bl	8009ab8 <memcpy>
	}
}
 800770c:	bf00      	nop
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800771c:	f001 fe82 	bl	8009424 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007726:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007728:	e011      	b.n	800774e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772e:	2b00      	cmp	r3, #0
 8007730:	d012      	beq.n	8007758 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	3324      	adds	r3, #36	; 0x24
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fd2a 	bl	8008190 <xTaskRemoveFromEventList>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d001      	beq.n	8007746 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007742:	f000 fe01 	bl	8008348 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007746:	7bfb      	ldrb	r3, [r7, #15]
 8007748:	3b01      	subs	r3, #1
 800774a:	b2db      	uxtb	r3, r3
 800774c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800774e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007752:	2b00      	cmp	r3, #0
 8007754:	dce9      	bgt.n	800772a <prvUnlockQueue+0x16>
 8007756:	e000      	b.n	800775a <prvUnlockQueue+0x46>
					break;
 8007758:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	22ff      	movs	r2, #255	; 0xff
 800775e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007762:	f001 fe8f 	bl	8009484 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007766:	f001 fe5d 	bl	8009424 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007770:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007772:	e011      	b.n	8007798 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	691b      	ldr	r3, [r3, #16]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d012      	beq.n	80077a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	3310      	adds	r3, #16
 8007780:	4618      	mov	r0, r3
 8007782:	f000 fd05 	bl	8008190 <xTaskRemoveFromEventList>
 8007786:	4603      	mov	r3, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	d001      	beq.n	8007790 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800778c:	f000 fddc 	bl	8008348 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007790:	7bbb      	ldrb	r3, [r7, #14]
 8007792:	3b01      	subs	r3, #1
 8007794:	b2db      	uxtb	r3, r3
 8007796:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800779c:	2b00      	cmp	r3, #0
 800779e:	dce9      	bgt.n	8007774 <prvUnlockQueue+0x60>
 80077a0:	e000      	b.n	80077a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80077a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	22ff      	movs	r2, #255	; 0xff
 80077a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80077ac:	f001 fe6a 	bl	8009484 <vPortExitCritical>
}
 80077b0:	bf00      	nop
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077c0:	f001 fe30 	bl	8009424 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d102      	bne.n	80077d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077cc:	2301      	movs	r3, #1
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	e001      	b.n	80077d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80077d2:	2300      	movs	r3, #0
 80077d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077d6:	f001 fe55 	bl	8009484 <vPortExitCritical>

	return xReturn;
 80077da:	68fb      	ldr	r3, [r7, #12]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3710      	adds	r7, #16
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}

080077e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077ec:	f001 fe1a 	bl	8009424 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d102      	bne.n	8007802 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80077fc:	2301      	movs	r3, #1
 80077fe:	60fb      	str	r3, [r7, #12]
 8007800:	e001      	b.n	8007806 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007806:	f001 fe3d 	bl	8009484 <vPortExitCritical>

	return xReturn;
 800780a:	68fb      	ldr	r3, [r7, #12]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800781e:	2300      	movs	r3, #0
 8007820:	60fb      	str	r3, [r7, #12]
 8007822:	e014      	b.n	800784e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007824:	4a0f      	ldr	r2, [pc, #60]	; (8007864 <vQueueAddToRegistry+0x50>)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10b      	bne.n	8007848 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007830:	490c      	ldr	r1, [pc, #48]	; (8007864 <vQueueAddToRegistry+0x50>)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800783a:	4a0a      	ldr	r2, [pc, #40]	; (8007864 <vQueueAddToRegistry+0x50>)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	00db      	lsls	r3, r3, #3
 8007840:	4413      	add	r3, r2
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007846:	e006      	b.n	8007856 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	3301      	adds	r3, #1
 800784c:	60fb      	str	r3, [r7, #12]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2b07      	cmp	r3, #7
 8007852:	d9e7      	bls.n	8007824 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007854:	bf00      	nop
 8007856:	bf00      	nop
 8007858:	3714      	adds	r7, #20
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop
 8007864:	20001b08 	.word	0x20001b08

08007868 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007878:	f001 fdd4 	bl	8009424 <vPortEnterCritical>
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007882:	b25b      	sxtb	r3, r3
 8007884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007888:	d103      	bne.n	8007892 <vQueueWaitForMessageRestricted+0x2a>
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007898:	b25b      	sxtb	r3, r3
 800789a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800789e:	d103      	bne.n	80078a8 <vQueueWaitForMessageRestricted+0x40>
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80078a8:	f001 fdec 	bl	8009484 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d106      	bne.n	80078c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	3324      	adds	r3, #36	; 0x24
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	68b9      	ldr	r1, [r7, #8]
 80078bc:	4618      	mov	r0, r3
 80078be:	f000 fc3b 	bl	8008138 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80078c2:	6978      	ldr	r0, [r7, #20]
 80078c4:	f7ff ff26 	bl	8007714 <prvUnlockQueue>
	}
 80078c8:	bf00      	nop
 80078ca:	3718      	adds	r7, #24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b08e      	sub	sp, #56	; 0x38
 80078d4:	af04      	add	r7, sp, #16
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	60b9      	str	r1, [r7, #8]
 80078da:	607a      	str	r2, [r7, #4]
 80078dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80078de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10a      	bne.n	80078fa <xTaskCreateStatic+0x2a>
	__asm volatile
 80078e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e8:	f383 8811 	msr	BASEPRI, r3
 80078ec:	f3bf 8f6f 	isb	sy
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	623b      	str	r3, [r7, #32]
}
 80078f6:	bf00      	nop
 80078f8:	e7fe      	b.n	80078f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80078fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10a      	bne.n	8007916 <xTaskCreateStatic+0x46>
	__asm volatile
 8007900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007904:	f383 8811 	msr	BASEPRI, r3
 8007908:	f3bf 8f6f 	isb	sy
 800790c:	f3bf 8f4f 	dsb	sy
 8007910:	61fb      	str	r3, [r7, #28]
}
 8007912:	bf00      	nop
 8007914:	e7fe      	b.n	8007914 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007916:	235c      	movs	r3, #92	; 0x5c
 8007918:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	2b5c      	cmp	r3, #92	; 0x5c
 800791e:	d00a      	beq.n	8007936 <xTaskCreateStatic+0x66>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	61bb      	str	r3, [r7, #24]
}
 8007932:	bf00      	nop
 8007934:	e7fe      	b.n	8007934 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007936:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793a:	2b00      	cmp	r3, #0
 800793c:	d01e      	beq.n	800797c <xTaskCreateStatic+0xac>
 800793e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007940:	2b00      	cmp	r3, #0
 8007942:	d01b      	beq.n	800797c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007946:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800794c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800794e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007950:	2202      	movs	r2, #2
 8007952:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007956:	2300      	movs	r3, #0
 8007958:	9303      	str	r3, [sp, #12]
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	9302      	str	r3, [sp, #8]
 800795e:	f107 0314 	add.w	r3, r7, #20
 8007962:	9301      	str	r3, [sp, #4]
 8007964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	68b9      	ldr	r1, [r7, #8]
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f000 f850 	bl	8007a14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007976:	f000 f8dd 	bl	8007b34 <prvAddNewTaskToReadyList>
 800797a:	e001      	b.n	8007980 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800797c:	2300      	movs	r3, #0
 800797e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007980:	697b      	ldr	r3, [r7, #20]
	}
 8007982:	4618      	mov	r0, r3
 8007984:	3728      	adds	r7, #40	; 0x28
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800798a:	b580      	push	{r7, lr}
 800798c:	b08c      	sub	sp, #48	; 0x30
 800798e:	af04      	add	r7, sp, #16
 8007990:	60f8      	str	r0, [r7, #12]
 8007992:	60b9      	str	r1, [r7, #8]
 8007994:	603b      	str	r3, [r7, #0]
 8007996:	4613      	mov	r3, r2
 8007998:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800799a:	88fb      	ldrh	r3, [r7, #6]
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4618      	mov	r0, r3
 80079a0:	f001 fe62 	bl	8009668 <pvPortMalloc>
 80079a4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00e      	beq.n	80079ca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079ac:	205c      	movs	r0, #92	; 0x5c
 80079ae:	f001 fe5b 	bl	8009668 <pvPortMalloc>
 80079b2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d003      	beq.n	80079c2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	697a      	ldr	r2, [r7, #20]
 80079be:	631a      	str	r2, [r3, #48]	; 0x30
 80079c0:	e005      	b.n	80079ce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80079c2:	6978      	ldr	r0, [r7, #20]
 80079c4:	f001 ff1c 	bl	8009800 <vPortFree>
 80079c8:	e001      	b.n	80079ce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d017      	beq.n	8007a04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80079dc:	88fa      	ldrh	r2, [r7, #6]
 80079de:	2300      	movs	r3, #0
 80079e0:	9303      	str	r3, [sp, #12]
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	9302      	str	r3, [sp, #8]
 80079e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079e8:	9301      	str	r3, [sp, #4]
 80079ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	68b9      	ldr	r1, [r7, #8]
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 f80e 	bl	8007a14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079f8:	69f8      	ldr	r0, [r7, #28]
 80079fa:	f000 f89b 	bl	8007b34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80079fe:	2301      	movs	r3, #1
 8007a00:	61bb      	str	r3, [r7, #24]
 8007a02:	e002      	b.n	8007a0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a04:	f04f 33ff 	mov.w	r3, #4294967295
 8007a08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a0a:	69bb      	ldr	r3, [r7, #24]
	}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3720      	adds	r7, #32
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b088      	sub	sp, #32
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	60b9      	str	r1, [r7, #8]
 8007a1e:	607a      	str	r2, [r7, #4]
 8007a20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	21a5      	movs	r1, #165	; 0xa5
 8007a2e:	f002 f851 	bl	8009ad4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4413      	add	r3, r2
 8007a42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	f023 0307 	bic.w	r3, r3, #7
 8007a4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	f003 0307 	and.w	r3, r3, #7
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5a:	f383 8811 	msr	BASEPRI, r3
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f3bf 8f4f 	dsb	sy
 8007a66:	617b      	str	r3, [r7, #20]
}
 8007a68:	bf00      	nop
 8007a6a:	e7fe      	b.n	8007a6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d01f      	beq.n	8007ab2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a72:	2300      	movs	r3, #0
 8007a74:	61fb      	str	r3, [r7, #28]
 8007a76:	e012      	b.n	8007a9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	7819      	ldrb	r1, [r3, #0]
 8007a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a82:	69fb      	ldr	r3, [r7, #28]
 8007a84:	4413      	add	r3, r2
 8007a86:	3334      	adds	r3, #52	; 0x34
 8007a88:	460a      	mov	r2, r1
 8007a8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	4413      	add	r3, r2
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d006      	beq.n	8007aa6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	61fb      	str	r3, [r7, #28]
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	2b0f      	cmp	r3, #15
 8007aa2:	d9e9      	bls.n	8007a78 <prvInitialiseNewTask+0x64>
 8007aa4:	e000      	b.n	8007aa8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007aa6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ab0:	e003      	b.n	8007aba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007abc:	2b37      	cmp	r3, #55	; 0x37
 8007abe:	d901      	bls.n	8007ac4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ac0:	2337      	movs	r3, #55	; 0x37
 8007ac2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ac6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ac8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007acc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ace:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad8:	3304      	adds	r3, #4
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7fe ffe8 	bl	8006ab0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ae2:	3318      	adds	r3, #24
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7fe ffe3 	bl	8006ab0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007aee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007af8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007afc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007afe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b02:	2200      	movs	r2, #0
 8007b04:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	68f9      	ldr	r1, [r7, #12]
 8007b12:	69b8      	ldr	r0, [r7, #24]
 8007b14:	f001 fb5c 	bl	80091d0 <pxPortInitialiseStack>
 8007b18:	4602      	mov	r2, r0
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b2a:	bf00      	nop
 8007b2c:	3720      	adds	r7, #32
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
	...

08007b34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b3c:	f001 fc72 	bl	8009424 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b40:	4b2d      	ldr	r3, [pc, #180]	; (8007bf8 <prvAddNewTaskToReadyList+0xc4>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3301      	adds	r3, #1
 8007b46:	4a2c      	ldr	r2, [pc, #176]	; (8007bf8 <prvAddNewTaskToReadyList+0xc4>)
 8007b48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b4a:	4b2c      	ldr	r3, [pc, #176]	; (8007bfc <prvAddNewTaskToReadyList+0xc8>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d109      	bne.n	8007b66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b52:	4a2a      	ldr	r2, [pc, #168]	; (8007bfc <prvAddNewTaskToReadyList+0xc8>)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b58:	4b27      	ldr	r3, [pc, #156]	; (8007bf8 <prvAddNewTaskToReadyList+0xc4>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d110      	bne.n	8007b82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007b60:	f000 fc16 	bl	8008390 <prvInitialiseTaskLists>
 8007b64:	e00d      	b.n	8007b82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007b66:	4b26      	ldr	r3, [pc, #152]	; (8007c00 <prvAddNewTaskToReadyList+0xcc>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d109      	bne.n	8007b82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007b6e:	4b23      	ldr	r3, [pc, #140]	; (8007bfc <prvAddNewTaskToReadyList+0xc8>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d802      	bhi.n	8007b82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007b7c:	4a1f      	ldr	r2, [pc, #124]	; (8007bfc <prvAddNewTaskToReadyList+0xc8>)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007b82:	4b20      	ldr	r3, [pc, #128]	; (8007c04 <prvAddNewTaskToReadyList+0xd0>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	3301      	adds	r3, #1
 8007b88:	4a1e      	ldr	r2, [pc, #120]	; (8007c04 <prvAddNewTaskToReadyList+0xd0>)
 8007b8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007b8c:	4b1d      	ldr	r3, [pc, #116]	; (8007c04 <prvAddNewTaskToReadyList+0xd0>)
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b98:	4b1b      	ldr	r3, [pc, #108]	; (8007c08 <prvAddNewTaskToReadyList+0xd4>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	d903      	bls.n	8007ba8 <prvAddNewTaskToReadyList+0x74>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba4:	4a18      	ldr	r2, [pc, #96]	; (8007c08 <prvAddNewTaskToReadyList+0xd4>)
 8007ba6:	6013      	str	r3, [r2, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bac:	4613      	mov	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	4413      	add	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4a15      	ldr	r2, [pc, #84]	; (8007c0c <prvAddNewTaskToReadyList+0xd8>)
 8007bb6:	441a      	add	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	3304      	adds	r3, #4
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4610      	mov	r0, r2
 8007bc0:	f7fe ff83 	bl	8006aca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007bc4:	f001 fc5e 	bl	8009484 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007bc8:	4b0d      	ldr	r3, [pc, #52]	; (8007c00 <prvAddNewTaskToReadyList+0xcc>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d00e      	beq.n	8007bee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <prvAddNewTaskToReadyList+0xc8>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d207      	bcs.n	8007bee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007bde:	4b0c      	ldr	r3, [pc, #48]	; (8007c10 <prvAddNewTaskToReadyList+0xdc>)
 8007be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007be4:	601a      	str	r2, [r3, #0]
 8007be6:	f3bf 8f4f 	dsb	sy
 8007bea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bee:	bf00      	nop
 8007bf0:	3708      	adds	r7, #8
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	20000bec 	.word	0x20000bec
 8007bfc:	20000718 	.word	0x20000718
 8007c00:	20000bf8 	.word	0x20000bf8
 8007c04:	20000c08 	.word	0x20000c08
 8007c08:	20000bf4 	.word	0x20000bf4
 8007c0c:	2000071c 	.word	0x2000071c
 8007c10:	e000ed04 	.word	0xe000ed04

08007c14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b084      	sub	sp, #16
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d017      	beq.n	8007c56 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c26:	4b13      	ldr	r3, [pc, #76]	; (8007c74 <vTaskDelay+0x60>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00a      	beq.n	8007c44 <vTaskDelay+0x30>
	__asm volatile
 8007c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c32:	f383 8811 	msr	BASEPRI, r3
 8007c36:	f3bf 8f6f 	isb	sy
 8007c3a:	f3bf 8f4f 	dsb	sy
 8007c3e:	60bb      	str	r3, [r7, #8]
}
 8007c40:	bf00      	nop
 8007c42:	e7fe      	b.n	8007c42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c44:	f000 f880 	bl	8007d48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c48:	2100      	movs	r1, #0
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 fec2 	bl	80089d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007c50:	f000 f888 	bl	8007d64 <xTaskResumeAll>
 8007c54:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d107      	bne.n	8007c6c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007c5c:	4b06      	ldr	r3, [pc, #24]	; (8007c78 <vTaskDelay+0x64>)
 8007c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c6c:	bf00      	nop
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}
 8007c74:	20000c14 	.word	0x20000c14
 8007c78:	e000ed04 	.word	0xe000ed04

08007c7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b08a      	sub	sp, #40	; 0x28
 8007c80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c82:	2300      	movs	r3, #0
 8007c84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c86:	2300      	movs	r3, #0
 8007c88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c8a:	463a      	mov	r2, r7
 8007c8c:	1d39      	adds	r1, r7, #4
 8007c8e:	f107 0308 	add.w	r3, r7, #8
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fe feb8 	bl	8006a08 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c98:	6839      	ldr	r1, [r7, #0]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	9202      	str	r2, [sp, #8]
 8007ca0:	9301      	str	r3, [sp, #4]
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	9300      	str	r3, [sp, #0]
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	460a      	mov	r2, r1
 8007caa:	4921      	ldr	r1, [pc, #132]	; (8007d30 <vTaskStartScheduler+0xb4>)
 8007cac:	4821      	ldr	r0, [pc, #132]	; (8007d34 <vTaskStartScheduler+0xb8>)
 8007cae:	f7ff fe0f 	bl	80078d0 <xTaskCreateStatic>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	4a20      	ldr	r2, [pc, #128]	; (8007d38 <vTaskStartScheduler+0xbc>)
 8007cb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007cb8:	4b1f      	ldr	r3, [pc, #124]	; (8007d38 <vTaskStartScheduler+0xbc>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d002      	beq.n	8007cc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	617b      	str	r3, [r7, #20]
 8007cc4:	e001      	b.n	8007cca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d102      	bne.n	8007cd6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007cd0:	f000 fed4 	bl	8008a7c <xTimerCreateTimerTask>
 8007cd4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d116      	bne.n	8007d0a <vTaskStartScheduler+0x8e>
	__asm volatile
 8007cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	613b      	str	r3, [r7, #16]
}
 8007cee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007cf0:	4b12      	ldr	r3, [pc, #72]	; (8007d3c <vTaskStartScheduler+0xc0>)
 8007cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cf8:	4b11      	ldr	r3, [pc, #68]	; (8007d40 <vTaskStartScheduler+0xc4>)
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007cfe:	4b11      	ldr	r3, [pc, #68]	; (8007d44 <vTaskStartScheduler+0xc8>)
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d04:	f001 faec 	bl	80092e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d08:	e00e      	b.n	8007d28 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d10:	d10a      	bne.n	8007d28 <vTaskStartScheduler+0xac>
	__asm volatile
 8007d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d16:	f383 8811 	msr	BASEPRI, r3
 8007d1a:	f3bf 8f6f 	isb	sy
 8007d1e:	f3bf 8f4f 	dsb	sy
 8007d22:	60fb      	str	r3, [r7, #12]
}
 8007d24:	bf00      	nop
 8007d26:	e7fe      	b.n	8007d26 <vTaskStartScheduler+0xaa>
}
 8007d28:	bf00      	nop
 8007d2a:	3718      	adds	r7, #24
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	08009c38 	.word	0x08009c38
 8007d34:	08008361 	.word	0x08008361
 8007d38:	20000c10 	.word	0x20000c10
 8007d3c:	20000c0c 	.word	0x20000c0c
 8007d40:	20000bf8 	.word	0x20000bf8
 8007d44:	20000bf0 	.word	0x20000bf0

08007d48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d48:	b480      	push	{r7}
 8007d4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d4c:	4b04      	ldr	r3, [pc, #16]	; (8007d60 <vTaskSuspendAll+0x18>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	3301      	adds	r3, #1
 8007d52:	4a03      	ldr	r2, [pc, #12]	; (8007d60 <vTaskSuspendAll+0x18>)
 8007d54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007d56:	bf00      	nop
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr
 8007d60:	20000c14 	.word	0x20000c14

08007d64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d72:	4b42      	ldr	r3, [pc, #264]	; (8007e7c <xTaskResumeAll+0x118>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10a      	bne.n	8007d90 <xTaskResumeAll+0x2c>
	__asm volatile
 8007d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7e:	f383 8811 	msr	BASEPRI, r3
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	603b      	str	r3, [r7, #0]
}
 8007d8c:	bf00      	nop
 8007d8e:	e7fe      	b.n	8007d8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d90:	f001 fb48 	bl	8009424 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d94:	4b39      	ldr	r3, [pc, #228]	; (8007e7c <xTaskResumeAll+0x118>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	4a38      	ldr	r2, [pc, #224]	; (8007e7c <xTaskResumeAll+0x118>)
 8007d9c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d9e:	4b37      	ldr	r3, [pc, #220]	; (8007e7c <xTaskResumeAll+0x118>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d162      	bne.n	8007e6c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007da6:	4b36      	ldr	r3, [pc, #216]	; (8007e80 <xTaskResumeAll+0x11c>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d05e      	beq.n	8007e6c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dae:	e02f      	b.n	8007e10 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007db0:	4b34      	ldr	r3, [pc, #208]	; (8007e84 <xTaskResumeAll+0x120>)
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	3318      	adds	r3, #24
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f7fe fee1 	bl	8006b84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	3304      	adds	r3, #4
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7fe fedc 	bl	8006b84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dd0:	4b2d      	ldr	r3, [pc, #180]	; (8007e88 <xTaskResumeAll+0x124>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d903      	bls.n	8007de0 <xTaskResumeAll+0x7c>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ddc:	4a2a      	ldr	r2, [pc, #168]	; (8007e88 <xTaskResumeAll+0x124>)
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007de4:	4613      	mov	r3, r2
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	4413      	add	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4a27      	ldr	r2, [pc, #156]	; (8007e8c <xTaskResumeAll+0x128>)
 8007dee:	441a      	add	r2, r3
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3304      	adds	r3, #4
 8007df4:	4619      	mov	r1, r3
 8007df6:	4610      	mov	r0, r2
 8007df8:	f7fe fe67 	bl	8006aca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e00:	4b23      	ldr	r3, [pc, #140]	; (8007e90 <xTaskResumeAll+0x12c>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e06:	429a      	cmp	r2, r3
 8007e08:	d302      	bcc.n	8007e10 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007e0a:	4b22      	ldr	r3, [pc, #136]	; (8007e94 <xTaskResumeAll+0x130>)
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e10:	4b1c      	ldr	r3, [pc, #112]	; (8007e84 <xTaskResumeAll+0x120>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1cb      	bne.n	8007db0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d001      	beq.n	8007e22 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e1e:	f000 fb55 	bl	80084cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e22:	4b1d      	ldr	r3, [pc, #116]	; (8007e98 <xTaskResumeAll+0x134>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d010      	beq.n	8007e50 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e2e:	f000 f847 	bl	8007ec0 <xTaskIncrementTick>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007e38:	4b16      	ldr	r3, [pc, #88]	; (8007e94 <xTaskResumeAll+0x130>)
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1f1      	bne.n	8007e2e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007e4a:	4b13      	ldr	r3, [pc, #76]	; (8007e98 <xTaskResumeAll+0x134>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e50:	4b10      	ldr	r3, [pc, #64]	; (8007e94 <xTaskResumeAll+0x130>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d009      	beq.n	8007e6c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e5c:	4b0f      	ldr	r3, [pc, #60]	; (8007e9c <xTaskResumeAll+0x138>)
 8007e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e6c:	f001 fb0a 	bl	8009484 <vPortExitCritical>

	return xAlreadyYielded;
 8007e70:	68bb      	ldr	r3, [r7, #8]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	20000c14 	.word	0x20000c14
 8007e80:	20000bec 	.word	0x20000bec
 8007e84:	20000bac 	.word	0x20000bac
 8007e88:	20000bf4 	.word	0x20000bf4
 8007e8c:	2000071c 	.word	0x2000071c
 8007e90:	20000718 	.word	0x20000718
 8007e94:	20000c00 	.word	0x20000c00
 8007e98:	20000bfc 	.word	0x20000bfc
 8007e9c:	e000ed04 	.word	0xe000ed04

08007ea0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007ea6:	4b05      	ldr	r3, [pc, #20]	; (8007ebc <xTaskGetTickCount+0x1c>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007eac:	687b      	ldr	r3, [r7, #4]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	370c      	adds	r7, #12
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
 8007eba:	bf00      	nop
 8007ebc:	20000bf0 	.word	0x20000bf0

08007ec0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007eca:	4b4f      	ldr	r3, [pc, #316]	; (8008008 <xTaskIncrementTick+0x148>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f040 808f 	bne.w	8007ff2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ed4:	4b4d      	ldr	r3, [pc, #308]	; (800800c <xTaskIncrementTick+0x14c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007edc:	4a4b      	ldr	r2, [pc, #300]	; (800800c <xTaskIncrementTick+0x14c>)
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d120      	bne.n	8007f2a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ee8:	4b49      	ldr	r3, [pc, #292]	; (8008010 <xTaskIncrementTick+0x150>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d00a      	beq.n	8007f08 <xTaskIncrementTick+0x48>
	__asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	603b      	str	r3, [r7, #0]
}
 8007f04:	bf00      	nop
 8007f06:	e7fe      	b.n	8007f06 <xTaskIncrementTick+0x46>
 8007f08:	4b41      	ldr	r3, [pc, #260]	; (8008010 <xTaskIncrementTick+0x150>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	4b41      	ldr	r3, [pc, #260]	; (8008014 <xTaskIncrementTick+0x154>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a3f      	ldr	r2, [pc, #252]	; (8008010 <xTaskIncrementTick+0x150>)
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	4a3f      	ldr	r2, [pc, #252]	; (8008014 <xTaskIncrementTick+0x154>)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6013      	str	r3, [r2, #0]
 8007f1c:	4b3e      	ldr	r3, [pc, #248]	; (8008018 <xTaskIncrementTick+0x158>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	3301      	adds	r3, #1
 8007f22:	4a3d      	ldr	r2, [pc, #244]	; (8008018 <xTaskIncrementTick+0x158>)
 8007f24:	6013      	str	r3, [r2, #0]
 8007f26:	f000 fad1 	bl	80084cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f2a:	4b3c      	ldr	r3, [pc, #240]	; (800801c <xTaskIncrementTick+0x15c>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	693a      	ldr	r2, [r7, #16]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d349      	bcc.n	8007fc8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f34:	4b36      	ldr	r3, [pc, #216]	; (8008010 <xTaskIncrementTick+0x150>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d104      	bne.n	8007f48 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f3e:	4b37      	ldr	r3, [pc, #220]	; (800801c <xTaskIncrementTick+0x15c>)
 8007f40:	f04f 32ff 	mov.w	r2, #4294967295
 8007f44:	601a      	str	r2, [r3, #0]
					break;
 8007f46:	e03f      	b.n	8007fc8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f48:	4b31      	ldr	r3, [pc, #196]	; (8008010 <xTaskIncrementTick+0x150>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d203      	bcs.n	8007f68 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f60:	4a2e      	ldr	r2, [pc, #184]	; (800801c <xTaskIncrementTick+0x15c>)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f66:	e02f      	b.n	8007fc8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	3304      	adds	r3, #4
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7fe fe09 	bl	8006b84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d004      	beq.n	8007f84 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	3318      	adds	r3, #24
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fe fe00 	bl	8006b84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f88:	4b25      	ldr	r3, [pc, #148]	; (8008020 <xTaskIncrementTick+0x160>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d903      	bls.n	8007f98 <xTaskIncrementTick+0xd8>
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f94:	4a22      	ldr	r2, [pc, #136]	; (8008020 <xTaskIncrementTick+0x160>)
 8007f96:	6013      	str	r3, [r2, #0]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f9c:	4613      	mov	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4413      	add	r3, r2
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4a1f      	ldr	r2, [pc, #124]	; (8008024 <xTaskIncrementTick+0x164>)
 8007fa6:	441a      	add	r2, r3
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	3304      	adds	r3, #4
 8007fac:	4619      	mov	r1, r3
 8007fae:	4610      	mov	r0, r2
 8007fb0:	f7fe fd8b 	bl	8006aca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fb8:	4b1b      	ldr	r3, [pc, #108]	; (8008028 <xTaskIncrementTick+0x168>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d3b8      	bcc.n	8007f34 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fc6:	e7b5      	b.n	8007f34 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007fc8:	4b17      	ldr	r3, [pc, #92]	; (8008028 <xTaskIncrementTick+0x168>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fce:	4915      	ldr	r1, [pc, #84]	; (8008024 <xTaskIncrementTick+0x164>)
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	440b      	add	r3, r1
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d901      	bls.n	8007fe4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007fe4:	4b11      	ldr	r3, [pc, #68]	; (800802c <xTaskIncrementTick+0x16c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d007      	beq.n	8007ffc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007fec:	2301      	movs	r3, #1
 8007fee:	617b      	str	r3, [r7, #20]
 8007ff0:	e004      	b.n	8007ffc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007ff2:	4b0f      	ldr	r3, [pc, #60]	; (8008030 <xTaskIncrementTick+0x170>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	4a0d      	ldr	r2, [pc, #52]	; (8008030 <xTaskIncrementTick+0x170>)
 8007ffa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007ffc:	697b      	ldr	r3, [r7, #20]
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3718      	adds	r7, #24
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
 8008006:	bf00      	nop
 8008008:	20000c14 	.word	0x20000c14
 800800c:	20000bf0 	.word	0x20000bf0
 8008010:	20000ba4 	.word	0x20000ba4
 8008014:	20000ba8 	.word	0x20000ba8
 8008018:	20000c04 	.word	0x20000c04
 800801c:	20000c0c 	.word	0x20000c0c
 8008020:	20000bf4 	.word	0x20000bf4
 8008024:	2000071c 	.word	0x2000071c
 8008028:	20000718 	.word	0x20000718
 800802c:	20000c00 	.word	0x20000c00
 8008030:	20000bfc 	.word	0x20000bfc

08008034 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800803a:	4b28      	ldr	r3, [pc, #160]	; (80080dc <vTaskSwitchContext+0xa8>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d003      	beq.n	800804a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008042:	4b27      	ldr	r3, [pc, #156]	; (80080e0 <vTaskSwitchContext+0xac>)
 8008044:	2201      	movs	r2, #1
 8008046:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008048:	e041      	b.n	80080ce <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800804a:	4b25      	ldr	r3, [pc, #148]	; (80080e0 <vTaskSwitchContext+0xac>)
 800804c:	2200      	movs	r2, #0
 800804e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008050:	4b24      	ldr	r3, [pc, #144]	; (80080e4 <vTaskSwitchContext+0xb0>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	60fb      	str	r3, [r7, #12]
 8008056:	e010      	b.n	800807a <vTaskSwitchContext+0x46>
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10a      	bne.n	8008074 <vTaskSwitchContext+0x40>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	607b      	str	r3, [r7, #4]
}
 8008070:	bf00      	nop
 8008072:	e7fe      	b.n	8008072 <vTaskSwitchContext+0x3e>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3b01      	subs	r3, #1
 8008078:	60fb      	str	r3, [r7, #12]
 800807a:	491b      	ldr	r1, [pc, #108]	; (80080e8 <vTaskSwitchContext+0xb4>)
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	4613      	mov	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	4413      	add	r3, r2
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	440b      	add	r3, r1
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d0e4      	beq.n	8008058 <vTaskSwitchContext+0x24>
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	4a13      	ldr	r2, [pc, #76]	; (80080e8 <vTaskSwitchContext+0xb4>)
 800809a:	4413      	add	r3, r2
 800809c:	60bb      	str	r3, [r7, #8]
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	685a      	ldr	r2, [r3, #4]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	605a      	str	r2, [r3, #4]
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	685a      	ldr	r2, [r3, #4]
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	3308      	adds	r3, #8
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d104      	bne.n	80080be <vTaskSwitchContext+0x8a>
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	685a      	ldr	r2, [r3, #4]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	605a      	str	r2, [r3, #4]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	4a09      	ldr	r2, [pc, #36]	; (80080ec <vTaskSwitchContext+0xb8>)
 80080c6:	6013      	str	r3, [r2, #0]
 80080c8:	4a06      	ldr	r2, [pc, #24]	; (80080e4 <vTaskSwitchContext+0xb0>)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6013      	str	r3, [r2, #0]
}
 80080ce:	bf00      	nop
 80080d0:	3714      	adds	r7, #20
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	20000c14 	.word	0x20000c14
 80080e0:	20000c00 	.word	0x20000c00
 80080e4:	20000bf4 	.word	0x20000bf4
 80080e8:	2000071c 	.word	0x2000071c
 80080ec:	20000718 	.word	0x20000718

080080f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10a      	bne.n	8008116 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	60fb      	str	r3, [r7, #12]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008116:	4b07      	ldr	r3, [pc, #28]	; (8008134 <vTaskPlaceOnEventList+0x44>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3318      	adds	r3, #24
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fe fcf7 	bl	8006b12 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008124:	2101      	movs	r1, #1
 8008126:	6838      	ldr	r0, [r7, #0]
 8008128:	f000 fc54 	bl	80089d4 <prvAddCurrentTaskToDelayedList>
}
 800812c:	bf00      	nop
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	20000718 	.word	0x20000718

08008138 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008138:	b580      	push	{r7, lr}
 800813a:	b086      	sub	sp, #24
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d10a      	bne.n	8008160 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800814a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814e:	f383 8811 	msr	BASEPRI, r3
 8008152:	f3bf 8f6f 	isb	sy
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	617b      	str	r3, [r7, #20]
}
 800815c:	bf00      	nop
 800815e:	e7fe      	b.n	800815e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008160:	4b0a      	ldr	r3, [pc, #40]	; (800818c <vTaskPlaceOnEventListRestricted+0x54>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	3318      	adds	r3, #24
 8008166:	4619      	mov	r1, r3
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f7fe fcae 	bl	8006aca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d002      	beq.n	800817a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008174:	f04f 33ff 	mov.w	r3, #4294967295
 8008178:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	68b8      	ldr	r0, [r7, #8]
 800817e:	f000 fc29 	bl	80089d4 <prvAddCurrentTaskToDelayedList>
	}
 8008182:	bf00      	nop
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	20000718 	.word	0x20000718

08008190 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	68db      	ldr	r3, [r3, #12]
 800819e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d10a      	bne.n	80081bc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80081a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	60fb      	str	r3, [r7, #12]
}
 80081b8:	bf00      	nop
 80081ba:	e7fe      	b.n	80081ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	3318      	adds	r3, #24
 80081c0:	4618      	mov	r0, r3
 80081c2:	f7fe fcdf 	bl	8006b84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081c6:	4b1e      	ldr	r3, [pc, #120]	; (8008240 <xTaskRemoveFromEventList+0xb0>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d11d      	bne.n	800820a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	3304      	adds	r3, #4
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fe fcd6 	bl	8006b84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081dc:	4b19      	ldr	r3, [pc, #100]	; (8008244 <xTaskRemoveFromEventList+0xb4>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d903      	bls.n	80081ec <xTaskRemoveFromEventList+0x5c>
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	4a16      	ldr	r2, [pc, #88]	; (8008244 <xTaskRemoveFromEventList+0xb4>)
 80081ea:	6013      	str	r3, [r2, #0]
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081f0:	4613      	mov	r3, r2
 80081f2:	009b      	lsls	r3, r3, #2
 80081f4:	4413      	add	r3, r2
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4a13      	ldr	r2, [pc, #76]	; (8008248 <xTaskRemoveFromEventList+0xb8>)
 80081fa:	441a      	add	r2, r3
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	3304      	adds	r3, #4
 8008200:	4619      	mov	r1, r3
 8008202:	4610      	mov	r0, r2
 8008204:	f7fe fc61 	bl	8006aca <vListInsertEnd>
 8008208:	e005      	b.n	8008216 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	3318      	adds	r3, #24
 800820e:	4619      	mov	r1, r3
 8008210:	480e      	ldr	r0, [pc, #56]	; (800824c <xTaskRemoveFromEventList+0xbc>)
 8008212:	f7fe fc5a 	bl	8006aca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800821a:	4b0d      	ldr	r3, [pc, #52]	; (8008250 <xTaskRemoveFromEventList+0xc0>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008220:	429a      	cmp	r2, r3
 8008222:	d905      	bls.n	8008230 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008224:	2301      	movs	r3, #1
 8008226:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008228:	4b0a      	ldr	r3, [pc, #40]	; (8008254 <xTaskRemoveFromEventList+0xc4>)
 800822a:	2201      	movs	r2, #1
 800822c:	601a      	str	r2, [r3, #0]
 800822e:	e001      	b.n	8008234 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008230:	2300      	movs	r3, #0
 8008232:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008234:	697b      	ldr	r3, [r7, #20]
}
 8008236:	4618      	mov	r0, r3
 8008238:	3718      	adds	r7, #24
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	20000c14 	.word	0x20000c14
 8008244:	20000bf4 	.word	0x20000bf4
 8008248:	2000071c 	.word	0x2000071c
 800824c:	20000bac 	.word	0x20000bac
 8008250:	20000718 	.word	0x20000718
 8008254:	20000c00 	.word	0x20000c00

08008258 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008260:	4b06      	ldr	r3, [pc, #24]	; (800827c <vTaskInternalSetTimeOutState+0x24>)
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008268:	4b05      	ldr	r3, [pc, #20]	; (8008280 <vTaskInternalSetTimeOutState+0x28>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	605a      	str	r2, [r3, #4]
}
 8008270:	bf00      	nop
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr
 800827c:	20000c04 	.word	0x20000c04
 8008280:	20000bf0 	.word	0x20000bf0

08008284 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b088      	sub	sp, #32
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d10a      	bne.n	80082aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008298:	f383 8811 	msr	BASEPRI, r3
 800829c:	f3bf 8f6f 	isb	sy
 80082a0:	f3bf 8f4f 	dsb	sy
 80082a4:	613b      	str	r3, [r7, #16]
}
 80082a6:	bf00      	nop
 80082a8:	e7fe      	b.n	80082a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d10a      	bne.n	80082c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80082b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b4:	f383 8811 	msr	BASEPRI, r3
 80082b8:	f3bf 8f6f 	isb	sy
 80082bc:	f3bf 8f4f 	dsb	sy
 80082c0:	60fb      	str	r3, [r7, #12]
}
 80082c2:	bf00      	nop
 80082c4:	e7fe      	b.n	80082c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80082c6:	f001 f8ad 	bl	8009424 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80082ca:	4b1d      	ldr	r3, [pc, #116]	; (8008340 <xTaskCheckForTimeOut+0xbc>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	69ba      	ldr	r2, [r7, #24]
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e2:	d102      	bne.n	80082ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80082e4:	2300      	movs	r3, #0
 80082e6:	61fb      	str	r3, [r7, #28]
 80082e8:	e023      	b.n	8008332 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	4b15      	ldr	r3, [pc, #84]	; (8008344 <xTaskCheckForTimeOut+0xc0>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d007      	beq.n	8008306 <xTaskCheckForTimeOut+0x82>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	69ba      	ldr	r2, [r7, #24]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d302      	bcc.n	8008306 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008300:	2301      	movs	r3, #1
 8008302:	61fb      	str	r3, [r7, #28]
 8008304:	e015      	b.n	8008332 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	429a      	cmp	r2, r3
 800830e:	d20b      	bcs.n	8008328 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	1ad2      	subs	r2, r2, r3
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f7ff ff9b 	bl	8008258 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008322:	2300      	movs	r3, #0
 8008324:	61fb      	str	r3, [r7, #28]
 8008326:	e004      	b.n	8008332 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	2200      	movs	r2, #0
 800832c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800832e:	2301      	movs	r3, #1
 8008330:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008332:	f001 f8a7 	bl	8009484 <vPortExitCritical>

	return xReturn;
 8008336:	69fb      	ldr	r3, [r7, #28]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3720      	adds	r7, #32
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	20000bf0 	.word	0x20000bf0
 8008344:	20000c04 	.word	0x20000c04

08008348 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008348:	b480      	push	{r7}
 800834a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800834c:	4b03      	ldr	r3, [pc, #12]	; (800835c <vTaskMissedYield+0x14>)
 800834e:	2201      	movs	r2, #1
 8008350:	601a      	str	r2, [r3, #0]
}
 8008352:	bf00      	nop
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	20000c00 	.word	0x20000c00

08008360 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b082      	sub	sp, #8
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008368:	f000 f852 	bl	8008410 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800836c:	4b06      	ldr	r3, [pc, #24]	; (8008388 <prvIdleTask+0x28>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d9f9      	bls.n	8008368 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008374:	4b05      	ldr	r3, [pc, #20]	; (800838c <prvIdleTask+0x2c>)
 8008376:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800837a:	601a      	str	r2, [r3, #0]
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008384:	e7f0      	b.n	8008368 <prvIdleTask+0x8>
 8008386:	bf00      	nop
 8008388:	2000071c 	.word	0x2000071c
 800838c:	e000ed04 	.word	0xe000ed04

08008390 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b082      	sub	sp, #8
 8008394:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008396:	2300      	movs	r3, #0
 8008398:	607b      	str	r3, [r7, #4]
 800839a:	e00c      	b.n	80083b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	4613      	mov	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4a12      	ldr	r2, [pc, #72]	; (80083f0 <prvInitialiseTaskLists+0x60>)
 80083a8:	4413      	add	r3, r2
 80083aa:	4618      	mov	r0, r3
 80083ac:	f7fe fb60 	bl	8006a70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	3301      	adds	r3, #1
 80083b4:	607b      	str	r3, [r7, #4]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b37      	cmp	r3, #55	; 0x37
 80083ba:	d9ef      	bls.n	800839c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80083bc:	480d      	ldr	r0, [pc, #52]	; (80083f4 <prvInitialiseTaskLists+0x64>)
 80083be:	f7fe fb57 	bl	8006a70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80083c2:	480d      	ldr	r0, [pc, #52]	; (80083f8 <prvInitialiseTaskLists+0x68>)
 80083c4:	f7fe fb54 	bl	8006a70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80083c8:	480c      	ldr	r0, [pc, #48]	; (80083fc <prvInitialiseTaskLists+0x6c>)
 80083ca:	f7fe fb51 	bl	8006a70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80083ce:	480c      	ldr	r0, [pc, #48]	; (8008400 <prvInitialiseTaskLists+0x70>)
 80083d0:	f7fe fb4e 	bl	8006a70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80083d4:	480b      	ldr	r0, [pc, #44]	; (8008404 <prvInitialiseTaskLists+0x74>)
 80083d6:	f7fe fb4b 	bl	8006a70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80083da:	4b0b      	ldr	r3, [pc, #44]	; (8008408 <prvInitialiseTaskLists+0x78>)
 80083dc:	4a05      	ldr	r2, [pc, #20]	; (80083f4 <prvInitialiseTaskLists+0x64>)
 80083de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80083e0:	4b0a      	ldr	r3, [pc, #40]	; (800840c <prvInitialiseTaskLists+0x7c>)
 80083e2:	4a05      	ldr	r2, [pc, #20]	; (80083f8 <prvInitialiseTaskLists+0x68>)
 80083e4:	601a      	str	r2, [r3, #0]
}
 80083e6:	bf00      	nop
 80083e8:	3708      	adds	r7, #8
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	2000071c 	.word	0x2000071c
 80083f4:	20000b7c 	.word	0x20000b7c
 80083f8:	20000b90 	.word	0x20000b90
 80083fc:	20000bac 	.word	0x20000bac
 8008400:	20000bc0 	.word	0x20000bc0
 8008404:	20000bd8 	.word	0x20000bd8
 8008408:	20000ba4 	.word	0x20000ba4
 800840c:	20000ba8 	.word	0x20000ba8

08008410 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008416:	e019      	b.n	800844c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008418:	f001 f804 	bl	8009424 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800841c:	4b10      	ldr	r3, [pc, #64]	; (8008460 <prvCheckTasksWaitingTermination+0x50>)
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	3304      	adds	r3, #4
 8008428:	4618      	mov	r0, r3
 800842a:	f7fe fbab 	bl	8006b84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800842e:	4b0d      	ldr	r3, [pc, #52]	; (8008464 <prvCheckTasksWaitingTermination+0x54>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3b01      	subs	r3, #1
 8008434:	4a0b      	ldr	r2, [pc, #44]	; (8008464 <prvCheckTasksWaitingTermination+0x54>)
 8008436:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008438:	4b0b      	ldr	r3, [pc, #44]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	3b01      	subs	r3, #1
 800843e:	4a0a      	ldr	r2, [pc, #40]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 8008440:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008442:	f001 f81f 	bl	8009484 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f810 	bl	800846c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800844c:	4b06      	ldr	r3, [pc, #24]	; (8008468 <prvCheckTasksWaitingTermination+0x58>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d1e1      	bne.n	8008418 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008454:	bf00      	nop
 8008456:	bf00      	nop
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	20000bc0 	.word	0x20000bc0
 8008464:	20000bec 	.word	0x20000bec
 8008468:	20000bd4 	.word	0x20000bd4

0800846c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800846c:	b580      	push	{r7, lr}
 800846e:	b084      	sub	sp, #16
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800847a:	2b00      	cmp	r3, #0
 800847c:	d108      	bne.n	8008490 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008482:	4618      	mov	r0, r3
 8008484:	f001 f9bc 	bl	8009800 <vPortFree>
				vPortFree( pxTCB );
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f001 f9b9 	bl	8009800 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800848e:	e018      	b.n	80084c2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008496:	2b01      	cmp	r3, #1
 8008498:	d103      	bne.n	80084a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f001 f9b0 	bl	8009800 <vPortFree>
	}
 80084a0:	e00f      	b.n	80084c2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	d00a      	beq.n	80084c2 <prvDeleteTCB+0x56>
	__asm volatile
 80084ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b0:	f383 8811 	msr	BASEPRI, r3
 80084b4:	f3bf 8f6f 	isb	sy
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	60fb      	str	r3, [r7, #12]
}
 80084be:	bf00      	nop
 80084c0:	e7fe      	b.n	80084c0 <prvDeleteTCB+0x54>
	}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084d2:	4b0c      	ldr	r3, [pc, #48]	; (8008504 <prvResetNextTaskUnblockTime+0x38>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d104      	bne.n	80084e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80084dc:	4b0a      	ldr	r3, [pc, #40]	; (8008508 <prvResetNextTaskUnblockTime+0x3c>)
 80084de:	f04f 32ff 	mov.w	r2, #4294967295
 80084e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80084e4:	e008      	b.n	80084f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e6:	4b07      	ldr	r3, [pc, #28]	; (8008504 <prvResetNextTaskUnblockTime+0x38>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	68db      	ldr	r3, [r3, #12]
 80084ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	4a04      	ldr	r2, [pc, #16]	; (8008508 <prvResetNextTaskUnblockTime+0x3c>)
 80084f6:	6013      	str	r3, [r2, #0]
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	20000ba4 	.word	0x20000ba4
 8008508:	20000c0c 	.word	0x20000c0c

0800850c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008512:	4b0b      	ldr	r3, [pc, #44]	; (8008540 <xTaskGetSchedulerState+0x34>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d102      	bne.n	8008520 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800851a:	2301      	movs	r3, #1
 800851c:	607b      	str	r3, [r7, #4]
 800851e:	e008      	b.n	8008532 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008520:	4b08      	ldr	r3, [pc, #32]	; (8008544 <xTaskGetSchedulerState+0x38>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d102      	bne.n	800852e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008528:	2302      	movs	r3, #2
 800852a:	607b      	str	r3, [r7, #4]
 800852c:	e001      	b.n	8008532 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800852e:	2300      	movs	r3, #0
 8008530:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008532:	687b      	ldr	r3, [r7, #4]
	}
 8008534:	4618      	mov	r0, r3
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	20000bf8 	.word	0x20000bf8
 8008544:	20000c14 	.word	0x20000c14

08008548 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008554:	2300      	movs	r3, #0
 8008556:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d051      	beq.n	8008602 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008562:	4b2a      	ldr	r3, [pc, #168]	; (800860c <xTaskPriorityInherit+0xc4>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008568:	429a      	cmp	r2, r3
 800856a:	d241      	bcs.n	80085f0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	699b      	ldr	r3, [r3, #24]
 8008570:	2b00      	cmp	r3, #0
 8008572:	db06      	blt.n	8008582 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008574:	4b25      	ldr	r3, [pc, #148]	; (800860c <xTaskPriorityInherit+0xc4>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800857a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	6959      	ldr	r1, [r3, #20]
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800858a:	4613      	mov	r3, r2
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4413      	add	r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4a1f      	ldr	r2, [pc, #124]	; (8008610 <xTaskPriorityInherit+0xc8>)
 8008594:	4413      	add	r3, r2
 8008596:	4299      	cmp	r1, r3
 8008598:	d122      	bne.n	80085e0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	3304      	adds	r3, #4
 800859e:	4618      	mov	r0, r3
 80085a0:	f7fe faf0 	bl	8006b84 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80085a4:	4b19      	ldr	r3, [pc, #100]	; (800860c <xTaskPriorityInherit+0xc4>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085b2:	4b18      	ldr	r3, [pc, #96]	; (8008614 <xTaskPriorityInherit+0xcc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d903      	bls.n	80085c2 <xTaskPriorityInherit+0x7a>
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085be:	4a15      	ldr	r2, [pc, #84]	; (8008614 <xTaskPriorityInherit+0xcc>)
 80085c0:	6013      	str	r3, [r2, #0]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c6:	4613      	mov	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4413      	add	r3, r2
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4a10      	ldr	r2, [pc, #64]	; (8008610 <xTaskPriorityInherit+0xc8>)
 80085d0:	441a      	add	r2, r3
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	3304      	adds	r3, #4
 80085d6:	4619      	mov	r1, r3
 80085d8:	4610      	mov	r0, r2
 80085da:	f7fe fa76 	bl	8006aca <vListInsertEnd>
 80085de:	e004      	b.n	80085ea <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80085e0:	4b0a      	ldr	r3, [pc, #40]	; (800860c <xTaskPriorityInherit+0xc4>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80085ea:	2301      	movs	r3, #1
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	e008      	b.n	8008602 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80085f4:	4b05      	ldr	r3, [pc, #20]	; (800860c <xTaskPriorityInherit+0xc4>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d201      	bcs.n	8008602 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80085fe:	2301      	movs	r3, #1
 8008600:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008602:	68fb      	ldr	r3, [r7, #12]
	}
 8008604:	4618      	mov	r0, r3
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}
 800860c:	20000718 	.word	0x20000718
 8008610:	2000071c 	.word	0x2000071c
 8008614:	20000bf4 	.word	0x20000bf4

08008618 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008618:	b580      	push	{r7, lr}
 800861a:	b086      	sub	sp, #24
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008624:	2300      	movs	r3, #0
 8008626:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d056      	beq.n	80086dc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800862e:	4b2e      	ldr	r3, [pc, #184]	; (80086e8 <xTaskPriorityDisinherit+0xd0>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	429a      	cmp	r2, r3
 8008636:	d00a      	beq.n	800864e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800863c:	f383 8811 	msr	BASEPRI, r3
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	f3bf 8f4f 	dsb	sy
 8008648:	60fb      	str	r3, [r7, #12]
}
 800864a:	bf00      	nop
 800864c:	e7fe      	b.n	800864c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10a      	bne.n	800866c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	60bb      	str	r3, [r7, #8]
}
 8008668:	bf00      	nop
 800866a:	e7fe      	b.n	800866a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008670:	1e5a      	subs	r2, r3, #1
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800867e:	429a      	cmp	r2, r3
 8008680:	d02c      	beq.n	80086dc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008686:	2b00      	cmp	r3, #0
 8008688:	d128      	bne.n	80086dc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	3304      	adds	r3, #4
 800868e:	4618      	mov	r0, r3
 8008690:	f7fe fa78 	bl	8006b84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ac:	4b0f      	ldr	r3, [pc, #60]	; (80086ec <xTaskPriorityDisinherit+0xd4>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d903      	bls.n	80086bc <xTaskPriorityDisinherit+0xa4>
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b8:	4a0c      	ldr	r2, [pc, #48]	; (80086ec <xTaskPriorityDisinherit+0xd4>)
 80086ba:	6013      	str	r3, [r2, #0]
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086c0:	4613      	mov	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	4413      	add	r3, r2
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	4a09      	ldr	r2, [pc, #36]	; (80086f0 <xTaskPriorityDisinherit+0xd8>)
 80086ca:	441a      	add	r2, r3
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	3304      	adds	r3, #4
 80086d0:	4619      	mov	r1, r3
 80086d2:	4610      	mov	r0, r2
 80086d4:	f7fe f9f9 	bl	8006aca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80086d8:	2301      	movs	r3, #1
 80086da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80086dc:	697b      	ldr	r3, [r7, #20]
	}
 80086de:	4618      	mov	r0, r3
 80086e0:	3718      	adds	r7, #24
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	20000718 	.word	0x20000718
 80086ec:	20000bf4 	.word	0x20000bf4
 80086f0:	2000071c 	.word	0x2000071c

080086f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b088      	sub	sp, #32
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008702:	2301      	movs	r3, #1
 8008704:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d06a      	beq.n	80087e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008710:	2b00      	cmp	r3, #0
 8008712:	d10a      	bne.n	800872a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008718:	f383 8811 	msr	BASEPRI, r3
 800871c:	f3bf 8f6f 	isb	sy
 8008720:	f3bf 8f4f 	dsb	sy
 8008724:	60fb      	str	r3, [r7, #12]
}
 8008726:	bf00      	nop
 8008728:	e7fe      	b.n	8008728 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800872e:	683a      	ldr	r2, [r7, #0]
 8008730:	429a      	cmp	r2, r3
 8008732:	d902      	bls.n	800873a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	e002      	b.n	8008740 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800873e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008744:	69fa      	ldr	r2, [r7, #28]
 8008746:	429a      	cmp	r2, r3
 8008748:	d04b      	beq.n	80087e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800874e:	697a      	ldr	r2, [r7, #20]
 8008750:	429a      	cmp	r2, r3
 8008752:	d146      	bne.n	80087e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008754:	4b25      	ldr	r3, [pc, #148]	; (80087ec <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	69ba      	ldr	r2, [r7, #24]
 800875a:	429a      	cmp	r2, r3
 800875c:	d10a      	bne.n	8008774 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	60bb      	str	r3, [r7, #8]
}
 8008770:	bf00      	nop
 8008772:	e7fe      	b.n	8008772 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800877a:	69bb      	ldr	r3, [r7, #24]
 800877c:	69fa      	ldr	r2, [r7, #28]
 800877e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008780:	69bb      	ldr	r3, [r7, #24]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	2b00      	cmp	r3, #0
 8008786:	db04      	blt.n	8008792 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008792:	69bb      	ldr	r3, [r7, #24]
 8008794:	6959      	ldr	r1, [r3, #20]
 8008796:	693a      	ldr	r2, [r7, #16]
 8008798:	4613      	mov	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4413      	add	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	4a13      	ldr	r2, [pc, #76]	; (80087f0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80087a2:	4413      	add	r3, r2
 80087a4:	4299      	cmp	r1, r3
 80087a6:	d11c      	bne.n	80087e2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	3304      	adds	r3, #4
 80087ac:	4618      	mov	r0, r3
 80087ae:	f7fe f9e9 	bl	8006b84 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b6:	4b0f      	ldr	r3, [pc, #60]	; (80087f4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d903      	bls.n	80087c6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c2:	4a0c      	ldr	r2, [pc, #48]	; (80087f4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80087c4:	6013      	str	r3, [r2, #0]
 80087c6:	69bb      	ldr	r3, [r7, #24]
 80087c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ca:	4613      	mov	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	4413      	add	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4a07      	ldr	r2, [pc, #28]	; (80087f0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80087d4:	441a      	add	r2, r3
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	3304      	adds	r3, #4
 80087da:	4619      	mov	r1, r3
 80087dc:	4610      	mov	r0, r2
 80087de:	f7fe f974 	bl	8006aca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087e2:	bf00      	nop
 80087e4:	3720      	adds	r7, #32
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop
 80087ec:	20000718 	.word	0x20000718
 80087f0:	2000071c 	.word	0x2000071c
 80087f4:	20000bf4 	.word	0x20000bf4

080087f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80087f8:	b480      	push	{r7}
 80087fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80087fc:	4b07      	ldr	r3, [pc, #28]	; (800881c <pvTaskIncrementMutexHeldCount+0x24>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d004      	beq.n	800880e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008804:	4b05      	ldr	r3, [pc, #20]	; (800881c <pvTaskIncrementMutexHeldCount+0x24>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800880a:	3201      	adds	r2, #1
 800880c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800880e:	4b03      	ldr	r3, [pc, #12]	; (800881c <pvTaskIncrementMutexHeldCount+0x24>)
 8008810:	681b      	ldr	r3, [r3, #0]
	}
 8008812:	4618      	mov	r0, r3
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr
 800881c:	20000718 	.word	0x20000718

08008820 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800882a:	f000 fdfb 	bl	8009424 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800882e:	4b1e      	ldr	r3, [pc, #120]	; (80088a8 <ulTaskNotifyTake+0x88>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008834:	2b00      	cmp	r3, #0
 8008836:	d113      	bne.n	8008860 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008838:	4b1b      	ldr	r3, [pc, #108]	; (80088a8 <ulTaskNotifyTake+0x88>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2201      	movs	r2, #1
 800883e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00b      	beq.n	8008860 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008848:	2101      	movs	r1, #1
 800884a:	6838      	ldr	r0, [r7, #0]
 800884c:	f000 f8c2 	bl	80089d4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008850:	4b16      	ldr	r3, [pc, #88]	; (80088ac <ulTaskNotifyTake+0x8c>)
 8008852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008856:	601a      	str	r2, [r3, #0]
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008860:	f000 fe10 	bl	8009484 <vPortExitCritical>

		taskENTER_CRITICAL();
 8008864:	f000 fdde 	bl	8009424 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8008868:	4b0f      	ldr	r3, [pc, #60]	; (80088a8 <ulTaskNotifyTake+0x88>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800886e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00c      	beq.n	8008890 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d004      	beq.n	8008886 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800887c:	4b0a      	ldr	r3, [pc, #40]	; (80088a8 <ulTaskNotifyTake+0x88>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2200      	movs	r2, #0
 8008882:	655a      	str	r2, [r3, #84]	; 0x54
 8008884:	e004      	b.n	8008890 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008886:	4b08      	ldr	r3, [pc, #32]	; (80088a8 <ulTaskNotifyTake+0x88>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	68fa      	ldr	r2, [r7, #12]
 800888c:	3a01      	subs	r2, #1
 800888e:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008890:	4b05      	ldr	r3, [pc, #20]	; (80088a8 <ulTaskNotifyTake+0x88>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800889a:	f000 fdf3 	bl	8009484 <vPortExitCritical>

		return ulReturn;
 800889e:	68fb      	ldr	r3, [r7, #12]
	}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	20000718 	.word	0x20000718
 80088ac:	e000ed04 	.word	0xe000ed04

080088b0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b08a      	sub	sp, #40	; 0x28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10a      	bne.n	80088d6 <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 80088c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088c4:	f383 8811 	msr	BASEPRI, r3
 80088c8:	f3bf 8f6f 	isb	sy
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	61bb      	str	r3, [r7, #24]
}
 80088d2:	bf00      	nop
 80088d4:	e7fe      	b.n	80088d4 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088d6:	f000 fe87 	bl	80095e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 80088de:	f3ef 8211 	mrs	r2, BASEPRI
 80088e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	617a      	str	r2, [r7, #20]
 80088f4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80088f6:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088f8:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80088fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008900:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008904:	2202      	movs	r2, #2
 8008906:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890e:	1c5a      	adds	r2, r3, #1
 8008910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008912:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008914:	7ffb      	ldrb	r3, [r7, #31]
 8008916:	2b01      	cmp	r3, #1
 8008918:	d146      	bne.n	80089a8 <vTaskNotifyGiveFromISR+0xf8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00a      	beq.n	8008938 <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	60fb      	str	r3, [r7, #12]
}
 8008934:	bf00      	nop
 8008936:	e7fe      	b.n	8008936 <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008938:	4b20      	ldr	r3, [pc, #128]	; (80089bc <vTaskNotifyGiveFromISR+0x10c>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d11d      	bne.n	800897c <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008942:	3304      	adds	r3, #4
 8008944:	4618      	mov	r0, r3
 8008946:	f7fe f91d 	bl	8006b84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800894a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800894c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894e:	4b1c      	ldr	r3, [pc, #112]	; (80089c0 <vTaskNotifyGiveFromISR+0x110>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	429a      	cmp	r2, r3
 8008954:	d903      	bls.n	800895e <vTaskNotifyGiveFromISR+0xae>
 8008956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895a:	4a19      	ldr	r2, [pc, #100]	; (80089c0 <vTaskNotifyGiveFromISR+0x110>)
 800895c:	6013      	str	r3, [r2, #0]
 800895e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008962:	4613      	mov	r3, r2
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	4413      	add	r3, r2
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	4a16      	ldr	r2, [pc, #88]	; (80089c4 <vTaskNotifyGiveFromISR+0x114>)
 800896c:	441a      	add	r2, r3
 800896e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008970:	3304      	adds	r3, #4
 8008972:	4619      	mov	r1, r3
 8008974:	4610      	mov	r0, r2
 8008976:	f7fe f8a8 	bl	8006aca <vListInsertEnd>
 800897a:	e005      	b.n	8008988 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800897c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897e:	3318      	adds	r3, #24
 8008980:	4619      	mov	r1, r3
 8008982:	4811      	ldr	r0, [pc, #68]	; (80089c8 <vTaskNotifyGiveFromISR+0x118>)
 8008984:	f7fe f8a1 	bl	8006aca <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800898c:	4b0f      	ldr	r3, [pc, #60]	; (80089cc <vTaskNotifyGiveFromISR+0x11c>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008992:	429a      	cmp	r2, r3
 8008994:	d908      	bls.n	80089a8 <vTaskNotifyGiveFromISR+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d002      	beq.n	80089a2 <vTaskNotifyGiveFromISR+0xf2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2201      	movs	r2, #1
 80089a0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80089a2:	4b0b      	ldr	r3, [pc, #44]	; (80089d0 <vTaskNotifyGiveFromISR+0x120>)
 80089a4:	2201      	movs	r2, #1
 80089a6:	601a      	str	r2, [r3, #0]
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	f383 8811 	msr	BASEPRI, r3
}
 80089b2:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80089b4:	bf00      	nop
 80089b6:	3728      	adds	r7, #40	; 0x28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	20000c14 	.word	0x20000c14
 80089c0:	20000bf4 	.word	0x20000bf4
 80089c4:	2000071c 	.word	0x2000071c
 80089c8:	20000bac 	.word	0x20000bac
 80089cc:	20000718 	.word	0x20000718
 80089d0:	20000c00 	.word	0x20000c00

080089d4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80089de:	4b21      	ldr	r3, [pc, #132]	; (8008a64 <prvAddCurrentTaskToDelayedList+0x90>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089e4:	4b20      	ldr	r3, [pc, #128]	; (8008a68 <prvAddCurrentTaskToDelayedList+0x94>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	3304      	adds	r3, #4
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fe f8ca 	bl	8006b84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f6:	d10a      	bne.n	8008a0e <prvAddCurrentTaskToDelayedList+0x3a>
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d007      	beq.n	8008a0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089fe:	4b1a      	ldr	r3, [pc, #104]	; (8008a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	3304      	adds	r3, #4
 8008a04:	4619      	mov	r1, r3
 8008a06:	4819      	ldr	r0, [pc, #100]	; (8008a6c <prvAddCurrentTaskToDelayedList+0x98>)
 8008a08:	f7fe f85f 	bl	8006aca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a0c:	e026      	b.n	8008a5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a0e:	68fa      	ldr	r2, [r7, #12]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	4413      	add	r3, r2
 8008a14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a16:	4b14      	ldr	r3, [pc, #80]	; (8008a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a1e:	68ba      	ldr	r2, [r7, #8]
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d209      	bcs.n	8008a3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a26:	4b12      	ldr	r3, [pc, #72]	; (8008a70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	4b0f      	ldr	r3, [pc, #60]	; (8008a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	3304      	adds	r3, #4
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f7fe f86d 	bl	8006b12 <vListInsert>
}
 8008a38:	e010      	b.n	8008a5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a3a:	4b0e      	ldr	r3, [pc, #56]	; (8008a74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	4b0a      	ldr	r3, [pc, #40]	; (8008a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3304      	adds	r3, #4
 8008a44:	4619      	mov	r1, r3
 8008a46:	4610      	mov	r0, r2
 8008a48:	f7fe f863 	bl	8006b12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a4c:	4b0a      	ldr	r3, [pc, #40]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d202      	bcs.n	8008a5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008a56:	4a08      	ldr	r2, [pc, #32]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	6013      	str	r3, [r2, #0]
}
 8008a5c:	bf00      	nop
 8008a5e:	3710      	adds	r7, #16
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}
 8008a64:	20000bf0 	.word	0x20000bf0
 8008a68:	20000718 	.word	0x20000718
 8008a6c:	20000bd8 	.word	0x20000bd8
 8008a70:	20000ba8 	.word	0x20000ba8
 8008a74:	20000ba4 	.word	0x20000ba4
 8008a78:	20000c0c 	.word	0x20000c0c

08008a7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b08a      	sub	sp, #40	; 0x28
 8008a80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008a82:	2300      	movs	r3, #0
 8008a84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008a86:	f000 fb63 	bl	8009150 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008a8a:	4b1c      	ldr	r3, [pc, #112]	; (8008afc <xTimerCreateTimerTask+0x80>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d021      	beq.n	8008ad6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a92:	2300      	movs	r3, #0
 8008a94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a96:	2300      	movs	r3, #0
 8008a98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a9a:	1d3a      	adds	r2, r7, #4
 8008a9c:	f107 0108 	add.w	r1, r7, #8
 8008aa0:	f107 030c 	add.w	r3, r7, #12
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7fd ffc9 	bl	8006a3c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008aaa:	6879      	ldr	r1, [r7, #4]
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	9202      	str	r2, [sp, #8]
 8008ab2:	9301      	str	r3, [sp, #4]
 8008ab4:	2302      	movs	r3, #2
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	2300      	movs	r3, #0
 8008aba:	460a      	mov	r2, r1
 8008abc:	4910      	ldr	r1, [pc, #64]	; (8008b00 <xTimerCreateTimerTask+0x84>)
 8008abe:	4811      	ldr	r0, [pc, #68]	; (8008b04 <xTimerCreateTimerTask+0x88>)
 8008ac0:	f7fe ff06 	bl	80078d0 <xTaskCreateStatic>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	4a10      	ldr	r2, [pc, #64]	; (8008b08 <xTimerCreateTimerTask+0x8c>)
 8008ac8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008aca:	4b0f      	ldr	r3, [pc, #60]	; (8008b08 <xTimerCreateTimerTask+0x8c>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d001      	beq.n	8008ad6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d10a      	bne.n	8008af2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae0:	f383 8811 	msr	BASEPRI, r3
 8008ae4:	f3bf 8f6f 	isb	sy
 8008ae8:	f3bf 8f4f 	dsb	sy
 8008aec:	613b      	str	r3, [r7, #16]
}
 8008aee:	bf00      	nop
 8008af0:	e7fe      	b.n	8008af0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008af2:	697b      	ldr	r3, [r7, #20]
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3718      	adds	r7, #24
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}
 8008afc:	20000c48 	.word	0x20000c48
 8008b00:	08009c40 	.word	0x08009c40
 8008b04:	08008cf9 	.word	0x08008cf9
 8008b08:	20000c4c 	.word	0x20000c4c

08008b0c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b088      	sub	sp, #32
 8008b10:	af02      	add	r7, sp, #8
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	607a      	str	r2, [r7, #4]
 8008b18:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008b1a:	202c      	movs	r0, #44	; 0x2c
 8008b1c:	f000 fda4 	bl	8009668 <pvPortMalloc>
 8008b20:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d00d      	beq.n	8008b44 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	9301      	str	r3, [sp, #4]
 8008b34:	6a3b      	ldr	r3, [r7, #32]
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	687a      	ldr	r2, [r7, #4]
 8008b3c:	68b9      	ldr	r1, [r7, #8]
 8008b3e:	68f8      	ldr	r0, [r7, #12]
 8008b40:	f000 f805 	bl	8008b4e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008b44:	697b      	ldr	r3, [r7, #20]
	}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3718      	adds	r7, #24
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b086      	sub	sp, #24
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	607a      	str	r2, [r7, #4]
 8008b5a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d10a      	bne.n	8008b78 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8008b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b66:	f383 8811 	msr	BASEPRI, r3
 8008b6a:	f3bf 8f6f 	isb	sy
 8008b6e:	f3bf 8f4f 	dsb	sy
 8008b72:	617b      	str	r3, [r7, #20]
}
 8008b74:	bf00      	nop
 8008b76:	e7fe      	b.n	8008b76 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d01e      	beq.n	8008bbc <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008b7e:	f000 fae7 	bl	8009150 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b84:	68fa      	ldr	r2, [r7, #12]
 8008b86:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b90:	683a      	ldr	r2, [r7, #0]
 8008b92:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b96:	6a3a      	ldr	r2, [r7, #32]
 8008b98:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b9c:	3304      	adds	r3, #4
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f7fd ff86 	bl	8006ab0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d008      	beq.n	8008bbc <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008bb0:	f043 0304 	orr.w	r3, r3, #4
 8008bb4:	b2da      	uxtb	r2, r3
 8008bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008bbc:	bf00      	nop
 8008bbe:	3718      	adds	r7, #24
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	; 0x28
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
 8008bd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10a      	bne.n	8008bf2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be0:	f383 8811 	msr	BASEPRI, r3
 8008be4:	f3bf 8f6f 	isb	sy
 8008be8:	f3bf 8f4f 	dsb	sy
 8008bec:	623b      	str	r3, [r7, #32]
}
 8008bee:	bf00      	nop
 8008bf0:	e7fe      	b.n	8008bf0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008bf2:	4b1a      	ldr	r3, [pc, #104]	; (8008c5c <xTimerGenericCommand+0x98>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d02a      	beq.n	8008c50 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	2b05      	cmp	r3, #5
 8008c0a:	dc18      	bgt.n	8008c3e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c0c:	f7ff fc7e 	bl	800850c <xTaskGetSchedulerState>
 8008c10:	4603      	mov	r3, r0
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d109      	bne.n	8008c2a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008c16:	4b11      	ldr	r3, [pc, #68]	; (8008c5c <xTimerGenericCommand+0x98>)
 8008c18:	6818      	ldr	r0, [r3, #0]
 8008c1a:	f107 0110 	add.w	r1, r7, #16
 8008c1e:	2300      	movs	r3, #0
 8008c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c22:	f7fe f949 	bl	8006eb8 <xQueueGenericSend>
 8008c26:	6278      	str	r0, [r7, #36]	; 0x24
 8008c28:	e012      	b.n	8008c50 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c2a:	4b0c      	ldr	r3, [pc, #48]	; (8008c5c <xTimerGenericCommand+0x98>)
 8008c2c:	6818      	ldr	r0, [r3, #0]
 8008c2e:	f107 0110 	add.w	r1, r7, #16
 8008c32:	2300      	movs	r3, #0
 8008c34:	2200      	movs	r2, #0
 8008c36:	f7fe f93f 	bl	8006eb8 <xQueueGenericSend>
 8008c3a:	6278      	str	r0, [r7, #36]	; 0x24
 8008c3c:	e008      	b.n	8008c50 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008c3e:	4b07      	ldr	r3, [pc, #28]	; (8008c5c <xTimerGenericCommand+0x98>)
 8008c40:	6818      	ldr	r0, [r3, #0]
 8008c42:	f107 0110 	add.w	r1, r7, #16
 8008c46:	2300      	movs	r3, #0
 8008c48:	683a      	ldr	r2, [r7, #0]
 8008c4a:	f7fe fa33 	bl	80070b4 <xQueueGenericSendFromISR>
 8008c4e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3728      	adds	r7, #40	; 0x28
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	20000c48 	.word	0x20000c48

08008c60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b088      	sub	sp, #32
 8008c64:	af02      	add	r7, sp, #8
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c6a:	4b22      	ldr	r3, [pc, #136]	; (8008cf4 <prvProcessExpiredTimer+0x94>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	68db      	ldr	r3, [r3, #12]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	3304      	adds	r3, #4
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f7fd ff83 	bl	8006b84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c84:	f003 0304 	and.w	r3, r3, #4
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d022      	beq.n	8008cd2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	699a      	ldr	r2, [r3, #24]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	18d1      	adds	r1, r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	6978      	ldr	r0, [r7, #20]
 8008c9a:	f000 f8d1 	bl	8008e40 <prvInsertTimerInActiveList>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d01f      	beq.n	8008ce4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	2300      	movs	r3, #0
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	2100      	movs	r1, #0
 8008cae:	6978      	ldr	r0, [r7, #20]
 8008cb0:	f7ff ff88 	bl	8008bc4 <xTimerGenericCommand>
 8008cb4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d113      	bne.n	8008ce4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc0:	f383 8811 	msr	BASEPRI, r3
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	f3bf 8f4f 	dsb	sy
 8008ccc:	60fb      	str	r3, [r7, #12]
}
 8008cce:	bf00      	nop
 8008cd0:	e7fe      	b.n	8008cd0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008cd8:	f023 0301 	bic.w	r3, r3, #1
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	697b      	ldr	r3, [r7, #20]
 8008ce0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ce4:	697b      	ldr	r3, [r7, #20]
 8008ce6:	6a1b      	ldr	r3, [r3, #32]
 8008ce8:	6978      	ldr	r0, [r7, #20]
 8008cea:	4798      	blx	r3
}
 8008cec:	bf00      	nop
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	20000c40 	.word	0x20000c40

08008cf8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d00:	f107 0308 	add.w	r3, r7, #8
 8008d04:	4618      	mov	r0, r3
 8008d06:	f000 f857 	bl	8008db8 <prvGetNextExpireTime>
 8008d0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	4619      	mov	r1, r3
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f000 f803 	bl	8008d1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d16:	f000 f8d5 	bl	8008ec4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d1a:	e7f1      	b.n	8008d00 <prvTimerTask+0x8>

08008d1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d26:	f7ff f80f 	bl	8007d48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d2a:	f107 0308 	add.w	r3, r7, #8
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 f866 	bl	8008e00 <prvSampleTimeNow>
 8008d34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d130      	bne.n	8008d9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10a      	bne.n	8008d58 <prvProcessTimerOrBlockTask+0x3c>
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d806      	bhi.n	8008d58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008d4a:	f7ff f80b 	bl	8007d64 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008d4e:	68f9      	ldr	r1, [r7, #12]
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f7ff ff85 	bl	8008c60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008d56:	e024      	b.n	8008da2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d008      	beq.n	8008d70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008d5e:	4b13      	ldr	r3, [pc, #76]	; (8008dac <prvProcessTimerOrBlockTask+0x90>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d101      	bne.n	8008d6c <prvProcessTimerOrBlockTask+0x50>
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e000      	b.n	8008d6e <prvProcessTimerOrBlockTask+0x52>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008d70:	4b0f      	ldr	r3, [pc, #60]	; (8008db0 <prvProcessTimerOrBlockTask+0x94>)
 8008d72:	6818      	ldr	r0, [r3, #0]
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	f7fe fd73 	bl	8007868 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008d82:	f7fe ffef 	bl	8007d64 <xTaskResumeAll>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10a      	bne.n	8008da2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008d8c:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <prvProcessTimerOrBlockTask+0x98>)
 8008d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d92:	601a      	str	r2, [r3, #0]
 8008d94:	f3bf 8f4f 	dsb	sy
 8008d98:	f3bf 8f6f 	isb	sy
}
 8008d9c:	e001      	b.n	8008da2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008d9e:	f7fe ffe1 	bl	8007d64 <xTaskResumeAll>
}
 8008da2:	bf00      	nop
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	20000c44 	.word	0x20000c44
 8008db0:	20000c48 	.word	0x20000c48
 8008db4:	e000ed04 	.word	0xe000ed04

08008db8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008db8:	b480      	push	{r7}
 8008dba:	b085      	sub	sp, #20
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008dc0:	4b0e      	ldr	r3, [pc, #56]	; (8008dfc <prvGetNextExpireTime+0x44>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <prvGetNextExpireTime+0x16>
 8008dca:	2201      	movs	r2, #1
 8008dcc:	e000      	b.n	8008dd0 <prvGetNextExpireTime+0x18>
 8008dce:	2200      	movs	r2, #0
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d105      	bne.n	8008de8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ddc:	4b07      	ldr	r3, [pc, #28]	; (8008dfc <prvGetNextExpireTime+0x44>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	60fb      	str	r3, [r7, #12]
 8008de6:	e001      	b.n	8008dec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008de8:	2300      	movs	r3, #0
 8008dea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008dec:	68fb      	ldr	r3, [r7, #12]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3714      	adds	r7, #20
 8008df2:	46bd      	mov	sp, r7
 8008df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	20000c40 	.word	0x20000c40

08008e00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e08:	f7ff f84a 	bl	8007ea0 <xTaskGetTickCount>
 8008e0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e0e:	4b0b      	ldr	r3, [pc, #44]	; (8008e3c <prvSampleTimeNow+0x3c>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d205      	bcs.n	8008e24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e18:	f000 f936 	bl	8009088 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	e002      	b.n	8008e2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008e2a:	4a04      	ldr	r2, [pc, #16]	; (8008e3c <prvSampleTimeNow+0x3c>)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008e30:	68fb      	ldr	r3, [r7, #12]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20000c50 	.word	0x20000c50

08008e40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
 8008e4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	68fa      	ldr	r2, [r7, #12]
 8008e5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d812      	bhi.n	8008e8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	1ad2      	subs	r2, r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d302      	bcc.n	8008e7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008e74:	2301      	movs	r3, #1
 8008e76:	617b      	str	r3, [r7, #20]
 8008e78:	e01b      	b.n	8008eb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008e7a:	4b10      	ldr	r3, [pc, #64]	; (8008ebc <prvInsertTimerInActiveList+0x7c>)
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	3304      	adds	r3, #4
 8008e82:	4619      	mov	r1, r3
 8008e84:	4610      	mov	r0, r2
 8008e86:	f7fd fe44 	bl	8006b12 <vListInsert>
 8008e8a:	e012      	b.n	8008eb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d206      	bcs.n	8008ea2 <prvInsertTimerInActiveList+0x62>
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d302      	bcc.n	8008ea2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	617b      	str	r3, [r7, #20]
 8008ea0:	e007      	b.n	8008eb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ea2:	4b07      	ldr	r3, [pc, #28]	; (8008ec0 <prvInsertTimerInActiveList+0x80>)
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	3304      	adds	r3, #4
 8008eaa:	4619      	mov	r1, r3
 8008eac:	4610      	mov	r0, r2
 8008eae:	f7fd fe30 	bl	8006b12 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008eb2:	697b      	ldr	r3, [r7, #20]
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3718      	adds	r7, #24
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	20000c44 	.word	0x20000c44
 8008ec0:	20000c40 	.word	0x20000c40

08008ec4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b08e      	sub	sp, #56	; 0x38
 8008ec8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008eca:	e0ca      	b.n	8009062 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	da18      	bge.n	8008f04 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008ed2:	1d3b      	adds	r3, r7, #4
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10a      	bne.n	8008ef4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	61fb      	str	r3, [r7, #28]
}
 8008ef0:	bf00      	nop
 8008ef2:	e7fe      	b.n	8008ef2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008efa:	6850      	ldr	r0, [r2, #4]
 8008efc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008efe:	6892      	ldr	r2, [r2, #8]
 8008f00:	4611      	mov	r1, r2
 8008f02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f2c0 80aa 	blt.w	8009060 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f12:	695b      	ldr	r3, [r3, #20]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d004      	beq.n	8008f22 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f1a:	3304      	adds	r3, #4
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7fd fe31 	bl	8006b84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f22:	463b      	mov	r3, r7
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7ff ff6b 	bl	8008e00 <prvSampleTimeNow>
 8008f2a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2b09      	cmp	r3, #9
 8008f30:	f200 8097 	bhi.w	8009062 <prvProcessReceivedCommands+0x19e>
 8008f34:	a201      	add	r2, pc, #4	; (adr r2, 8008f3c <prvProcessReceivedCommands+0x78>)
 8008f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f3a:	bf00      	nop
 8008f3c:	08008f65 	.word	0x08008f65
 8008f40:	08008f65 	.word	0x08008f65
 8008f44:	08008f65 	.word	0x08008f65
 8008f48:	08008fd9 	.word	0x08008fd9
 8008f4c:	08008fed 	.word	0x08008fed
 8008f50:	08009037 	.word	0x08009037
 8008f54:	08008f65 	.word	0x08008f65
 8008f58:	08008f65 	.word	0x08008f65
 8008f5c:	08008fd9 	.word	0x08008fd9
 8008f60:	08008fed 	.word	0x08008fed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f6a:	f043 0301 	orr.w	r3, r3, #1
 8008f6e:	b2da      	uxtb	r2, r3
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7a:	699b      	ldr	r3, [r3, #24]
 8008f7c:	18d1      	adds	r1, r2, r3
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f84:	f7ff ff5c 	bl	8008e40 <prvInsertTimerInActiveList>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d069      	beq.n	8009062 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f90:	6a1b      	ldr	r3, [r3, #32]
 8008f92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008f94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f9c:	f003 0304 	and.w	r3, r3, #4
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d05e      	beq.n	8009062 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008fa4:	68ba      	ldr	r2, [r7, #8]
 8008fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	441a      	add	r2, r3
 8008fac:	2300      	movs	r3, #0
 8008fae:	9300      	str	r3, [sp, #0]
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	2100      	movs	r1, #0
 8008fb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008fb6:	f7ff fe05 	bl	8008bc4 <xTimerGenericCommand>
 8008fba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d14f      	bne.n	8009062 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	61bb      	str	r3, [r7, #24]
}
 8008fd4:	bf00      	nop
 8008fd6:	e7fe      	b.n	8008fd6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008fde:	f023 0301 	bic.w	r3, r3, #1
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008fea:	e03a      	b.n	8009062 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ff2:	f043 0301 	orr.w	r3, r3, #1
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ffe:	68ba      	ldr	r2, [r7, #8]
 8009000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009002:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009006:	699b      	ldr	r3, [r3, #24]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10a      	bne.n	8009022 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800900c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009010:	f383 8811 	msr	BASEPRI, r3
 8009014:	f3bf 8f6f 	isb	sy
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	617b      	str	r3, [r7, #20]
}
 800901e:	bf00      	nop
 8009020:	e7fe      	b.n	8009020 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009024:	699a      	ldr	r2, [r3, #24]
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	18d1      	adds	r1, r2, r3
 800902a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800902e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009030:	f7ff ff06 	bl	8008e40 <prvInsertTimerInActiveList>
					break;
 8009034:	e015      	b.n	8009062 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009038:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800903c:	f003 0302 	and.w	r3, r3, #2
 8009040:	2b00      	cmp	r3, #0
 8009042:	d103      	bne.n	800904c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009044:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009046:	f000 fbdb 	bl	8009800 <vPortFree>
 800904a:	e00a      	b.n	8009062 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800904c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800904e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009052:	f023 0301 	bic.w	r3, r3, #1
 8009056:	b2da      	uxtb	r2, r3
 8009058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800905e:	e000      	b.n	8009062 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009060:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009062:	4b08      	ldr	r3, [pc, #32]	; (8009084 <prvProcessReceivedCommands+0x1c0>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	1d39      	adds	r1, r7, #4
 8009068:	2200      	movs	r2, #0
 800906a:	4618      	mov	r0, r3
 800906c:	f7fe f8be 	bl	80071ec <xQueueReceive>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	f47f af2a 	bne.w	8008ecc <prvProcessReceivedCommands+0x8>
	}
}
 8009078:	bf00      	nop
 800907a:	bf00      	nop
 800907c:	3730      	adds	r7, #48	; 0x30
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	20000c48 	.word	0x20000c48

08009088 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b088      	sub	sp, #32
 800908c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800908e:	e048      	b.n	8009122 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009090:	4b2d      	ldr	r3, [pc, #180]	; (8009148 <prvSwitchTimerLists+0xc0>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800909a:	4b2b      	ldr	r3, [pc, #172]	; (8009148 <prvSwitchTimerLists+0xc0>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	3304      	adds	r3, #4
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7fd fd6b 	bl	8006b84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6a1b      	ldr	r3, [r3, #32]
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090bc:	f003 0304 	and.w	r3, r3, #4
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d02e      	beq.n	8009122 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	4413      	add	r3, r2
 80090cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80090ce:	68ba      	ldr	r2, [r7, #8]
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d90e      	bls.n	80090f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	68ba      	ldr	r2, [r7, #8]
 80090da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090e2:	4b19      	ldr	r3, [pc, #100]	; (8009148 <prvSwitchTimerLists+0xc0>)
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	3304      	adds	r3, #4
 80090ea:	4619      	mov	r1, r3
 80090ec:	4610      	mov	r0, r2
 80090ee:	f7fd fd10 	bl	8006b12 <vListInsert>
 80090f2:	e016      	b.n	8009122 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090f4:	2300      	movs	r3, #0
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	2300      	movs	r3, #0
 80090fa:	693a      	ldr	r2, [r7, #16]
 80090fc:	2100      	movs	r1, #0
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f7ff fd60 	bl	8008bc4 <xTimerGenericCommand>
 8009104:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d10a      	bne.n	8009122 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800910c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009110:	f383 8811 	msr	BASEPRI, r3
 8009114:	f3bf 8f6f 	isb	sy
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	603b      	str	r3, [r7, #0]
}
 800911e:	bf00      	nop
 8009120:	e7fe      	b.n	8009120 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009122:	4b09      	ldr	r3, [pc, #36]	; (8009148 <prvSwitchTimerLists+0xc0>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1b1      	bne.n	8009090 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800912c:	4b06      	ldr	r3, [pc, #24]	; (8009148 <prvSwitchTimerLists+0xc0>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009132:	4b06      	ldr	r3, [pc, #24]	; (800914c <prvSwitchTimerLists+0xc4>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a04      	ldr	r2, [pc, #16]	; (8009148 <prvSwitchTimerLists+0xc0>)
 8009138:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800913a:	4a04      	ldr	r2, [pc, #16]	; (800914c <prvSwitchTimerLists+0xc4>)
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	6013      	str	r3, [r2, #0]
}
 8009140:	bf00      	nop
 8009142:	3718      	adds	r7, #24
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}
 8009148:	20000c40 	.word	0x20000c40
 800914c:	20000c44 	.word	0x20000c44

08009150 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b082      	sub	sp, #8
 8009154:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009156:	f000 f965 	bl	8009424 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800915a:	4b15      	ldr	r3, [pc, #84]	; (80091b0 <prvCheckForValidListAndQueue+0x60>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d120      	bne.n	80091a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009162:	4814      	ldr	r0, [pc, #80]	; (80091b4 <prvCheckForValidListAndQueue+0x64>)
 8009164:	f7fd fc84 	bl	8006a70 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009168:	4813      	ldr	r0, [pc, #76]	; (80091b8 <prvCheckForValidListAndQueue+0x68>)
 800916a:	f7fd fc81 	bl	8006a70 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800916e:	4b13      	ldr	r3, [pc, #76]	; (80091bc <prvCheckForValidListAndQueue+0x6c>)
 8009170:	4a10      	ldr	r2, [pc, #64]	; (80091b4 <prvCheckForValidListAndQueue+0x64>)
 8009172:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009174:	4b12      	ldr	r3, [pc, #72]	; (80091c0 <prvCheckForValidListAndQueue+0x70>)
 8009176:	4a10      	ldr	r2, [pc, #64]	; (80091b8 <prvCheckForValidListAndQueue+0x68>)
 8009178:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800917a:	2300      	movs	r3, #0
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	4b11      	ldr	r3, [pc, #68]	; (80091c4 <prvCheckForValidListAndQueue+0x74>)
 8009180:	4a11      	ldr	r2, [pc, #68]	; (80091c8 <prvCheckForValidListAndQueue+0x78>)
 8009182:	2110      	movs	r1, #16
 8009184:	200a      	movs	r0, #10
 8009186:	f7fd fd8f 	bl	8006ca8 <xQueueGenericCreateStatic>
 800918a:	4603      	mov	r3, r0
 800918c:	4a08      	ldr	r2, [pc, #32]	; (80091b0 <prvCheckForValidListAndQueue+0x60>)
 800918e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009190:	4b07      	ldr	r3, [pc, #28]	; (80091b0 <prvCheckForValidListAndQueue+0x60>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d005      	beq.n	80091a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009198:	4b05      	ldr	r3, [pc, #20]	; (80091b0 <prvCheckForValidListAndQueue+0x60>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	490b      	ldr	r1, [pc, #44]	; (80091cc <prvCheckForValidListAndQueue+0x7c>)
 800919e:	4618      	mov	r0, r3
 80091a0:	f7fe fb38 	bl	8007814 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80091a4:	f000 f96e 	bl	8009484 <vPortExitCritical>
}
 80091a8:	bf00      	nop
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}
 80091ae:	bf00      	nop
 80091b0:	20000c48 	.word	0x20000c48
 80091b4:	20000c18 	.word	0x20000c18
 80091b8:	20000c2c 	.word	0x20000c2c
 80091bc:	20000c40 	.word	0x20000c40
 80091c0:	20000c44 	.word	0x20000c44
 80091c4:	20000cf4 	.word	0x20000cf4
 80091c8:	20000c54 	.word	0x20000c54
 80091cc:	08009c48 	.word	0x08009c48

080091d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	3b04      	subs	r3, #4
 80091e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80091e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	3b04      	subs	r3, #4
 80091ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	f023 0201 	bic.w	r2, r3, #1
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	3b04      	subs	r3, #4
 80091fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009200:	4a0c      	ldr	r2, [pc, #48]	; (8009234 <pxPortInitialiseStack+0x64>)
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	3b14      	subs	r3, #20
 800920a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800920c:	687a      	ldr	r2, [r7, #4]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	3b04      	subs	r3, #4
 8009216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f06f 0202 	mvn.w	r2, #2
 800921e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	3b20      	subs	r3, #32
 8009224:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009226:	68fb      	ldr	r3, [r7, #12]
}
 8009228:	4618      	mov	r0, r3
 800922a:	3714      	adds	r7, #20
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr
 8009234:	08009239 	.word	0x08009239

08009238 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009238:	b480      	push	{r7}
 800923a:	b085      	sub	sp, #20
 800923c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800923e:	2300      	movs	r3, #0
 8009240:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009242:	4b12      	ldr	r3, [pc, #72]	; (800928c <prvTaskExitError+0x54>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924a:	d00a      	beq.n	8009262 <prvTaskExitError+0x2a>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	60fb      	str	r3, [r7, #12]
}
 800925e:	bf00      	nop
 8009260:	e7fe      	b.n	8009260 <prvTaskExitError+0x28>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009266:	f383 8811 	msr	BASEPRI, r3
 800926a:	f3bf 8f6f 	isb	sy
 800926e:	f3bf 8f4f 	dsb	sy
 8009272:	60bb      	str	r3, [r7, #8]
}
 8009274:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009276:	bf00      	nop
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d0fc      	beq.n	8009278 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800927e:	bf00      	nop
 8009280:	bf00      	nop
 8009282:	3714      	adds	r7, #20
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr
 800928c:	2000000c 	.word	0x2000000c

08009290 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009290:	4b07      	ldr	r3, [pc, #28]	; (80092b0 <pxCurrentTCBConst2>)
 8009292:	6819      	ldr	r1, [r3, #0]
 8009294:	6808      	ldr	r0, [r1, #0]
 8009296:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800929a:	f380 8809 	msr	PSP, r0
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f04f 0000 	mov.w	r0, #0
 80092a6:	f380 8811 	msr	BASEPRI, r0
 80092aa:	4770      	bx	lr
 80092ac:	f3af 8000 	nop.w

080092b0 <pxCurrentTCBConst2>:
 80092b0:	20000718 	.word	0x20000718
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80092b4:	bf00      	nop
 80092b6:	bf00      	nop

080092b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80092b8:	4808      	ldr	r0, [pc, #32]	; (80092dc <prvPortStartFirstTask+0x24>)
 80092ba:	6800      	ldr	r0, [r0, #0]
 80092bc:	6800      	ldr	r0, [r0, #0]
 80092be:	f380 8808 	msr	MSP, r0
 80092c2:	f04f 0000 	mov.w	r0, #0
 80092c6:	f380 8814 	msr	CONTROL, r0
 80092ca:	b662      	cpsie	i
 80092cc:	b661      	cpsie	f
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	df00      	svc	0
 80092d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80092da:	bf00      	nop
 80092dc:	e000ed08 	.word	0xe000ed08

080092e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b086      	sub	sp, #24
 80092e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80092e6:	4b46      	ldr	r3, [pc, #280]	; (8009400 <xPortStartScheduler+0x120>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a46      	ldr	r2, [pc, #280]	; (8009404 <xPortStartScheduler+0x124>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d10a      	bne.n	8009306 <xPortStartScheduler+0x26>
	__asm volatile
 80092f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092f4:	f383 8811 	msr	BASEPRI, r3
 80092f8:	f3bf 8f6f 	isb	sy
 80092fc:	f3bf 8f4f 	dsb	sy
 8009300:	613b      	str	r3, [r7, #16]
}
 8009302:	bf00      	nop
 8009304:	e7fe      	b.n	8009304 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009306:	4b3e      	ldr	r3, [pc, #248]	; (8009400 <xPortStartScheduler+0x120>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a3f      	ldr	r2, [pc, #252]	; (8009408 <xPortStartScheduler+0x128>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d10a      	bne.n	8009326 <xPortStartScheduler+0x46>
	__asm volatile
 8009310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009314:	f383 8811 	msr	BASEPRI, r3
 8009318:	f3bf 8f6f 	isb	sy
 800931c:	f3bf 8f4f 	dsb	sy
 8009320:	60fb      	str	r3, [r7, #12]
}
 8009322:	bf00      	nop
 8009324:	e7fe      	b.n	8009324 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009326:	4b39      	ldr	r3, [pc, #228]	; (800940c <xPortStartScheduler+0x12c>)
 8009328:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	b2db      	uxtb	r3, r3
 8009330:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	22ff      	movs	r2, #255	; 0xff
 8009336:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	b2db      	uxtb	r3, r3
 800933e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009340:	78fb      	ldrb	r3, [r7, #3]
 8009342:	b2db      	uxtb	r3, r3
 8009344:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009348:	b2da      	uxtb	r2, r3
 800934a:	4b31      	ldr	r3, [pc, #196]	; (8009410 <xPortStartScheduler+0x130>)
 800934c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800934e:	4b31      	ldr	r3, [pc, #196]	; (8009414 <xPortStartScheduler+0x134>)
 8009350:	2207      	movs	r2, #7
 8009352:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009354:	e009      	b.n	800936a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009356:	4b2f      	ldr	r3, [pc, #188]	; (8009414 <xPortStartScheduler+0x134>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	3b01      	subs	r3, #1
 800935c:	4a2d      	ldr	r2, [pc, #180]	; (8009414 <xPortStartScheduler+0x134>)
 800935e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009360:	78fb      	ldrb	r3, [r7, #3]
 8009362:	b2db      	uxtb	r3, r3
 8009364:	005b      	lsls	r3, r3, #1
 8009366:	b2db      	uxtb	r3, r3
 8009368:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800936a:	78fb      	ldrb	r3, [r7, #3]
 800936c:	b2db      	uxtb	r3, r3
 800936e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009372:	2b80      	cmp	r3, #128	; 0x80
 8009374:	d0ef      	beq.n	8009356 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009376:	4b27      	ldr	r3, [pc, #156]	; (8009414 <xPortStartScheduler+0x134>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f1c3 0307 	rsb	r3, r3, #7
 800937e:	2b04      	cmp	r3, #4
 8009380:	d00a      	beq.n	8009398 <xPortStartScheduler+0xb8>
	__asm volatile
 8009382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009386:	f383 8811 	msr	BASEPRI, r3
 800938a:	f3bf 8f6f 	isb	sy
 800938e:	f3bf 8f4f 	dsb	sy
 8009392:	60bb      	str	r3, [r7, #8]
}
 8009394:	bf00      	nop
 8009396:	e7fe      	b.n	8009396 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009398:	4b1e      	ldr	r3, [pc, #120]	; (8009414 <xPortStartScheduler+0x134>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	021b      	lsls	r3, r3, #8
 800939e:	4a1d      	ldr	r2, [pc, #116]	; (8009414 <xPortStartScheduler+0x134>)
 80093a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80093a2:	4b1c      	ldr	r3, [pc, #112]	; (8009414 <xPortStartScheduler+0x134>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80093aa:	4a1a      	ldr	r2, [pc, #104]	; (8009414 <xPortStartScheduler+0x134>)
 80093ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80093b6:	4b18      	ldr	r3, [pc, #96]	; (8009418 <xPortStartScheduler+0x138>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a17      	ldr	r2, [pc, #92]	; (8009418 <xPortStartScheduler+0x138>)
 80093bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80093c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80093c2:	4b15      	ldr	r3, [pc, #84]	; (8009418 <xPortStartScheduler+0x138>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a14      	ldr	r2, [pc, #80]	; (8009418 <xPortStartScheduler+0x138>)
 80093c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80093cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80093ce:	f000 f8dd 	bl	800958c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80093d2:	4b12      	ldr	r3, [pc, #72]	; (800941c <xPortStartScheduler+0x13c>)
 80093d4:	2200      	movs	r2, #0
 80093d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80093d8:	f000 f8fc 	bl	80095d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80093dc:	4b10      	ldr	r3, [pc, #64]	; (8009420 <xPortStartScheduler+0x140>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a0f      	ldr	r2, [pc, #60]	; (8009420 <xPortStartScheduler+0x140>)
 80093e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80093e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80093e8:	f7ff ff66 	bl	80092b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80093ec:	f7fe fe22 	bl	8008034 <vTaskSwitchContext>
	prvTaskExitError();
 80093f0:	f7ff ff22 	bl	8009238 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80093f4:	2300      	movs	r3, #0
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3718      	adds	r7, #24
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	e000ed00 	.word	0xe000ed00
 8009404:	410fc271 	.word	0x410fc271
 8009408:	410fc270 	.word	0x410fc270
 800940c:	e000e400 	.word	0xe000e400
 8009410:	20000d44 	.word	0x20000d44
 8009414:	20000d48 	.word	0x20000d48
 8009418:	e000ed20 	.word	0xe000ed20
 800941c:	2000000c 	.word	0x2000000c
 8009420:	e000ef34 	.word	0xe000ef34

08009424 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
	__asm volatile
 800942a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800942e:	f383 8811 	msr	BASEPRI, r3
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	607b      	str	r3, [r7, #4]
}
 800943c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800943e:	4b0f      	ldr	r3, [pc, #60]	; (800947c <vPortEnterCritical+0x58>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3301      	adds	r3, #1
 8009444:	4a0d      	ldr	r2, [pc, #52]	; (800947c <vPortEnterCritical+0x58>)
 8009446:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009448:	4b0c      	ldr	r3, [pc, #48]	; (800947c <vPortEnterCritical+0x58>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d10f      	bne.n	8009470 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009450:	4b0b      	ldr	r3, [pc, #44]	; (8009480 <vPortEnterCritical+0x5c>)
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	b2db      	uxtb	r3, r3
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00a      	beq.n	8009470 <vPortEnterCritical+0x4c>
	__asm volatile
 800945a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800945e:	f383 8811 	msr	BASEPRI, r3
 8009462:	f3bf 8f6f 	isb	sy
 8009466:	f3bf 8f4f 	dsb	sy
 800946a:	603b      	str	r3, [r7, #0]
}
 800946c:	bf00      	nop
 800946e:	e7fe      	b.n	800946e <vPortEnterCritical+0x4a>
	}
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr
 800947c:	2000000c 	.word	0x2000000c
 8009480:	e000ed04 	.word	0xe000ed04

08009484 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800948a:	4b12      	ldr	r3, [pc, #72]	; (80094d4 <vPortExitCritical+0x50>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d10a      	bne.n	80094a8 <vPortExitCritical+0x24>
	__asm volatile
 8009492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009496:	f383 8811 	msr	BASEPRI, r3
 800949a:	f3bf 8f6f 	isb	sy
 800949e:	f3bf 8f4f 	dsb	sy
 80094a2:	607b      	str	r3, [r7, #4]
}
 80094a4:	bf00      	nop
 80094a6:	e7fe      	b.n	80094a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80094a8:	4b0a      	ldr	r3, [pc, #40]	; (80094d4 <vPortExitCritical+0x50>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	3b01      	subs	r3, #1
 80094ae:	4a09      	ldr	r2, [pc, #36]	; (80094d4 <vPortExitCritical+0x50>)
 80094b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80094b2:	4b08      	ldr	r3, [pc, #32]	; (80094d4 <vPortExitCritical+0x50>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d105      	bne.n	80094c6 <vPortExitCritical+0x42>
 80094ba:	2300      	movs	r3, #0
 80094bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	f383 8811 	msr	BASEPRI, r3
}
 80094c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80094c6:	bf00      	nop
 80094c8:	370c      	adds	r7, #12
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	2000000c 	.word	0x2000000c
	...

080094e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80094e0:	f3ef 8009 	mrs	r0, PSP
 80094e4:	f3bf 8f6f 	isb	sy
 80094e8:	4b15      	ldr	r3, [pc, #84]	; (8009540 <pxCurrentTCBConst>)
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	f01e 0f10 	tst.w	lr, #16
 80094f0:	bf08      	it	eq
 80094f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80094f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094fa:	6010      	str	r0, [r2, #0]
 80094fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009500:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009504:	f380 8811 	msr	BASEPRI, r0
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f7fe fd90 	bl	8008034 <vTaskSwitchContext>
 8009514:	f04f 0000 	mov.w	r0, #0
 8009518:	f380 8811 	msr	BASEPRI, r0
 800951c:	bc09      	pop	{r0, r3}
 800951e:	6819      	ldr	r1, [r3, #0]
 8009520:	6808      	ldr	r0, [r1, #0]
 8009522:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009526:	f01e 0f10 	tst.w	lr, #16
 800952a:	bf08      	it	eq
 800952c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009530:	f380 8809 	msr	PSP, r0
 8009534:	f3bf 8f6f 	isb	sy
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	f3af 8000 	nop.w

08009540 <pxCurrentTCBConst>:
 8009540:	20000718 	.word	0x20000718
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop

08009548 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
	__asm volatile
 800954e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009552:	f383 8811 	msr	BASEPRI, r3
 8009556:	f3bf 8f6f 	isb	sy
 800955a:	f3bf 8f4f 	dsb	sy
 800955e:	607b      	str	r3, [r7, #4]
}
 8009560:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009562:	f7fe fcad 	bl	8007ec0 <xTaskIncrementTick>
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d003      	beq.n	8009574 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800956c:	4b06      	ldr	r3, [pc, #24]	; (8009588 <xPortSysTickHandler+0x40>)
 800956e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009572:	601a      	str	r2, [r3, #0]
 8009574:	2300      	movs	r3, #0
 8009576:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	f383 8811 	msr	BASEPRI, r3
}
 800957e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009580:	bf00      	nop
 8009582:	3708      	adds	r7, #8
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}
 8009588:	e000ed04 	.word	0xe000ed04

0800958c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800958c:	b480      	push	{r7}
 800958e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009590:	4b0b      	ldr	r3, [pc, #44]	; (80095c0 <vPortSetupTimerInterrupt+0x34>)
 8009592:	2200      	movs	r2, #0
 8009594:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009596:	4b0b      	ldr	r3, [pc, #44]	; (80095c4 <vPortSetupTimerInterrupt+0x38>)
 8009598:	2200      	movs	r2, #0
 800959a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800959c:	4b0a      	ldr	r3, [pc, #40]	; (80095c8 <vPortSetupTimerInterrupt+0x3c>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a0a      	ldr	r2, [pc, #40]	; (80095cc <vPortSetupTimerInterrupt+0x40>)
 80095a2:	fba2 2303 	umull	r2, r3, r2, r3
 80095a6:	099b      	lsrs	r3, r3, #6
 80095a8:	4a09      	ldr	r2, [pc, #36]	; (80095d0 <vPortSetupTimerInterrupt+0x44>)
 80095aa:	3b01      	subs	r3, #1
 80095ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80095ae:	4b04      	ldr	r3, [pc, #16]	; (80095c0 <vPortSetupTimerInterrupt+0x34>)
 80095b0:	2207      	movs	r2, #7
 80095b2:	601a      	str	r2, [r3, #0]
}
 80095b4:	bf00      	nop
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop
 80095c0:	e000e010 	.word	0xe000e010
 80095c4:	e000e018 	.word	0xe000e018
 80095c8:	20000000 	.word	0x20000000
 80095cc:	10624dd3 	.word	0x10624dd3
 80095d0:	e000e014 	.word	0xe000e014

080095d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80095d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80095e4 <vPortEnableVFP+0x10>
 80095d8:	6801      	ldr	r1, [r0, #0]
 80095da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80095de:	6001      	str	r1, [r0, #0]
 80095e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80095e2:	bf00      	nop
 80095e4:	e000ed88 	.word	0xe000ed88

080095e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80095ee:	f3ef 8305 	mrs	r3, IPSR
 80095f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2b0f      	cmp	r3, #15
 80095f8:	d914      	bls.n	8009624 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80095fa:	4a17      	ldr	r2, [pc, #92]	; (8009658 <vPortValidateInterruptPriority+0x70>)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	4413      	add	r3, r2
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009604:	4b15      	ldr	r3, [pc, #84]	; (800965c <vPortValidateInterruptPriority+0x74>)
 8009606:	781b      	ldrb	r3, [r3, #0]
 8009608:	7afa      	ldrb	r2, [r7, #11]
 800960a:	429a      	cmp	r2, r3
 800960c:	d20a      	bcs.n	8009624 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800960e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009612:	f383 8811 	msr	BASEPRI, r3
 8009616:	f3bf 8f6f 	isb	sy
 800961a:	f3bf 8f4f 	dsb	sy
 800961e:	607b      	str	r3, [r7, #4]
}
 8009620:	bf00      	nop
 8009622:	e7fe      	b.n	8009622 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009624:	4b0e      	ldr	r3, [pc, #56]	; (8009660 <vPortValidateInterruptPriority+0x78>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800962c:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <vPortValidateInterruptPriority+0x7c>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	429a      	cmp	r2, r3
 8009632:	d90a      	bls.n	800964a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
 8009644:	603b      	str	r3, [r7, #0]
}
 8009646:	bf00      	nop
 8009648:	e7fe      	b.n	8009648 <vPortValidateInterruptPriority+0x60>
	}
 800964a:	bf00      	nop
 800964c:	3714      	adds	r7, #20
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr
 8009656:	bf00      	nop
 8009658:	e000e3f0 	.word	0xe000e3f0
 800965c:	20000d44 	.word	0x20000d44
 8009660:	e000ed0c 	.word	0xe000ed0c
 8009664:	20000d48 	.word	0x20000d48

08009668 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b08a      	sub	sp, #40	; 0x28
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009670:	2300      	movs	r3, #0
 8009672:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009674:	f7fe fb68 	bl	8007d48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009678:	4b5b      	ldr	r3, [pc, #364]	; (80097e8 <pvPortMalloc+0x180>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d101      	bne.n	8009684 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009680:	f000 f920 	bl	80098c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009684:	4b59      	ldr	r3, [pc, #356]	; (80097ec <pvPortMalloc+0x184>)
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4013      	ands	r3, r2
 800968c:	2b00      	cmp	r3, #0
 800968e:	f040 8093 	bne.w	80097b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d01d      	beq.n	80096d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009698:	2208      	movs	r2, #8
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	4413      	add	r3, r2
 800969e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f003 0307 	and.w	r3, r3, #7
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d014      	beq.n	80096d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f023 0307 	bic.w	r3, r3, #7
 80096b0:	3308      	adds	r3, #8
 80096b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f003 0307 	and.w	r3, r3, #7
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00a      	beq.n	80096d4 <pvPortMalloc+0x6c>
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096c2:	f383 8811 	msr	BASEPRI, r3
 80096c6:	f3bf 8f6f 	isb	sy
 80096ca:	f3bf 8f4f 	dsb	sy
 80096ce:	617b      	str	r3, [r7, #20]
}
 80096d0:	bf00      	nop
 80096d2:	e7fe      	b.n	80096d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d06e      	beq.n	80097b8 <pvPortMalloc+0x150>
 80096da:	4b45      	ldr	r3, [pc, #276]	; (80097f0 <pvPortMalloc+0x188>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d869      	bhi.n	80097b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80096e4:	4b43      	ldr	r3, [pc, #268]	; (80097f4 <pvPortMalloc+0x18c>)
 80096e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80096e8:	4b42      	ldr	r3, [pc, #264]	; (80097f4 <pvPortMalloc+0x18c>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096ee:	e004      	b.n	80096fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80096f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80096f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	429a      	cmp	r2, r3
 8009702:	d903      	bls.n	800970c <pvPortMalloc+0xa4>
 8009704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1f1      	bne.n	80096f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800970c:	4b36      	ldr	r3, [pc, #216]	; (80097e8 <pvPortMalloc+0x180>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009712:	429a      	cmp	r2, r3
 8009714:	d050      	beq.n	80097b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009716:	6a3b      	ldr	r3, [r7, #32]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2208      	movs	r2, #8
 800971c:	4413      	add	r3, r2
 800971e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	6a3b      	ldr	r3, [r7, #32]
 8009726:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800972a:	685a      	ldr	r2, [r3, #4]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	1ad2      	subs	r2, r2, r3
 8009730:	2308      	movs	r3, #8
 8009732:	005b      	lsls	r3, r3, #1
 8009734:	429a      	cmp	r2, r3
 8009736:	d91f      	bls.n	8009778 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4413      	add	r3, r2
 800973e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	f003 0307 	and.w	r3, r3, #7
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00a      	beq.n	8009760 <pvPortMalloc+0xf8>
	__asm volatile
 800974a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974e:	f383 8811 	msr	BASEPRI, r3
 8009752:	f3bf 8f6f 	isb	sy
 8009756:	f3bf 8f4f 	dsb	sy
 800975a:	613b      	str	r3, [r7, #16]
}
 800975c:	bf00      	nop
 800975e:	e7fe      	b.n	800975e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009762:	685a      	ldr	r2, [r3, #4]
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	1ad2      	subs	r2, r2, r3
 8009768:	69bb      	ldr	r3, [r7, #24]
 800976a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800976c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009772:	69b8      	ldr	r0, [r7, #24]
 8009774:	f000 f908 	bl	8009988 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009778:	4b1d      	ldr	r3, [pc, #116]	; (80097f0 <pvPortMalloc+0x188>)
 800977a:	681a      	ldr	r2, [r3, #0]
 800977c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	4a1b      	ldr	r2, [pc, #108]	; (80097f0 <pvPortMalloc+0x188>)
 8009784:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009786:	4b1a      	ldr	r3, [pc, #104]	; (80097f0 <pvPortMalloc+0x188>)
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	4b1b      	ldr	r3, [pc, #108]	; (80097f8 <pvPortMalloc+0x190>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	429a      	cmp	r2, r3
 8009790:	d203      	bcs.n	800979a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009792:	4b17      	ldr	r3, [pc, #92]	; (80097f0 <pvPortMalloc+0x188>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a18      	ldr	r2, [pc, #96]	; (80097f8 <pvPortMalloc+0x190>)
 8009798:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800979a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979c:	685a      	ldr	r2, [r3, #4]
 800979e:	4b13      	ldr	r3, [pc, #76]	; (80097ec <pvPortMalloc+0x184>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	431a      	orrs	r2, r3
 80097a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80097a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097aa:	2200      	movs	r2, #0
 80097ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80097ae:	4b13      	ldr	r3, [pc, #76]	; (80097fc <pvPortMalloc+0x194>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	3301      	adds	r3, #1
 80097b4:	4a11      	ldr	r2, [pc, #68]	; (80097fc <pvPortMalloc+0x194>)
 80097b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80097b8:	f7fe fad4 	bl	8007d64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80097bc:	69fb      	ldr	r3, [r7, #28]
 80097be:	f003 0307 	and.w	r3, r3, #7
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00a      	beq.n	80097dc <pvPortMalloc+0x174>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	60fb      	str	r3, [r7, #12]
}
 80097d8:	bf00      	nop
 80097da:	e7fe      	b.n	80097da <pvPortMalloc+0x172>
	return pvReturn;
 80097dc:	69fb      	ldr	r3, [r7, #28]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3728      	adds	r7, #40	; 0x28
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	2000190c 	.word	0x2000190c
 80097ec:	20001920 	.word	0x20001920
 80097f0:	20001910 	.word	0x20001910
 80097f4:	20001904 	.word	0x20001904
 80097f8:	20001914 	.word	0x20001914
 80097fc:	20001918 	.word	0x20001918

08009800 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b086      	sub	sp, #24
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d04d      	beq.n	80098ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009812:	2308      	movs	r3, #8
 8009814:	425b      	negs	r3, r3
 8009816:	697a      	ldr	r2, [r7, #20]
 8009818:	4413      	add	r3, r2
 800981a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	685a      	ldr	r2, [r3, #4]
 8009824:	4b24      	ldr	r3, [pc, #144]	; (80098b8 <vPortFree+0xb8>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4013      	ands	r3, r2
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10a      	bne.n	8009844 <vPortFree+0x44>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	60fb      	str	r3, [r7, #12]
}
 8009840:	bf00      	nop
 8009842:	e7fe      	b.n	8009842 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00a      	beq.n	8009862 <vPortFree+0x62>
	__asm volatile
 800984c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009850:	f383 8811 	msr	BASEPRI, r3
 8009854:	f3bf 8f6f 	isb	sy
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	60bb      	str	r3, [r7, #8]
}
 800985e:	bf00      	nop
 8009860:	e7fe      	b.n	8009860 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	685a      	ldr	r2, [r3, #4]
 8009866:	4b14      	ldr	r3, [pc, #80]	; (80098b8 <vPortFree+0xb8>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4013      	ands	r3, r2
 800986c:	2b00      	cmp	r3, #0
 800986e:	d01e      	beq.n	80098ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d11a      	bne.n	80098ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	685a      	ldr	r2, [r3, #4]
 800987c:	4b0e      	ldr	r3, [pc, #56]	; (80098b8 <vPortFree+0xb8>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	43db      	mvns	r3, r3
 8009882:	401a      	ands	r2, r3
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009888:	f7fe fa5e 	bl	8007d48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	4b0a      	ldr	r3, [pc, #40]	; (80098bc <vPortFree+0xbc>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4413      	add	r3, r2
 8009896:	4a09      	ldr	r2, [pc, #36]	; (80098bc <vPortFree+0xbc>)
 8009898:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800989a:	6938      	ldr	r0, [r7, #16]
 800989c:	f000 f874 	bl	8009988 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80098a0:	4b07      	ldr	r3, [pc, #28]	; (80098c0 <vPortFree+0xc0>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	3301      	adds	r3, #1
 80098a6:	4a06      	ldr	r2, [pc, #24]	; (80098c0 <vPortFree+0xc0>)
 80098a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80098aa:	f7fe fa5b 	bl	8007d64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80098ae:	bf00      	nop
 80098b0:	3718      	adds	r7, #24
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	20001920 	.word	0x20001920
 80098bc:	20001910 	.word	0x20001910
 80098c0:	2000191c 	.word	0x2000191c

080098c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80098ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80098ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80098d0:	4b27      	ldr	r3, [pc, #156]	; (8009970 <prvHeapInit+0xac>)
 80098d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00c      	beq.n	80098f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3307      	adds	r3, #7
 80098e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f023 0307 	bic.w	r3, r3, #7
 80098ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	1ad3      	subs	r3, r2, r3
 80098f2:	4a1f      	ldr	r2, [pc, #124]	; (8009970 <prvHeapInit+0xac>)
 80098f4:	4413      	add	r3, r2
 80098f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80098fc:	4a1d      	ldr	r2, [pc, #116]	; (8009974 <prvHeapInit+0xb0>)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009902:	4b1c      	ldr	r3, [pc, #112]	; (8009974 <prvHeapInit+0xb0>)
 8009904:	2200      	movs	r2, #0
 8009906:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	68ba      	ldr	r2, [r7, #8]
 800990c:	4413      	add	r3, r2
 800990e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009910:	2208      	movs	r2, #8
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	1a9b      	subs	r3, r3, r2
 8009916:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f023 0307 	bic.w	r3, r3, #7
 800991e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	4a15      	ldr	r2, [pc, #84]	; (8009978 <prvHeapInit+0xb4>)
 8009924:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009926:	4b14      	ldr	r3, [pc, #80]	; (8009978 <prvHeapInit+0xb4>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	2200      	movs	r2, #0
 800992c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800992e:	4b12      	ldr	r3, [pc, #72]	; (8009978 <prvHeapInit+0xb4>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2200      	movs	r2, #0
 8009934:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	1ad2      	subs	r2, r2, r3
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009944:	4b0c      	ldr	r3, [pc, #48]	; (8009978 <prvHeapInit+0xb4>)
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	4a0a      	ldr	r2, [pc, #40]	; (800997c <prvHeapInit+0xb8>)
 8009952:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	4a09      	ldr	r2, [pc, #36]	; (8009980 <prvHeapInit+0xbc>)
 800995a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800995c:	4b09      	ldr	r3, [pc, #36]	; (8009984 <prvHeapInit+0xc0>)
 800995e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009962:	601a      	str	r2, [r3, #0]
}
 8009964:	bf00      	nop
 8009966:	3714      	adds	r7, #20
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr
 8009970:	20000d4c 	.word	0x20000d4c
 8009974:	20001904 	.word	0x20001904
 8009978:	2000190c 	.word	0x2000190c
 800997c:	20001914 	.word	0x20001914
 8009980:	20001910 	.word	0x20001910
 8009984:	20001920 	.word	0x20001920

08009988 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009990:	4b28      	ldr	r3, [pc, #160]	; (8009a34 <prvInsertBlockIntoFreeList+0xac>)
 8009992:	60fb      	str	r3, [r7, #12]
 8009994:	e002      	b.n	800999c <prvInsertBlockIntoFreeList+0x14>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	60fb      	str	r3, [r7, #12]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d8f7      	bhi.n	8009996 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	68ba      	ldr	r2, [r7, #8]
 80099b0:	4413      	add	r3, r2
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d108      	bne.n	80099ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	685a      	ldr	r2, [r3, #4]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	441a      	add	r2, r3
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	68ba      	ldr	r2, [r7, #8]
 80099d4:	441a      	add	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	429a      	cmp	r2, r3
 80099dc:	d118      	bne.n	8009a10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	4b15      	ldr	r3, [pc, #84]	; (8009a38 <prvInsertBlockIntoFreeList+0xb0>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d00d      	beq.n	8009a06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	685a      	ldr	r2, [r3, #4]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	441a      	add	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	601a      	str	r2, [r3, #0]
 8009a04:	e008      	b.n	8009a18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009a06:	4b0c      	ldr	r3, [pc, #48]	; (8009a38 <prvInsertBlockIntoFreeList+0xb0>)
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	601a      	str	r2, [r3, #0]
 8009a0e:	e003      	b.n	8009a18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d002      	beq.n	8009a26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	687a      	ldr	r2, [r7, #4]
 8009a24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a26:	bf00      	nop
 8009a28:	3714      	adds	r7, #20
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a30:	4770      	bx	lr
 8009a32:	bf00      	nop
 8009a34:	20001904 	.word	0x20001904
 8009a38:	2000190c 	.word	0x2000190c

08009a3c <__libc_init_array>:
 8009a3c:	b570      	push	{r4, r5, r6, lr}
 8009a3e:	4d0d      	ldr	r5, [pc, #52]	; (8009a74 <__libc_init_array+0x38>)
 8009a40:	4c0d      	ldr	r4, [pc, #52]	; (8009a78 <__libc_init_array+0x3c>)
 8009a42:	1b64      	subs	r4, r4, r5
 8009a44:	10a4      	asrs	r4, r4, #2
 8009a46:	2600      	movs	r6, #0
 8009a48:	42a6      	cmp	r6, r4
 8009a4a:	d109      	bne.n	8009a60 <__libc_init_array+0x24>
 8009a4c:	4d0b      	ldr	r5, [pc, #44]	; (8009a7c <__libc_init_array+0x40>)
 8009a4e:	4c0c      	ldr	r4, [pc, #48]	; (8009a80 <__libc_init_array+0x44>)
 8009a50:	f000 f88a 	bl	8009b68 <_init>
 8009a54:	1b64      	subs	r4, r4, r5
 8009a56:	10a4      	asrs	r4, r4, #2
 8009a58:	2600      	movs	r6, #0
 8009a5a:	42a6      	cmp	r6, r4
 8009a5c:	d105      	bne.n	8009a6a <__libc_init_array+0x2e>
 8009a5e:	bd70      	pop	{r4, r5, r6, pc}
 8009a60:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a64:	4798      	blx	r3
 8009a66:	3601      	adds	r6, #1
 8009a68:	e7ee      	b.n	8009a48 <__libc_init_array+0xc>
 8009a6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a6e:	4798      	blx	r3
 8009a70:	3601      	adds	r6, #1
 8009a72:	e7f2      	b.n	8009a5a <__libc_init_array+0x1e>
 8009a74:	08009cec 	.word	0x08009cec
 8009a78:	08009cec 	.word	0x08009cec
 8009a7c:	08009cec 	.word	0x08009cec
 8009a80:	08009cf0 	.word	0x08009cf0

08009a84 <__itoa>:
 8009a84:	1e93      	subs	r3, r2, #2
 8009a86:	2b22      	cmp	r3, #34	; 0x22
 8009a88:	b510      	push	{r4, lr}
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	d904      	bls.n	8009a98 <__itoa+0x14>
 8009a8e:	2300      	movs	r3, #0
 8009a90:	700b      	strb	r3, [r1, #0]
 8009a92:	461c      	mov	r4, r3
 8009a94:	4620      	mov	r0, r4
 8009a96:	bd10      	pop	{r4, pc}
 8009a98:	2a0a      	cmp	r2, #10
 8009a9a:	d109      	bne.n	8009ab0 <__itoa+0x2c>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	da07      	bge.n	8009ab0 <__itoa+0x2c>
 8009aa0:	232d      	movs	r3, #45	; 0x2d
 8009aa2:	700b      	strb	r3, [r1, #0]
 8009aa4:	4240      	negs	r0, r0
 8009aa6:	2101      	movs	r1, #1
 8009aa8:	4421      	add	r1, r4
 8009aaa:	f000 f81b 	bl	8009ae4 <__utoa>
 8009aae:	e7f1      	b.n	8009a94 <__itoa+0x10>
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	e7f9      	b.n	8009aa8 <__itoa+0x24>

08009ab4 <itoa>:
 8009ab4:	f7ff bfe6 	b.w	8009a84 <__itoa>

08009ab8 <memcpy>:
 8009ab8:	440a      	add	r2, r1
 8009aba:	4291      	cmp	r1, r2
 8009abc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ac0:	d100      	bne.n	8009ac4 <memcpy+0xc>
 8009ac2:	4770      	bx	lr
 8009ac4:	b510      	push	{r4, lr}
 8009ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ace:	4291      	cmp	r1, r2
 8009ad0:	d1f9      	bne.n	8009ac6 <memcpy+0xe>
 8009ad2:	bd10      	pop	{r4, pc}

08009ad4 <memset>:
 8009ad4:	4402      	add	r2, r0
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d100      	bne.n	8009ade <memset+0xa>
 8009adc:	4770      	bx	lr
 8009ade:	f803 1b01 	strb.w	r1, [r3], #1
 8009ae2:	e7f9      	b.n	8009ad8 <memset+0x4>

08009ae4 <__utoa>:
 8009ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ae6:	4c1f      	ldr	r4, [pc, #124]	; (8009b64 <__utoa+0x80>)
 8009ae8:	b08b      	sub	sp, #44	; 0x2c
 8009aea:	4605      	mov	r5, r0
 8009aec:	460b      	mov	r3, r1
 8009aee:	466e      	mov	r6, sp
 8009af0:	f104 0c20 	add.w	ip, r4, #32
 8009af4:	6820      	ldr	r0, [r4, #0]
 8009af6:	6861      	ldr	r1, [r4, #4]
 8009af8:	4637      	mov	r7, r6
 8009afa:	c703      	stmia	r7!, {r0, r1}
 8009afc:	3408      	adds	r4, #8
 8009afe:	4564      	cmp	r4, ip
 8009b00:	463e      	mov	r6, r7
 8009b02:	d1f7      	bne.n	8009af4 <__utoa+0x10>
 8009b04:	7921      	ldrb	r1, [r4, #4]
 8009b06:	7139      	strb	r1, [r7, #4]
 8009b08:	1e91      	subs	r1, r2, #2
 8009b0a:	6820      	ldr	r0, [r4, #0]
 8009b0c:	6038      	str	r0, [r7, #0]
 8009b0e:	2922      	cmp	r1, #34	; 0x22
 8009b10:	f04f 0100 	mov.w	r1, #0
 8009b14:	d904      	bls.n	8009b20 <__utoa+0x3c>
 8009b16:	7019      	strb	r1, [r3, #0]
 8009b18:	460b      	mov	r3, r1
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	b00b      	add	sp, #44	; 0x2c
 8009b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b20:	1e58      	subs	r0, r3, #1
 8009b22:	4684      	mov	ip, r0
 8009b24:	fbb5 f7f2 	udiv	r7, r5, r2
 8009b28:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8009b2c:	fb02 5617 	mls	r6, r2, r7, r5
 8009b30:	4476      	add	r6, lr
 8009b32:	460c      	mov	r4, r1
 8009b34:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009b38:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009b3c:	462e      	mov	r6, r5
 8009b3e:	42b2      	cmp	r2, r6
 8009b40:	f101 0101 	add.w	r1, r1, #1
 8009b44:	463d      	mov	r5, r7
 8009b46:	d9ed      	bls.n	8009b24 <__utoa+0x40>
 8009b48:	2200      	movs	r2, #0
 8009b4a:	545a      	strb	r2, [r3, r1]
 8009b4c:	1919      	adds	r1, r3, r4
 8009b4e:	1aa5      	subs	r5, r4, r2
 8009b50:	42aa      	cmp	r2, r5
 8009b52:	dae2      	bge.n	8009b1a <__utoa+0x36>
 8009b54:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009b58:	780e      	ldrb	r6, [r1, #0]
 8009b5a:	7006      	strb	r6, [r0, #0]
 8009b5c:	3201      	adds	r2, #1
 8009b5e:	f801 5901 	strb.w	r5, [r1], #-1
 8009b62:	e7f4      	b.n	8009b4e <__utoa+0x6a>
 8009b64:	08009cbc 	.word	0x08009cbc

08009b68 <_init>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	bf00      	nop
 8009b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b6e:	bc08      	pop	{r3}
 8009b70:	469e      	mov	lr, r3
 8009b72:	4770      	bx	lr

08009b74 <_fini>:
 8009b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b76:	bf00      	nop
 8009b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b7a:	bc08      	pop	{r3}
 8009b7c:	469e      	mov	lr, r3
 8009b7e:	4770      	bx	lr
