// Seed: 1114846584
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output uwire id_2,
    inout tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input wire id_8
);
  assign id_5 = 1 == "";
  pmos #({1 == id_4, 1 | (id_6)}) ((id_7), 1'b0, id_0);
  wire id_10;
  wire id_11;
  wor  id_12;
  assign id_12 = 1'd0;
endmodule
module module_1 (
    inout tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_20,
    output supply0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input tri id_11,
    output wor id_12,
    output wand id_13,
    input supply0 id_14,
    output wor id_15,
    input wand id_16,
    input supply1 id_17,
    output supply0 id_18
);
  wire id_21;
  module_0(
      id_0, id_15, id_18, id_0, id_3, id_18, id_14, id_0, id_14
  );
  wire id_22 = 1'b0;
endmodule
