library ieee;
use ieee.std_logic_1164.all;

-- Entity for the SR latch with enable
entity enabledSRLatch is
    port (
        i_set   : in  std_logic;
        i_reset : in  std_logic;
        i_enable: in  std_logic;
        o_q     : out std_logic;
        o_qBar  : out std_logic
    );
end enabledSRLatch;

-- Architecture for the SR latch with enable
architecture Behavioral of enabledSRLatch is
    signal q_int : std_logic := '0';
begin
    process(i_set, i_reset)
    begin
        if i_reset = '1' then
            q_int <= '0';
        elsif i_set = '1' then
            q_int <= '1';
        end if;
    end process;

    -- Output controlled by the enable signal
    process(i_enable)
    begin
        if i_enable = '1' then
            o_q <= q_int;
            o_qBar <= not q_int;
        end if;
    end process;

end Behavioral;
