
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version P-2019.03 for linux64 - Feb 27, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Set the technology
set_host_options -max_cores 16
1
set search_path "/afs/andrew.cmu.edu/course/18/743/backend/45nm_Nangate/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/
				/afs/ece/support/synopsys/synopsys.release/syn-vJ-2014.09-SP4/libraries/syn 
				/afs/ece/support/synopsys/2002.09/share/image/usr/local/synopsys/2002.09/libraries/syn/ 
				../../src/snl_neuron/rtl/";
/afs/andrew.cmu.edu/course/18/743/backend/45nm_Nangate/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/
    /afs/ece/support/synopsys/synopsys.release/syn-vJ-2014.09-SP4/libraries/syn 
    /afs/ece/support/synopsys/2002.09/share/image/usr/local/synopsys/2002.09/libraries/syn/ 
    ../../src/snl_neuron/rtl/
set target_library "NangateOpenCellLibrary_typical.db";
NangateOpenCellLibrary_typical.db
#set symbol_library "cmulib18.sdb";
set synthetic_library {standard.sldb dw_foundation.sldb}
standard.sldb dw_foundation.sldb
set link_library {"*" NangateOpenCellLibrary_typical.db dw_foundation.sldb}
"*" NangateOpenCellLibrary_typical.db dw_foundation.sldb
set synlib_wait_for_design_license {DesignWare-Foundation}
DesignWare-Foundation
# generate reports and save them to a file
set OUT_DIR ./out
./out
set REP_DIR ./rep
./rep
set RTL_DIR ../../src/rtl/
../../src/rtl/
set AREA_RPT $REP_DIR/onoff_area.rpt
./rep/onoff_area.rpt
set TIME_RPT $REP_DIR/onoff_time.rpt
./rep/onoff_time.rpt
set POWER_RPT $REP_DIR/onoff_power.rpt
./rep/onoff_power.rpt
set top_mdl onoff_filter_comp_center
onoff_filter_comp_center
define_design_lib WORK -path "./work"
1
# Small loop to read in several files
set all_files {../../src/rtl/neuron_snl_grl.sv}
../../src/rtl/neuron_snl_grl.sv
foreach file $all_files {
 set module_source "$file"
 set both "{$module_source}"
 read_file -f sverilog $both
 analyze -format sverilog $both 
}
Loading db file '/afs/andrew.cmu.edu/course/18/743/backend/45nm_Nangate/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.db'
Loading db file '/afs/ece/support/synopsys/synopsys.release/syn-vJ-2014.09-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/afs/ece/support/synopsys/synopsys.release/P-Foundation/2019.03/syn/P-2019.03/libraries/syn/gtech.db'
Loading db file '/afs/ece/support/synopsys/synopsys.release/P-Foundation/2019.03/syn/P-2019.03/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading sverilog file '/afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/src/rtl/neuron_snl_grl.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/src/rtl/neuron_snl_grl.sv

Inferred memory devices in process
	in routine earlier_than line 103 in file
		'/afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/src/rtl/neuron_snl_grl.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|        y_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/src/rtl/top_wrapper.db:top_wrapper'
Warning:  File /afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/SYNTH/onoff_filter/work/bitonic_sort_32-verilog.pvl not found, or does not contain a usable description of bitonic_sort_32. (ELAB-320)
Warning:  File /afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/SYNTH/onoff_filter/work/bitonic_sort_32-verilog.pvl not found, or does not contain a usable description of bitonic_sort_32. (ELAB-320)
Loaded 6 designs.
Current design is 'top_wrapper'.
Running PRESTO HDLC
Compiling source file ../../src/rtl/neuron_snl_grl.sv
Presto compilation completed successfully.
elaborate $top_mdl
Running PRESTO HDLC
Presto compilation completed successfully. (onoff_filter_comp_center)
Elaborated 1 design.
Current design is now 'onoff_filter_comp_center'.
Information: Building the design 'bitonic_sort_32' instantiated from design 'onoff_filter_comp_center' with
	the parameters "N=3". (HDL-193)
Presto compilation completed successfully. (bitonic_sort_32_N3)
Information: Building the design 'bitonic_sort_32' instantiated from design 'bitonic_sort_32_N3' with
	the parameters "2,4". (HDL-193)
Presto compilation completed successfully. (bitonic_sort_32_N2_INPUT_SIZE4)
1
link

  Linking design 'onoff_filter_comp_center'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/SYNTH/onoff_filter/onoff_filter_comp_center.db, etc
  NangateOpenCellLibrary (library) /afs/andrew.cmu.edu/course/18/743/backend/45nm_Nangate/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.db
  dw_foundation.sldb (library) /afs/ece/support/synopsys/synopsys.release/syn-vJ-2014.09-SP4/libraries/syn/dw_foundation.sldb

1
uniquify
Information: Uniquified 2 instances of design 'earlier_than'. (OPT-1056)
Information: Uniquified 24 instances of design 'bitonic_sort_2'. (OPT-1056)
Information: Uniquified 2 instances of design 'bitonic_sort_32_N2_INPUT_SIZE4'. (OPT-1056)
1
set_wire_load_model -name 5K_hvratio_1_1
1
# to avoid 'assign' statements
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Specify clock constraints
#source ../../tcl/snl_time.tcl
set_max_fanout 50 [get_designs $top_mdl]
1
# Uniquify (optional) and compile
check_design
 
****************************************
check_design summary:
Version:     P-2019.03
Date:        Tue Apr 19 20:08:29 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Nets                                                                6
    Unloaded nets (LINT-2)                                          6
--------------------------------------------------------------------------------

Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[7]' driven by pin 'edgeSort8/sorted_out[7]' has no loads. (LINT-2)
Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[6]' driven by pin 'edgeSort8/sorted_out[6]' has no loads. (LINT-2)
Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[5]' driven by pin 'edgeSort8/sorted_out[5]' has no loads. (LINT-2)
Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[2]' driven by pin 'edgeSort8/sorted_out[2]' has no loads. (LINT-2)
Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[1]' driven by pin 'edgeSort8/sorted_out[1]' has no loads. (LINT-2)
Warning: In design 'onoff_filter_comp_center', net 'sorted_edges[0]' driven by pin 'edgeSort8/sorted_out[0]' has no loads. (LINT-2)
1
# compile -map_effort low
compile -map_effort high -boundary_optimization
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.0 |     *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.4 |           |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'earlier_than_0'
  Processing 'bitonic_sort_2_12'
  Processing 'bitonic_sort_32_N2_INPUT_SIZE4_0'
  Processing 'bitonic_sort_32_N3'
  Processing 'onoff_filter_comp_center'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'onoff_filter_comp_center' has no optimization constraints set. (OPT-108)
Information: Removing unused design 'bitonic_sort_2_12'. (OPT-1055)
Information: Removing unused design 'bitonic_sort_2_15'. (OPT-1055)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Structuring 'bitonic_sort_2_22'
  Mapping 'bitonic_sort_2_22'
  Structuring 'bitonic_sort_2_21'
  Mapping 'bitonic_sort_2_21'
  Structuring 'bitonic_sort_2_20'
  Mapping 'bitonic_sort_2_20'
  Structuring 'bitonic_sort_2_19'
  Mapping 'bitonic_sort_2_19'
  Structuring 'bitonic_sort_2_18'
  Mapping 'bitonic_sort_2_18'
  Structuring 'bitonic_sort_2_17'
  Mapping 'bitonic_sort_2_17'
  Structuring 'bitonic_sort_2_16'
  Mapping 'bitonic_sort_2_16'
  Structuring 'bitonic_sort_2_14'
  Mapping 'bitonic_sort_2_14'
  Structuring 'bitonic_sort_2_13'
  Mapping 'bitonic_sort_2_13'
  Structuring 'bitonic_sort_2_11'
  Mapping 'bitonic_sort_2_11'
  Structuring 'bitonic_sort_2_10'
  Mapping 'bitonic_sort_2_10'
  Structuring 'bitonic_sort_2_9'
  Mapping 'bitonic_sort_2_9'
  Structuring 'bitonic_sort_2_8'
  Mapping 'bitonic_sort_2_8'
  Structuring 'bitonic_sort_2_7'
  Mapping 'bitonic_sort_2_7'
  Structuring 'bitonic_sort_2_6'
  Mapping 'bitonic_sort_2_6'
  Structuring 'bitonic_sort_2_5'
  Mapping 'bitonic_sort_2_5'
  Structuring 'bitonic_sort_2_4'
  Mapping 'bitonic_sort_2_4'
  Structuring 'bitonic_sort_2_3'
  Mapping 'bitonic_sort_2_3'
  Structuring 'bitonic_sort_2_2'
  Mapping 'bitonic_sort_2_2'
  Structuring 'bitonic_sort_2_1'
  Mapping 'bitonic_sort_2_1'
  Structuring 'bitonic_sort_2_0'
  Mapping 'bitonic_sort_2_0'
  Structuring 'bitonic_sort_2_23'
  Mapping 'bitonic_sort_2_23'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
    0:00:00      54.3      0.00       0.0       0.0                          
Loading db file '/afs/andrew.cmu.edu/course/18/743/backend/45nm_Nangate/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#compile -ungroup_all -map_effort medium
#remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
# change naming rules
set bus_inference_style {%s[%d]} 
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "A-Z a-z 0-9 _" -max_length 255 -type cell 
1
define_name_rules name_rule -allowed "A-Z a-z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*""cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
# Outputs
if {![file exists ${OUT_DIR}]} {
  file mkdir ${OUT_DIR}
  puts "Creating directory ${OUT_DIR}"
}
if {![file exists ${REP_DIR}]} {
  file mkdir ${REP_DIR}
  puts "Creating directory ${REP_DIR}"
}
write -format verilog -hierarchy -output $OUT_DIR/{$top_mdl}_netlist.v
Writing verilog file '/afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/SYNTH/onoff_filter/out/{onoff_filter_comp_center}_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf -version 1.0 $OUT_DIR/{$top_mdl}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/andrew.cmu.edu/usr7/zhengfaz/private/18743/18743-proj-sensoryEncode/lab2/SYNTH/onoff_filter/out/{onoff_filter_comp_center}.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
redirect $AREA_RPT { report_area -hierarchy }
# type 'man report_timing' withing DC shell to see what these options mean
#redirect $TIME_RPT { report_timing -path full -delay max -max_paths 1 -nworst 1 -true }
redirect $TIME_RPT { report_timing -path full -delay_type max -max_paths 100 -nworst 100 }
redirect $POWER_RPT { report_power }
report_area -hierarchy > new_area.rpt
exit

Thank you...
