
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity detectorSecuencia is
    Port ( clk : in std_logic;
           rst : in std_logic;
             d : in std_logic;
        salida : out std_logic);
end detectorSecuencia;

architecture Behavioral of detectorSecuencia is

begin


end Behavioral;
