<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>GTX transceivers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="GTH transceivers" href="gth.html" />
    <link rel="prev" title="GTP transceivers" href="gtp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 7</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express Gen2 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie3.html">PCI Express Gen3 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">GTX transceivers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#gtx-common"><code class="docutils literal notranslate"><span class="pre">GTX_COMMON</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#gtx-channel"><code class="docutils literal notranslate"><span class="pre">GTX_CHANNEL</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtz.html">GTZ transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 7</a></li>
      <li class="breadcrumb-item active">GTX transceivers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex7/gtx.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="gtx-transceivers">
<span id="virtex7-gtx"></span><h1>GTX transceivers<a class="headerlink" href="#gtx-transceivers" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="gtx-common">
<h2><code class="docutils literal notranslate"><span class="pre">GTX_COMMON</span></code><a class="headerlink" href="#gtx-common" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[0]">GTX_COMMON:DRP00[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[1]">GTX_COMMON:DRP00[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[0]">GTX_COMMON:DRP30[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[0]">GTX_COMMON:QPLL_INIT_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[1]">GTX_COMMON:DRP30[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[1]">GTX_COMMON:QPLL_INIT_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[2]">GTX_COMMON:DRP00[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[3]">GTX_COMMON:DRP00[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[2]">GTX_COMMON:DRP30[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[2]">GTX_COMMON:QPLL_INIT_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[3]">GTX_COMMON:DRP30[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[3]">GTX_COMMON:QPLL_INIT_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[4]">GTX_COMMON:DRP00[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[5]">GTX_COMMON:DRP00[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[4]">GTX_COMMON:DRP30[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[4]">GTX_COMMON:QPLL_INIT_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[5]">GTX_COMMON:DRP30[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[5]">GTX_COMMON:QPLL_INIT_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[6]">GTX_COMMON:DRP00[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[7]">GTX_COMMON:DRP00[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[6]">GTX_COMMON:DRP30[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[6]">GTX_COMMON:QPLL_INIT_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[7]">GTX_COMMON:DRP30[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[7]">GTX_COMMON:QPLL_INIT_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[8]">GTX_COMMON:DRP00[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[9]">GTX_COMMON:DRP00[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[8]">GTX_COMMON:DRP30[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[8]">GTX_COMMON:QPLL_INIT_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[9]">GTX_COMMON:DRP30[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[9]">GTX_COMMON:QPLL_INIT_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[10]">GTX_COMMON:DRP00[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[11]">GTX_COMMON:DRP00[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[10]">GTX_COMMON:DRP30[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[10]">GTX_COMMON:QPLL_INIT_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[11]">GTX_COMMON:DRP30[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[11]">GTX_COMMON:QPLL_INIT_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[12]">GTX_COMMON:DRP00[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[13]">GTX_COMMON:DRP00[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[12]">GTX_COMMON:DRP30[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[12]">GTX_COMMON:QPLL_INIT_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[13]">GTX_COMMON:DRP30[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[13]">GTX_COMMON:QPLL_INIT_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[14]">GTX_COMMON:DRP00[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00" title="GTX_COMMON:DRP00[15]">GTX_COMMON:DRP00[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[14]">GTX_COMMON:DRP30[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[14]">GTX_COMMON:QPLL_INIT_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30" title="GTX_COMMON:DRP30[15]">GTX_COMMON:DRP30[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[15]">GTX_COMMON:QPLL_INIT_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[0]">GTX_COMMON:DRP01[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[1]">GTX_COMMON:DRP01[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[0]">GTX_COMMON:DRP31[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[16]">GTX_COMMON:QPLL_INIT_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[1]">GTX_COMMON:DRP31[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[17]">GTX_COMMON:QPLL_INIT_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[2]">GTX_COMMON:DRP01[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[3]">GTX_COMMON:DRP01[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[2]">GTX_COMMON:DRP31[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[18]">GTX_COMMON:QPLL_INIT_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[3]">GTX_COMMON:DRP31[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[19]">GTX_COMMON:QPLL_INIT_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[4]">GTX_COMMON:DRP01[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[5]">GTX_COMMON:DRP01[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[4]">GTX_COMMON:DRP31[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[20]">GTX_COMMON:QPLL_INIT_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[5]">GTX_COMMON:DRP31[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[21]">GTX_COMMON:QPLL_INIT_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[6]">GTX_COMMON:DRP01[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[7]">GTX_COMMON:DRP01[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[6]">GTX_COMMON:DRP31[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[22]">GTX_COMMON:QPLL_INIT_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[7]">GTX_COMMON:DRP31[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG" title="GTX_COMMON:QPLL_INIT_CFG[23]">GTX_COMMON:QPLL_INIT_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[8]">GTX_COMMON:DRP01[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[9]">GTX_COMMON:DRP01[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[8]">GTX_COMMON:DRP31[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_STATIC" title="GTX_COMMON:QPLLREFCLKSEL_STATIC[0]">GTX_COMMON:QPLLREFCLKSEL_STATIC[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[9]">GTX_COMMON:DRP31[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_STATIC" title="GTX_COMMON:QPLLREFCLKSEL_STATIC[1]">GTX_COMMON:QPLLREFCLKSEL_STATIC[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[10]">GTX_COMMON:DRP01[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[11]">GTX_COMMON:DRP01[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[10]">GTX_COMMON:DRP31[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_STATIC" title="GTX_COMMON:QPLLREFCLKSEL_STATIC[2]">GTX_COMMON:QPLLREFCLKSEL_STATIC[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[11]">GTX_COMMON:DRP31[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LPF" title="GTX_COMMON:QPLL_LPF[0]">GTX_COMMON:QPLL_LPF[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[12]">GTX_COMMON:DRP01[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[13]">GTX_COMMON:DRP01[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[12]">GTX_COMMON:DRP31[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LPF" title="GTX_COMMON:QPLL_LPF[1]">GTX_COMMON:QPLL_LPF[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[13]">GTX_COMMON:DRP31[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LPF" title="GTX_COMMON:QPLL_LPF[2]">GTX_COMMON:QPLL_LPF[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[14]">GTX_COMMON:DRP01[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01" title="GTX_COMMON:DRP01[15]">GTX_COMMON:DRP01[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[14]">GTX_COMMON:DRP31[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LPF" title="GTX_COMMON:QPLL_LPF[3]">GTX_COMMON:QPLL_LPF[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31" title="GTX_COMMON:DRP31[15]">GTX_COMMON:DRP31[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_MODE" title="GTX_COMMON:QPLLREFCLKSEL_MODE">GTX_COMMON:QPLLREFCLKSEL_MODE</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[0]">GTX_COMMON:DRP02[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[1]">GTX_COMMON:DRP02[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[0]">GTX_COMMON:DRP32[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[0]">GTX_COMMON:QPLL_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[1]">GTX_COMMON:DRP32[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[1]">GTX_COMMON:QPLL_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[2]">GTX_COMMON:DRP02[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[3]">GTX_COMMON:DRP02[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[2]">GTX_COMMON:DRP32[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[2]">GTX_COMMON:QPLL_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[3]">GTX_COMMON:DRP32[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[3]">GTX_COMMON:QPLL_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[4]">GTX_COMMON:DRP02[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[5]">GTX_COMMON:DRP02[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[4]">GTX_COMMON:DRP32[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[4]">GTX_COMMON:QPLL_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[5]">GTX_COMMON:DRP32[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[5]">GTX_COMMON:QPLL_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[6]">GTX_COMMON:DRP02[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[7]">GTX_COMMON:DRP02[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[6]">GTX_COMMON:DRP32[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[6]">GTX_COMMON:QPLL_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[7]">GTX_COMMON:DRP32[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[7]">GTX_COMMON:QPLL_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[8]">GTX_COMMON:DRP02[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[9]">GTX_COMMON:DRP02[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[8]">GTX_COMMON:DRP32[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[8]">GTX_COMMON:QPLL_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[9]">GTX_COMMON:DRP32[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[9]">GTX_COMMON:QPLL_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[10]">GTX_COMMON:DRP02[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[11]">GTX_COMMON:DRP02[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[10]">GTX_COMMON:DRP32[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[10]">GTX_COMMON:QPLL_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[11]">GTX_COMMON:DRP32[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[11]">GTX_COMMON:QPLL_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[12]">GTX_COMMON:DRP02[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[13]">GTX_COMMON:DRP02[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[12]">GTX_COMMON:DRP32[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[12]">GTX_COMMON:QPLL_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[13]">GTX_COMMON:DRP32[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[13]">GTX_COMMON:QPLL_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[14]">GTX_COMMON:DRP02[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02" title="GTX_COMMON:DRP02[15]">GTX_COMMON:DRP02[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[14]">GTX_COMMON:DRP32[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[14]">GTX_COMMON:QPLL_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32" title="GTX_COMMON:DRP32[15]">GTX_COMMON:DRP32[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[15]">GTX_COMMON:QPLL_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[0]">GTX_COMMON:DRP03[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[1]">GTX_COMMON:DRP03[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[0]">GTX_COMMON:DRP33[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[16]">GTX_COMMON:QPLL_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[1]">GTX_COMMON:DRP33[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[17]">GTX_COMMON:QPLL_CFG[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[2]">GTX_COMMON:DRP03[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[3]">GTX_COMMON:DRP03[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[2]">GTX_COMMON:DRP33[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[18]">GTX_COMMON:QPLL_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[3]">GTX_COMMON:DRP33[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[19]">GTX_COMMON:QPLL_CFG[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[4]">GTX_COMMON:DRP03[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[5]">GTX_COMMON:DRP03[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[4]">GTX_COMMON:DRP33[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[20]">GTX_COMMON:QPLL_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[5]">GTX_COMMON:DRP33[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[21]">GTX_COMMON:QPLL_CFG[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[6]">GTX_COMMON:DRP03[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[7]">GTX_COMMON:DRP03[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[6]">GTX_COMMON:DRP33[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[22]">GTX_COMMON:QPLL_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[7]">GTX_COMMON:DRP33[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[23]">GTX_COMMON:QPLL_CFG[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[8]">GTX_COMMON:DRP03[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[9]">GTX_COMMON:DRP03[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[8]">GTX_COMMON:DRP33[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[24]">GTX_COMMON:QPLL_CFG[24]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[9]">GTX_COMMON:DRP33[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[25]">GTX_COMMON:QPLL_CFG[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[10]">GTX_COMMON:DRP03[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[11]">GTX_COMMON:DRP03[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[10]">GTX_COMMON:DRP33[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG" title="GTX_COMMON:QPLL_CFG[26]">GTX_COMMON:QPLL_CFG[26]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[11]">GTX_COMMON:DRP33[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV" title="GTX_COMMON:QPLL_REFCLK_DIV[0]">GTX_COMMON:QPLL_REFCLK_DIV[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[12]">GTX_COMMON:DRP03[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[13]">GTX_COMMON:DRP03[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[12]">GTX_COMMON:DRP33[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV" title="GTX_COMMON:QPLL_REFCLK_DIV[1]">GTX_COMMON:QPLL_REFCLK_DIV[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[13]">GTX_COMMON:DRP33[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV" title="GTX_COMMON:QPLL_REFCLK_DIV[2]">GTX_COMMON:QPLL_REFCLK_DIV[2]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[14]">GTX_COMMON:DRP03[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03" title="GTX_COMMON:DRP03[15]">GTX_COMMON:DRP03[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[14]">GTX_COMMON:DRP33[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV" title="GTX_COMMON:QPLL_REFCLK_DIV[3]">GTX_COMMON:QPLL_REFCLK_DIV[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33" title="GTX_COMMON:DRP33[15]">GTX_COMMON:DRP33[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV" title="GTX_COMMON:QPLL_REFCLK_DIV[4]">GTX_COMMON:QPLL_REFCLK_DIV[4]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[0]">GTX_COMMON:DRP04[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[1]">GTX_COMMON:DRP04[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[0]">GTX_COMMON:DRP34[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[0]">GTX_COMMON:QPLL_LOCK_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[1]">GTX_COMMON:DRP34[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[1]">GTX_COMMON:QPLL_LOCK_CFG[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[2]">GTX_COMMON:DRP04[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[3]">GTX_COMMON:DRP04[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[2]">GTX_COMMON:DRP34[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[2]">GTX_COMMON:QPLL_LOCK_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[3]">GTX_COMMON:DRP34[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[3]">GTX_COMMON:QPLL_LOCK_CFG[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[4]">GTX_COMMON:DRP04[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[5]">GTX_COMMON:DRP04[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[4]">GTX_COMMON:DRP34[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[4]">GTX_COMMON:QPLL_LOCK_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[5]">GTX_COMMON:DRP34[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[5]">GTX_COMMON:QPLL_LOCK_CFG[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[6]">GTX_COMMON:DRP04[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[7]">GTX_COMMON:DRP04[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[6]">GTX_COMMON:DRP34[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[6]">GTX_COMMON:QPLL_LOCK_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[7]">GTX_COMMON:DRP34[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[7]">GTX_COMMON:QPLL_LOCK_CFG[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[8]">GTX_COMMON:DRP04[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[9]">GTX_COMMON:DRP04[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[8]">GTX_COMMON:DRP34[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[8]">GTX_COMMON:QPLL_LOCK_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[9]">GTX_COMMON:DRP34[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[9]">GTX_COMMON:QPLL_LOCK_CFG[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[10]">GTX_COMMON:DRP04[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[11]">GTX_COMMON:DRP04[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[10]">GTX_COMMON:DRP34[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[10]">GTX_COMMON:QPLL_LOCK_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[11]">GTX_COMMON:DRP34[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[11]">GTX_COMMON:QPLL_LOCK_CFG[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[12]">GTX_COMMON:DRP04[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[13]">GTX_COMMON:DRP04[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[12]">GTX_COMMON:DRP34[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[12]">GTX_COMMON:QPLL_LOCK_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[13]">GTX_COMMON:DRP34[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[13]">GTX_COMMON:QPLL_LOCK_CFG[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[14]">GTX_COMMON:DRP04[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04" title="GTX_COMMON:DRP04[15]">GTX_COMMON:DRP04[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[14]">GTX_COMMON:DRP34[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[14]">GTX_COMMON:QPLL_LOCK_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34" title="GTX_COMMON:DRP34[15]">GTX_COMMON:DRP34[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG" title="GTX_COMMON:QPLL_LOCK_CFG[15]">GTX_COMMON:QPLL_LOCK_CFG[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[0]">GTX_COMMON:DRP05[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[1]">GTX_COMMON:DRP05[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[0]">GTX_COMMON:DRP35[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[0]">GTX_COMMON:QPLL_CP[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[1]">GTX_COMMON:DRP35[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[1]">GTX_COMMON:QPLL_CP[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[2]">GTX_COMMON:DRP05[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[3]">GTX_COMMON:DRP05[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[2]">GTX_COMMON:DRP35[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[2]">GTX_COMMON:QPLL_CP[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[3]">GTX_COMMON:DRP35[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[3]">GTX_COMMON:QPLL_CP[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[4]">GTX_COMMON:DRP05[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[5]">GTX_COMMON:DRP05[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[4]">GTX_COMMON:DRP35[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[4]">GTX_COMMON:QPLL_CP[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[5]">GTX_COMMON:DRP35[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[5]">GTX_COMMON:QPLL_CP[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[6]">GTX_COMMON:DRP05[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[7]">GTX_COMMON:DRP05[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[6]">GTX_COMMON:DRP35[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[6]">GTX_COMMON:QPLL_CP[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[7]">GTX_COMMON:DRP35[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[7]">GTX_COMMON:QPLL_CP[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[8]">GTX_COMMON:DRP05[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[9]">GTX_COMMON:DRP05[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[8]">GTX_COMMON:DRP35[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[8]">GTX_COMMON:QPLL_CP[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[9]">GTX_COMMON:DRP35[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP" title="GTX_COMMON:QPLL_CP[9]">GTX_COMMON:QPLL_CP[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[10]">GTX_COMMON:DRP05[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[11]">GTX_COMMON:DRP05[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[10]">GTX_COMMON:DRP35[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[0]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[11]">GTX_COMMON:DRP35[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[1]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[12]">GTX_COMMON:DRP05[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[13]">GTX_COMMON:DRP05[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[12]">GTX_COMMON:DRP35[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[2]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[13]">GTX_COMMON:DRP35[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[3]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[14]">GTX_COMMON:DRP05[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05" title="GTX_COMMON:DRP05[15]">GTX_COMMON:DRP05[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[14]">GTX_COMMON:DRP35[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[4]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35" title="GTX_COMMON:DRP35[15]">GTX_COMMON:DRP35[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD[5]">GTX_COMMON:QPLL_COARSE_FREQ_OVRD[5]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[0]">GTX_COMMON:DRP06[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[1]">GTX_COMMON:DRP06[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[0]">GTX_COMMON:DRP36[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[0]">GTX_COMMON:QPLL_FBDIV[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[1]">GTX_COMMON:DRP36[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[1]">GTX_COMMON:QPLL_FBDIV[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[2]">GTX_COMMON:DRP06[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[3]">GTX_COMMON:DRP06[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[2]">GTX_COMMON:DRP36[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[2]">GTX_COMMON:QPLL_FBDIV[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[3]">GTX_COMMON:DRP36[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[3]">GTX_COMMON:QPLL_FBDIV[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[4]">GTX_COMMON:DRP06[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[5]">GTX_COMMON:DRP06[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[4]">GTX_COMMON:DRP36[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[4]">GTX_COMMON:QPLL_FBDIV[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[5]">GTX_COMMON:DRP36[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[5]">GTX_COMMON:QPLL_FBDIV[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[6]">GTX_COMMON:DRP06[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[7]">GTX_COMMON:DRP06[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[6]">GTX_COMMON:DRP36[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[6]">GTX_COMMON:QPLL_FBDIV[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[7]">GTX_COMMON:DRP36[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[7]">GTX_COMMON:QPLL_FBDIV[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[8]">GTX_COMMON:DRP06[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[9]">GTX_COMMON:DRP06[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[8]">GTX_COMMON:DRP36[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[8]">GTX_COMMON:QPLL_FBDIV[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[9]">GTX_COMMON:DRP36[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV" title="GTX_COMMON:QPLL_FBDIV[9]">GTX_COMMON:QPLL_FBDIV[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[10]">GTX_COMMON:DRP06[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[11]">GTX_COMMON:DRP06[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[10]">GTX_COMMON:DRP36[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_VCTRL_MONITOR_EN" title="GTX_COMMON:QPLL_VCTRL_MONITOR_EN">GTX_COMMON:QPLL_VCTRL_MONITOR_EN</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[11]">GTX_COMMON:DRP36[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD_EN" title="GTX_COMMON:QPLL_COARSE_FREQ_OVRD_EN">GTX_COMMON:QPLL_COARSE_FREQ_OVRD_EN</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[12]">GTX_COMMON:DRP06[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[13]">GTX_COMMON:DRP06[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[12]">GTX_COMMON:DRP36[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_VREG_MONITOR_EN" title="GTX_COMMON:QPLL_VREG_MONITOR_EN">GTX_COMMON:QPLL_VREG_MONITOR_EN</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[13]">GTX_COMMON:DRP36[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP_MONITOR_EN" title="GTX_COMMON:QPLL_CP_MONITOR_EN">GTX_COMMON:QPLL_CP_MONITOR_EN</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[14]">GTX_COMMON:DRP06[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06" title="GTX_COMMON:DRP06[15]">GTX_COMMON:DRP06[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[14]">GTX_COMMON:DRP36[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV_MONITOR_EN" title="GTX_COMMON:QPLL_FBDIV_MONITOR_EN">GTX_COMMON:QPLL_FBDIV_MONITOR_EN</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36" title="GTX_COMMON:DRP36[15]">GTX_COMMON:DRP36[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_DMONITOR_SEL" title="GTX_COMMON:QPLL_DMONITOR_SEL">GTX_COMMON:QPLL_DMONITOR_SEL</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[0]">GTX_COMMON:DRP07[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[1]">GTX_COMMON:DRP07[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[0]">GTX_COMMON:DRP37[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_AMONITOR_SEL" title="GTX_COMMON:QPLL_AMONITOR_SEL[0]">GTX_COMMON:QPLL_AMONITOR_SEL[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[1]">GTX_COMMON:DRP37[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_AMONITOR_SEL" title="GTX_COMMON:QPLL_AMONITOR_SEL[1]">GTX_COMMON:QPLL_AMONITOR_SEL[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[2]">GTX_COMMON:DRP07[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[3]">GTX_COMMON:DRP07[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[2]">GTX_COMMON:DRP37[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CLKOUT_CFG" title="GTX_COMMON:QPLL_CLKOUT_CFG[0]">GTX_COMMON:QPLL_CLKOUT_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[3]">GTX_COMMON:DRP37[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CLKOUT_CFG" title="GTX_COMMON:QPLL_CLKOUT_CFG[1]">GTX_COMMON:QPLL_CLKOUT_CFG[1]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[4]">GTX_COMMON:DRP07[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[5]">GTX_COMMON:DRP07[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[4]">GTX_COMMON:DRP37[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CLKOUT_CFG" title="GTX_COMMON:QPLL_CLKOUT_CFG[2]">GTX_COMMON:QPLL_CLKOUT_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[5]">GTX_COMMON:DRP37[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CLKOUT_CFG" title="GTX_COMMON:QPLL_CLKOUT_CFG[3]">GTX_COMMON:QPLL_CLKOUT_CFG[3]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[6]">GTX_COMMON:DRP07[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[7]">GTX_COMMON:DRP07[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[6]">GTX_COMMON:DRP37[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV_RATIO" title="GTX_COMMON:QPLL_FBDIV_RATIO">GTX_COMMON:QPLL_FBDIV_RATIO</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[7]">GTX_COMMON:DRP37[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[8]">GTX_COMMON:DRP07[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[9]">GTX_COMMON:DRP07[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[8]">GTX_COMMON:DRP37[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[9]">GTX_COMMON:DRP37[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[10]">GTX_COMMON:DRP07[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[11]">GTX_COMMON:DRP07[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[10]">GTX_COMMON:DRP37[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[11]">GTX_COMMON:DRP37[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[12]">GTX_COMMON:DRP07[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[13]">GTX_COMMON:DRP07[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[12]">GTX_COMMON:DRP37[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[13]">GTX_COMMON:DRP37[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[14]">GTX_COMMON:DRP07[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07" title="GTX_COMMON:DRP07[15]">GTX_COMMON:DRP07[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[14]">GTX_COMMON:DRP37[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37" title="GTX_COMMON:DRP37[15]">GTX_COMMON:DRP37[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[0]">GTX_COMMON:DRP08[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[1]">GTX_COMMON:DRP08[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[0]">GTX_COMMON:DRP38[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[1]">GTX_COMMON:DRP38[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[2]">GTX_COMMON:DRP08[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[3]">GTX_COMMON:DRP08[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[2]">GTX_COMMON:DRP38[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[3]">GTX_COMMON:DRP38[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[4]">GTX_COMMON:DRP08[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[5]">GTX_COMMON:DRP08[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[4]">GTX_COMMON:DRP38[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[5]">GTX_COMMON:DRP38[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[6]">GTX_COMMON:DRP08[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[7]">GTX_COMMON:DRP08[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[6]">GTX_COMMON:DRP38[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[7]">GTX_COMMON:DRP38[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[8]">GTX_COMMON:DRP08[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[9]">GTX_COMMON:DRP08[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[8]">GTX_COMMON:DRP38[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[9]">GTX_COMMON:DRP38[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[10]">GTX_COMMON:DRP08[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[11]">GTX_COMMON:DRP08[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[10]">GTX_COMMON:DRP38[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[11]">GTX_COMMON:DRP38[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[12]">GTX_COMMON:DRP08[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[13]">GTX_COMMON:DRP08[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[12]">GTX_COMMON:DRP38[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AQDMUXSEL" title="GTX_COMMON:AQDMUXSEL[0]">GTX_COMMON:AQDMUXSEL[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[13]">GTX_COMMON:DRP38[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[14]">GTX_COMMON:DRP08[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08" title="GTX_COMMON:DRP08[15]">GTX_COMMON:DRP08[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AQDMUXSEL" title="GTX_COMMON:AQDMUXSEL[1]">GTX_COMMON:AQDMUXSEL[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[14]">GTX_COMMON:DRP38[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AQDMUXSEL" title="GTX_COMMON:AQDMUXSEL[2]">GTX_COMMON:AQDMUXSEL[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38" title="GTX_COMMON:DRP38[15]">GTX_COMMON:DRP38[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[0]">GTX_COMMON:DRP09[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[1]">GTX_COMMON:DRP09[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[0]">GTX_COMMON:DRP39[0]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS0:MUX.MGTCLKOUT" title="IBUFDS0:MUX.MGTCLKOUT[0]">IBUFDS0:MUX.MGTCLKOUT[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[1]">GTX_COMMON:DRP39[1]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS0:MUX.MGTCLKOUT" title="IBUFDS0:MUX.MGTCLKOUT[1]">IBUFDS0:MUX.MGTCLKOUT[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[2]">GTX_COMMON:DRP09[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[3]">GTX_COMMON:DRP09[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[2]">GTX_COMMON:DRP39[2]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS1:MUX.MGTCLKOUT" title="IBUFDS1:MUX.MGTCLKOUT[0]">IBUFDS1:MUX.MGTCLKOUT[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[3]">GTX_COMMON:DRP39[3]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS1:MUX.MGTCLKOUT" title="IBUFDS1:MUX.MGTCLKOUT[1]">IBUFDS1:MUX.MGTCLKOUT[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[4]">GTX_COMMON:DRP09[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[5]">GTX_COMMON:DRP09[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[4]">GTX_COMMON:DRP39[4]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS0:CLKCM_CFG" title="IBUFDS0:CLKCM_CFG">IBUFDS0:CLKCM_CFG</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[5]">GTX_COMMON:DRP39[5]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS1:CLKCM_CFG" title="IBUFDS1:CLKCM_CFG">IBUFDS1:CLKCM_CFG</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[6]">GTX_COMMON:DRP09[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[7]">GTX_COMMON:DRP09[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:CLKSWING_CFG" title="GTX_COMMON:CLKSWING_CFG[0]">GTX_COMMON:CLKSWING_CFG[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[6]">GTX_COMMON:DRP39[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:CLKSWING_CFG" title="GTX_COMMON:CLKSWING_CFG[1]">GTX_COMMON:CLKSWING_CFG[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[7]">GTX_COMMON:DRP39[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[8]">GTX_COMMON:DRP09[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[9]">GTX_COMMON:DRP09[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[8]">GTX_COMMON:DRP39[8]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS0:CLKRCV_TRST" title="IBUFDS0:CLKRCV_TRST">IBUFDS0:CLKRCV_TRST</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[9]">GTX_COMMON:DRP39[9]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS1:CLKRCV_TRST" title="IBUFDS1:CLKRCV_TRST">IBUFDS1:CLKRCV_TRST</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[10]">GTX_COMMON:DRP09[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[11]">GTX_COMMON:DRP09[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[10]">GTX_COMMON:DRP39[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK0_S" title="GTX_COMMON:MUX.SOUTHREFCLK0_S[0]">GTX_COMMON:MUX.SOUTHREFCLK0_S[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[11]">GTX_COMMON:DRP39[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK0_S" title="GTX_COMMON:MUX.SOUTHREFCLK0_S[1]">GTX_COMMON:MUX.SOUTHREFCLK0_S[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[12]">GTX_COMMON:DRP09[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[13]">GTX_COMMON:DRP09[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[12]">GTX_COMMON:DRP39[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK1_S" title="GTX_COMMON:MUX.SOUTHREFCLK1_S[0]">GTX_COMMON:MUX.SOUTHREFCLK1_S[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[13]">GTX_COMMON:DRP39[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK1_S" title="GTX_COMMON:MUX.SOUTHREFCLK1_S[1]">GTX_COMMON:MUX.SOUTHREFCLK1_S[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[14]">GTX_COMMON:DRP09[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09" title="GTX_COMMON:DRP09[15]">GTX_COMMON:DRP09[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[14]">GTX_COMMON:DRP39[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39" title="GTX_COMMON:DRP39[15]">GTX_COMMON:DRP39[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[0]">GTX_COMMON:DRP0A[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[1]">GTX_COMMON:DRP0A[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[0]">GTX_COMMON:DRP3A[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK1_N" title="GTX_COMMON:MUX.NORTHREFCLK1_N[0]">GTX_COMMON:MUX.NORTHREFCLK1_N[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[1]">GTX_COMMON:DRP3A[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK1_N" title="GTX_COMMON:MUX.NORTHREFCLK1_N[1]">GTX_COMMON:MUX.NORTHREFCLK1_N[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[2]">GTX_COMMON:DRP0A[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[3]">GTX_COMMON:DRP0A[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[2]">GTX_COMMON:DRP3A[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK0_N" title="GTX_COMMON:MUX.NORTHREFCLK0_N[0]">GTX_COMMON:MUX.NORTHREFCLK0_N[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[3]">GTX_COMMON:DRP3A[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK0_N" title="GTX_COMMON:MUX.NORTHREFCLK0_N[1]">GTX_COMMON:MUX.NORTHREFCLK0_N[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[4]">GTX_COMMON:DRP0A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[5]">GTX_COMMON:DRP0A[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_AMUX_SEL" title="GTX_COMMON:COMMON_AMUX_SEL[0]">GTX_COMMON:COMMON_AMUX_SEL[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[4]">GTX_COMMON:DRP3A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_AMUX_SEL" title="GTX_COMMON:COMMON_AMUX_SEL[1]">GTX_COMMON:COMMON_AMUX_SEL[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[5]">GTX_COMMON:DRP3A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[6]">GTX_COMMON:DRP0A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[7]">GTX_COMMON:DRP0A[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[6]">GTX_COMMON:DRP3A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[7]">GTX_COMMON:DRP3A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[8]">GTX_COMMON:DRP0A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[9]">GTX_COMMON:DRP0A[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[8]">GTX_COMMON:DRP3A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[9]">GTX_COMMON:DRP3A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[10]">GTX_COMMON:DRP0A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[11]">GTX_COMMON:DRP0A[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[10]">GTX_COMMON:DRP3A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[11]">GTX_COMMON:DRP3A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[12]">GTX_COMMON:DRP0A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[13]">GTX_COMMON:DRP0A[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[12]">GTX_COMMON:DRP3A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[13]">GTX_COMMON:DRP3A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[14]">GTX_COMMON:DRP0A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A" title="GTX_COMMON:DRP0A[15]">GTX_COMMON:DRP0A[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[14]">GTX_COMMON:DRP3A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A" title="GTX_COMMON:DRP3A[15]">GTX_COMMON:DRP3A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[0]">GTX_COMMON:DRP0B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[1]">GTX_COMMON:DRP0B[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[0]">GTX_COMMON:DRP3B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[1]">GTX_COMMON:DRP3B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[2]">GTX_COMMON:DRP0B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[3]">GTX_COMMON:DRP0B[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[2]">GTX_COMMON:DRP3B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[3]">GTX_COMMON:DRP3B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[4]">GTX_COMMON:DRP0B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[5]">GTX_COMMON:DRP0B[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[4]">GTX_COMMON:DRP3B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[5]">GTX_COMMON:DRP3B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[6]">GTX_COMMON:DRP0B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[7]">GTX_COMMON:DRP0B[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[6]">GTX_COMMON:DRP3B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[7]">GTX_COMMON:DRP3B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[8]">GTX_COMMON:DRP0B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[9]">GTX_COMMON:DRP0B[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[8]">GTX_COMMON:DRP3B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[9]">GTX_COMMON:DRP3B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[10]">GTX_COMMON:DRP0B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[11]">GTX_COMMON:DRP0B[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[10]">GTX_COMMON:DRP3B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[11]">GTX_COMMON:DRP3B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[12]">GTX_COMMON:DRP0B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[13]">GTX_COMMON:DRP0B[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[12]">GTX_COMMON:DRP3B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[13]">GTX_COMMON:DRP3B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[14]">GTX_COMMON:DRP0B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B" title="GTX_COMMON:DRP0B[15]">GTX_COMMON:DRP0B[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[14]">GTX_COMMON:DRP3B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B" title="GTX_COMMON:DRP3B[15]">GTX_COMMON:DRP3B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[0]">GTX_COMMON:DRP0C[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[1]">GTX_COMMON:DRP0C[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[0]">GTX_COMMON:DRP3C[0]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS1:INV.CLKTESTSIG" title="IBUFDS1:INV.CLKTESTSIG">IBUFDS1:INV.CLKTESTSIG</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[1]">GTX_COMMON:DRP3C[1]</a><br><a href="#bits-xc7v-GTX_COMMON-IBUFDS0:INV.CLKTESTSIG" title="IBUFDS0:INV.CLKTESTSIG">IBUFDS0:INV.CLKTESTSIG</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[2]">GTX_COMMON:DRP0C[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[3]">GTX_COMMON:DRP0C[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[2]">GTX_COMMON:DRP3C[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLCLKSPARE1" title="GTX_COMMON:INV.QPLLCLKSPARE1">GTX_COMMON:INV.QPLLCLKSPARE1</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[3]">GTX_COMMON:DRP3C[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLCLKSPARE0" title="GTX_COMMON:INV.QPLLCLKSPARE0">GTX_COMMON:INV.QPLLCLKSPARE0</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[4]">GTX_COMMON:DRP0C[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[5]">GTX_COMMON:DRP0C[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[4]">GTX_COMMON:DRP3C[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLLOCKDETCLK" title="GTX_COMMON:INV.QPLLLOCKDETCLK">GTX_COMMON:INV.QPLLLOCKDETCLK</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[5]">GTX_COMMON:DRP3C[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.PMASCANCLK1" title="GTX_COMMON:INV.PMASCANCLK1">GTX_COMMON:INV.PMASCANCLK1</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[6]">GTX_COMMON:DRP0C[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[7]">GTX_COMMON:DRP0C[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[6]">GTX_COMMON:DRP3C[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.PMASCANCLK0" title="GTX_COMMON:INV.PMASCANCLK0">GTX_COMMON:INV.PMASCANCLK0</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[7]">GTX_COMMON:DRP3C[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.DRPCLK" title="GTX_COMMON:INV.DRPCLK">GTX_COMMON:INV.DRPCLK</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[8]">GTX_COMMON:DRP0C[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[9]">GTX_COMMON:DRP0C[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[8]">GTX_COMMON:DRP3C[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:INV.GTGREFCLK" title="GTX_COMMON:INV.GTGREFCLK">GTX_COMMON:INV.GTGREFCLK</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[9]">GTX_COMMON:DRP3C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[10]">GTX_COMMON:DRP0C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[11]">GTX_COMMON:DRP0C[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[10]">GTX_COMMON:DRP3C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[11]">GTX_COMMON:DRP3C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[12]">GTX_COMMON:DRP0C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[13]">GTX_COMMON:DRP0C[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[12]">GTX_COMMON:DRP3C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[13]">GTX_COMMON:DRP3C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[14]">GTX_COMMON:DRP0C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C" title="GTX_COMMON:DRP0C[15]">GTX_COMMON:DRP0C[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[14]">GTX_COMMON:DRP3C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C" title="GTX_COMMON:DRP3C[15]">GTX_COMMON:DRP3C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[0]">GTX_COMMON:DRP0D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[1]">GTX_COMMON:DRP0D[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[0]">GTX_COMMON:DRP3D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[1]">GTX_COMMON:DRP3D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[2]">GTX_COMMON:DRP0D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[3]">GTX_COMMON:DRP0D[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[2]">GTX_COMMON:DRP3D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[3]">GTX_COMMON:DRP3D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[4]">GTX_COMMON:DRP0D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[5]">GTX_COMMON:DRP0D[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[4]">GTX_COMMON:DRP3D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[5]">GTX_COMMON:DRP3D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[6]">GTX_COMMON:DRP0D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[7]">GTX_COMMON:DRP0D[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[6]">GTX_COMMON:DRP3D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[7]">GTX_COMMON:DRP3D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[8]">GTX_COMMON:DRP0D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[9]">GTX_COMMON:DRP0D[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[8]">GTX_COMMON:DRP3D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[9]">GTX_COMMON:DRP3D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[10]">GTX_COMMON:DRP0D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[11]">GTX_COMMON:DRP0D[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[10]">GTX_COMMON:DRP3D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[11]">GTX_COMMON:DRP3D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[12]">GTX_COMMON:DRP0D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[13]">GTX_COMMON:DRP0D[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[12]">GTX_COMMON:DRP3D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[13]">GTX_COMMON:DRP3D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[14]">GTX_COMMON:DRP0D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D" title="GTX_COMMON:DRP0D[15]">GTX_COMMON:DRP0D[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[14]">GTX_COMMON:DRP3D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D" title="GTX_COMMON:DRP3D[15]">GTX_COMMON:DRP3D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[0]">GTX_COMMON:DRP0E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[1]">GTX_COMMON:DRP0E[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[0]">GTX_COMMON:BIAS_CFG[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[0]">GTX_COMMON:DRP3E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[1]">GTX_COMMON:BIAS_CFG[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[1]">GTX_COMMON:DRP3E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[2]">GTX_COMMON:DRP0E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[3]">GTX_COMMON:DRP0E[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[2]">GTX_COMMON:BIAS_CFG[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[2]">GTX_COMMON:DRP3E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[3]">GTX_COMMON:BIAS_CFG[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[3]">GTX_COMMON:DRP3E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[4]">GTX_COMMON:DRP0E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[5]">GTX_COMMON:DRP0E[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[4]">GTX_COMMON:BIAS_CFG[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[4]">GTX_COMMON:DRP3E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[5]">GTX_COMMON:BIAS_CFG[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[5]">GTX_COMMON:DRP3E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[6]">GTX_COMMON:DRP0E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[7]">GTX_COMMON:DRP0E[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[6]">GTX_COMMON:BIAS_CFG[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[6]">GTX_COMMON:DRP3E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[7]">GTX_COMMON:BIAS_CFG[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[7]">GTX_COMMON:DRP3E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[8]">GTX_COMMON:DRP0E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[9]">GTX_COMMON:DRP0E[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[8]">GTX_COMMON:BIAS_CFG[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[8]">GTX_COMMON:DRP3E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[9]">GTX_COMMON:BIAS_CFG[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[9]">GTX_COMMON:DRP3E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[10]">GTX_COMMON:DRP0E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[11]">GTX_COMMON:DRP0E[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[10]">GTX_COMMON:BIAS_CFG[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[10]">GTX_COMMON:DRP3E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[11]">GTX_COMMON:BIAS_CFG[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[11]">GTX_COMMON:DRP3E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[12]">GTX_COMMON:DRP0E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[13]">GTX_COMMON:DRP0E[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[12]">GTX_COMMON:BIAS_CFG[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[12]">GTX_COMMON:DRP3E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[13]">GTX_COMMON:BIAS_CFG[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[13]">GTX_COMMON:DRP3E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[14]">GTX_COMMON:DRP0E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E" title="GTX_COMMON:DRP0E[15]">GTX_COMMON:DRP0E[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[14]">GTX_COMMON:BIAS_CFG[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[14]">GTX_COMMON:DRP3E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[15]">GTX_COMMON:BIAS_CFG[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E" title="GTX_COMMON:DRP3E[15]">GTX_COMMON:DRP3E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[0]">GTX_COMMON:DRP0F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[1]">GTX_COMMON:DRP0F[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[16]">GTX_COMMON:BIAS_CFG[16]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[0]">GTX_COMMON:DRP3F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[17]">GTX_COMMON:BIAS_CFG[17]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[1]">GTX_COMMON:DRP3F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[2]">GTX_COMMON:DRP0F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[3]">GTX_COMMON:DRP0F[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[18]">GTX_COMMON:BIAS_CFG[18]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[2]">GTX_COMMON:DRP3F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[19]">GTX_COMMON:BIAS_CFG[19]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[3]">GTX_COMMON:DRP3F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[4]">GTX_COMMON:DRP0F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[5]">GTX_COMMON:DRP0F[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[20]">GTX_COMMON:BIAS_CFG[20]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[4]">GTX_COMMON:DRP3F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[21]">GTX_COMMON:BIAS_CFG[21]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[5]">GTX_COMMON:DRP3F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[6]">GTX_COMMON:DRP0F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[7]">GTX_COMMON:DRP0F[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[22]">GTX_COMMON:BIAS_CFG[22]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[6]">GTX_COMMON:DRP3F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[23]">GTX_COMMON:BIAS_CFG[23]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[7]">GTX_COMMON:DRP3F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[8]">GTX_COMMON:DRP0F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[9]">GTX_COMMON:DRP0F[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[24]">GTX_COMMON:BIAS_CFG[24]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[8]">GTX_COMMON:DRP3F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[25]">GTX_COMMON:BIAS_CFG[25]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[9]">GTX_COMMON:DRP3F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[10]">GTX_COMMON:DRP0F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[11]">GTX_COMMON:DRP0F[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[26]">GTX_COMMON:BIAS_CFG[26]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[10]">GTX_COMMON:DRP3F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[27]">GTX_COMMON:BIAS_CFG[27]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[11]">GTX_COMMON:DRP3F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[12]">GTX_COMMON:DRP0F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[13]">GTX_COMMON:DRP0F[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[28]">GTX_COMMON:BIAS_CFG[28]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[12]">GTX_COMMON:DRP3F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[29]">GTX_COMMON:BIAS_CFG[29]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[13]">GTX_COMMON:DRP3F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[14]">GTX_COMMON:DRP0F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F" title="GTX_COMMON:DRP0F[15]">GTX_COMMON:DRP0F[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[30]">GTX_COMMON:BIAS_CFG[30]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[14]">GTX_COMMON:DRP3F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[31]">GTX_COMMON:BIAS_CFG[31]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F" title="GTX_COMMON:DRP3F[15]">GTX_COMMON:DRP3F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[0]">GTX_COMMON:DRP10[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[1]">GTX_COMMON:DRP10[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[32]">GTX_COMMON:BIAS_CFG[32]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[0]">GTX_COMMON:DRP40[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[33]">GTX_COMMON:BIAS_CFG[33]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[1]">GTX_COMMON:DRP40[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[2]">GTX_COMMON:DRP10[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[3]">GTX_COMMON:DRP10[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[34]">GTX_COMMON:BIAS_CFG[34]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[2]">GTX_COMMON:DRP40[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[35]">GTX_COMMON:BIAS_CFG[35]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[3]">GTX_COMMON:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[4]">GTX_COMMON:DRP10[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[5]">GTX_COMMON:DRP10[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[36]">GTX_COMMON:BIAS_CFG[36]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[4]">GTX_COMMON:DRP40[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[37]">GTX_COMMON:BIAS_CFG[37]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[5]">GTX_COMMON:DRP40[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[6]">GTX_COMMON:DRP10[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[7]">GTX_COMMON:DRP10[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[38]">GTX_COMMON:BIAS_CFG[38]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[6]">GTX_COMMON:DRP40[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[39]">GTX_COMMON:BIAS_CFG[39]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[7]">GTX_COMMON:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[8]">GTX_COMMON:DRP10[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[9]">GTX_COMMON:DRP10[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[40]">GTX_COMMON:BIAS_CFG[40]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[8]">GTX_COMMON:DRP40[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[41]">GTX_COMMON:BIAS_CFG[41]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[9]">GTX_COMMON:DRP40[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[10]">GTX_COMMON:DRP10[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[11]">GTX_COMMON:DRP10[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[42]">GTX_COMMON:BIAS_CFG[42]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[10]">GTX_COMMON:DRP40[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[43]">GTX_COMMON:BIAS_CFG[43]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[11]">GTX_COMMON:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[12]">GTX_COMMON:DRP10[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[13]">GTX_COMMON:DRP10[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[44]">GTX_COMMON:BIAS_CFG[44]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[12]">GTX_COMMON:DRP40[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[45]">GTX_COMMON:BIAS_CFG[45]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[13]">GTX_COMMON:DRP40[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[14]">GTX_COMMON:DRP10[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10" title="GTX_COMMON:DRP10[15]">GTX_COMMON:DRP10[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[46]">GTX_COMMON:BIAS_CFG[46]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[14]">GTX_COMMON:DRP40[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[47]">GTX_COMMON:BIAS_CFG[47]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40" title="GTX_COMMON:DRP40[15]">GTX_COMMON:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[0]">GTX_COMMON:DRP11[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[1]">GTX_COMMON:DRP11[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[48]">GTX_COMMON:BIAS_CFG[48]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[0]">GTX_COMMON:DRP41[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[49]">GTX_COMMON:BIAS_CFG[49]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[1]">GTX_COMMON:DRP41[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[2]">GTX_COMMON:DRP11[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[3]">GTX_COMMON:DRP11[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[50]">GTX_COMMON:BIAS_CFG[50]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[2]">GTX_COMMON:DRP41[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[51]">GTX_COMMON:BIAS_CFG[51]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[3]">GTX_COMMON:DRP41[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[4]">GTX_COMMON:DRP11[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[5]">GTX_COMMON:DRP11[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[52]">GTX_COMMON:BIAS_CFG[52]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[4]">GTX_COMMON:DRP41[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[53]">GTX_COMMON:BIAS_CFG[53]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[5]">GTX_COMMON:DRP41[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[6]">GTX_COMMON:DRP11[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[7]">GTX_COMMON:DRP11[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[54]">GTX_COMMON:BIAS_CFG[54]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[6]">GTX_COMMON:DRP41[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[55]">GTX_COMMON:BIAS_CFG[55]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[7]">GTX_COMMON:DRP41[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[8]">GTX_COMMON:DRP11[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[9]">GTX_COMMON:DRP11[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[56]">GTX_COMMON:BIAS_CFG[56]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[8]">GTX_COMMON:DRP41[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[57]">GTX_COMMON:BIAS_CFG[57]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[9]">GTX_COMMON:DRP41[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[10]">GTX_COMMON:DRP11[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[11]">GTX_COMMON:DRP11[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[58]">GTX_COMMON:BIAS_CFG[58]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[10]">GTX_COMMON:DRP41[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[59]">GTX_COMMON:BIAS_CFG[59]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[11]">GTX_COMMON:DRP41[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[12]">GTX_COMMON:DRP11[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[13]">GTX_COMMON:DRP11[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[60]">GTX_COMMON:BIAS_CFG[60]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[12]">GTX_COMMON:DRP41[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[61]">GTX_COMMON:BIAS_CFG[61]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[13]">GTX_COMMON:DRP41[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[14]">GTX_COMMON:DRP11[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11" title="GTX_COMMON:DRP11[15]">GTX_COMMON:DRP11[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[62]">GTX_COMMON:BIAS_CFG[62]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[14]">GTX_COMMON:DRP41[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG" title="GTX_COMMON:BIAS_CFG[63]">GTX_COMMON:BIAS_CFG[63]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41" title="GTX_COMMON:DRP41[15]">GTX_COMMON:DRP41[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[0]">GTX_COMMON:DRP12[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[1]">GTX_COMMON:DRP12[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[0]">GTX_COMMON:DRP42[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[1]">GTX_COMMON:DRP42[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[2]">GTX_COMMON:DRP12[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[3]">GTX_COMMON:DRP12[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[2]">GTX_COMMON:DRP42[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[3]">GTX_COMMON:DRP42[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[4]">GTX_COMMON:DRP12[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[5]">GTX_COMMON:DRP12[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[4]">GTX_COMMON:DRP42[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[5]">GTX_COMMON:DRP42[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[6]">GTX_COMMON:DRP12[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[7]">GTX_COMMON:DRP12[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[6]">GTX_COMMON:DRP42[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[7]">GTX_COMMON:DRP42[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[8]">GTX_COMMON:DRP12[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[9]">GTX_COMMON:DRP12[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[8]">GTX_COMMON:DRP42[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[9]">GTX_COMMON:DRP42[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[10]">GTX_COMMON:DRP12[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[11]">GTX_COMMON:DRP12[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[10]">GTX_COMMON:DRP42[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[11]">GTX_COMMON:DRP42[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[12]">GTX_COMMON:DRP12[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[13]">GTX_COMMON:DRP12[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[12]">GTX_COMMON:DRP42[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[13]">GTX_COMMON:DRP42[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[14]">GTX_COMMON:DRP12[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12" title="GTX_COMMON:DRP12[15]">GTX_COMMON:DRP12[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[14]">GTX_COMMON:DRP42[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42" title="GTX_COMMON:DRP42[15]">GTX_COMMON:DRP42[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[0]">GTX_COMMON:DRP13[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[1]">GTX_COMMON:DRP13[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[0]">GTX_COMMON:COMMON_CFG[0]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[0]">GTX_COMMON:DRP43[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[1]">GTX_COMMON:COMMON_CFG[1]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[1]">GTX_COMMON:DRP43[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[2]">GTX_COMMON:DRP13[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[3]">GTX_COMMON:DRP13[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[2]">GTX_COMMON:COMMON_CFG[2]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[2]">GTX_COMMON:DRP43[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[3]">GTX_COMMON:COMMON_CFG[3]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[3]">GTX_COMMON:DRP43[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[4]">GTX_COMMON:DRP13[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[5]">GTX_COMMON:DRP13[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[4]">GTX_COMMON:COMMON_CFG[4]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[4]">GTX_COMMON:DRP43[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[5]">GTX_COMMON:COMMON_CFG[5]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[5]">GTX_COMMON:DRP43[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[6]">GTX_COMMON:DRP13[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[7]">GTX_COMMON:DRP13[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[6]">GTX_COMMON:COMMON_CFG[6]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[6]">GTX_COMMON:DRP43[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[7]">GTX_COMMON:COMMON_CFG[7]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[7]">GTX_COMMON:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[8]">GTX_COMMON:DRP13[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[9]">GTX_COMMON:DRP13[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[8]">GTX_COMMON:COMMON_CFG[8]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[8]">GTX_COMMON:DRP43[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[9]">GTX_COMMON:COMMON_CFG[9]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[9]">GTX_COMMON:DRP43[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[10]">GTX_COMMON:DRP13[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[11]">GTX_COMMON:DRP13[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[10]">GTX_COMMON:COMMON_CFG[10]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[10]">GTX_COMMON:DRP43[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[11]">GTX_COMMON:COMMON_CFG[11]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[11]">GTX_COMMON:DRP43[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[12]">GTX_COMMON:DRP13[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[13]">GTX_COMMON:DRP13[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[12]">GTX_COMMON:COMMON_CFG[12]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[12]">GTX_COMMON:DRP43[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[13]">GTX_COMMON:COMMON_CFG[13]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[13]">GTX_COMMON:DRP43[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[14]">GTX_COMMON:DRP13[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13" title="GTX_COMMON:DRP13[15]">GTX_COMMON:DRP13[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[14]">GTX_COMMON:COMMON_CFG[14]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[14]">GTX_COMMON:DRP43[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[15]">GTX_COMMON:COMMON_CFG[15]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43" title="GTX_COMMON:DRP43[15]">GTX_COMMON:DRP43[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[0]">GTX_COMMON:DRP14[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[1]">GTX_COMMON:DRP14[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[16]">GTX_COMMON:COMMON_CFG[16]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[0]">GTX_COMMON:DRP44[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[17]">GTX_COMMON:COMMON_CFG[17]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[1]">GTX_COMMON:DRP44[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[2]">GTX_COMMON:DRP14[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[3]">GTX_COMMON:DRP14[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[18]">GTX_COMMON:COMMON_CFG[18]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[2]">GTX_COMMON:DRP44[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[19]">GTX_COMMON:COMMON_CFG[19]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[3]">GTX_COMMON:DRP44[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[4]">GTX_COMMON:DRP14[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[5]">GTX_COMMON:DRP14[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[20]">GTX_COMMON:COMMON_CFG[20]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[4]">GTX_COMMON:DRP44[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[21]">GTX_COMMON:COMMON_CFG[21]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[5]">GTX_COMMON:DRP44[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[6]">GTX_COMMON:DRP14[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[7]">GTX_COMMON:DRP14[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[22]">GTX_COMMON:COMMON_CFG[22]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[6]">GTX_COMMON:DRP44[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[23]">GTX_COMMON:COMMON_CFG[23]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[7]">GTX_COMMON:DRP44[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[8]">GTX_COMMON:DRP14[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[9]">GTX_COMMON:DRP14[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[24]">GTX_COMMON:COMMON_CFG[24]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[8]">GTX_COMMON:DRP44[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[25]">GTX_COMMON:COMMON_CFG[25]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[9]">GTX_COMMON:DRP44[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[10]">GTX_COMMON:DRP14[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[11]">GTX_COMMON:DRP14[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[26]">GTX_COMMON:COMMON_CFG[26]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[10]">GTX_COMMON:DRP44[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[27]">GTX_COMMON:COMMON_CFG[27]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[11]">GTX_COMMON:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[12]">GTX_COMMON:DRP14[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[13]">GTX_COMMON:DRP14[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[28]">GTX_COMMON:COMMON_CFG[28]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[12]">GTX_COMMON:DRP44[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[29]">GTX_COMMON:COMMON_CFG[29]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[13]">GTX_COMMON:DRP44[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[14]">GTX_COMMON:DRP14[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14" title="GTX_COMMON:DRP14[15]">GTX_COMMON:DRP14[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[30]">GTX_COMMON:COMMON_CFG[30]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[14]">GTX_COMMON:DRP44[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG" title="GTX_COMMON:COMMON_CFG[31]">GTX_COMMON:COMMON_CFG[31]</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44" title="GTX_COMMON:DRP44[15]">GTX_COMMON:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[0]">GTX_COMMON:DRP15[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[1]">GTX_COMMON:DRP15[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[0]">GTX_COMMON:DRP45[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[1]">GTX_COMMON:DRP45[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[2]">GTX_COMMON:DRP15[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[3]">GTX_COMMON:DRP15[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[2]">GTX_COMMON:DRP45[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[3]">GTX_COMMON:DRP45[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[4]">GTX_COMMON:DRP15[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[5]">GTX_COMMON:DRP15[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[4]">GTX_COMMON:DRP45[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[5]">GTX_COMMON:DRP45[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[6]">GTX_COMMON:DRP15[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[7]">GTX_COMMON:DRP15[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[6]">GTX_COMMON:DRP45[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[7]">GTX_COMMON:DRP45[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[8]">GTX_COMMON:DRP15[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[9]">GTX_COMMON:DRP15[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[8]">GTX_COMMON:DRP45[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[9]">GTX_COMMON:DRP45[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[10]">GTX_COMMON:DRP15[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[11]">GTX_COMMON:DRP15[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[10]">GTX_COMMON:DRP45[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[11]">GTX_COMMON:DRP45[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[12]">GTX_COMMON:DRP15[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[13]">GTX_COMMON:DRP15[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[12]">GTX_COMMON:DRP45[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[13]">GTX_COMMON:DRP45[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[14]">GTX_COMMON:DRP15[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15" title="GTX_COMMON:DRP15[15]">GTX_COMMON:DRP15[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[14]">GTX_COMMON:DRP45[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45" title="GTX_COMMON:DRP45[15]">GTX_COMMON:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[0]">GTX_COMMON:DRP16[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[1]">GTX_COMMON:DRP16[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_GTREFCLKPD1" title="GTX_COMMON:A_GTREFCLKPD1">GTX_COMMON:A_GTREFCLKPD1</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[0]">GTX_COMMON:DRP46[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_GTREFCLKPD0" title="GTX_COMMON:A_GTREFCLKPD0">GTX_COMMON:A_GTREFCLKPD0</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[1]">GTX_COMMON:DRP46[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[2]">GTX_COMMON:DRP16[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[3]">GTX_COMMON:DRP16[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLRESET" title="GTX_COMMON:A_QPLLRESET">GTX_COMMON:A_QPLLRESET</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[2]">GTX_COMMON:DRP46[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLPD" title="GTX_COMMON:A_QPLLPD">GTX_COMMON:A_QPLLPD</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[3]">GTX_COMMON:DRP46[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[4]">GTX_COMMON:DRP16[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[5]">GTX_COMMON:DRP16[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLLOCKEN" title="GTX_COMMON:A_QPLLLOCKEN">GTX_COMMON:A_QPLLLOCKEN</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[4]">GTX_COMMON:DRP46[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLOUTRESET" title="GTX_COMMON:A_QPLLOUTRESET">GTX_COMMON:A_QPLLOUTRESET</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[5]">GTX_COMMON:DRP46[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[6]">GTX_COMMON:DRP16[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[7]">GTX_COMMON:DRP16[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_BGPD" title="GTX_COMMON:A_BGPD">GTX_COMMON:A_BGPD</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[6]">GTX_COMMON:DRP46[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:A_BGMONITOREN" title="GTX_COMMON:A_BGMONITOREN">GTX_COMMON:A_BGMONITOREN</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[7]">GTX_COMMON:DRP46[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[8]">GTX_COMMON:DRP16[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[9]">GTX_COMMON:DRP16[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[8]">GTX_COMMON:DRP46[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[9]">GTX_COMMON:DRP46[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[10]">GTX_COMMON:DRP16[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[11]">GTX_COMMON:DRP16[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[10]">GTX_COMMON:DRP46[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[11]">GTX_COMMON:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[12]">GTX_COMMON:DRP16[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[13]">GTX_COMMON:DRP16[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[12]">GTX_COMMON:DRP46[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[13]">GTX_COMMON:DRP46[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[14]">GTX_COMMON:DRP16[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16" title="GTX_COMMON:DRP16[15]">GTX_COMMON:DRP16[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[14]">GTX_COMMON:DRP46[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46" title="GTX_COMMON:DRP46[15]">GTX_COMMON:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[0]">GTX_COMMON:DRP17[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[1]">GTX_COMMON:DRP17[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_RESET" title="GTX_COMMON:AEN_RESET">GTX_COMMON:AEN_RESET</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[0]">GTX_COMMON:DRP47[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_REFCLK" title="GTX_COMMON:AEN_REFCLK">GTX_COMMON:AEN_REFCLK</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[1]">GTX_COMMON:DRP47[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[2]">GTX_COMMON:DRP17[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[3]">GTX_COMMON:DRP17[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_QPLL" title="GTX_COMMON:AEN_QPLL">GTX_COMMON:AEN_QPLL</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[2]">GTX_COMMON:DRP47[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_PD" title="GTX_COMMON:AEN_PD">GTX_COMMON:AEN_PD</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[3]">GTX_COMMON:DRP47[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[4]">GTX_COMMON:DRP17[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[5]">GTX_COMMON:DRP17[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_MASTER" title="GTX_COMMON:AEN_MASTER">GTX_COMMON:AEN_MASTER</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[4]">GTX_COMMON:DRP47[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[5]">GTX_COMMON:DRP47[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[6]">GTX_COMMON:DRP17[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[7]">GTX_COMMON:DRP17[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_BGBS" title="GTX_COMMON:AEN_BGBS">GTX_COMMON:AEN_BGBS</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[6]">GTX_COMMON:DRP47[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[7]">GTX_COMMON:DRP47[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[8]">GTX_COMMON:DRP17[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[9]">GTX_COMMON:DRP17[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[8]">GTX_COMMON:DRP47[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[9]">GTX_COMMON:DRP47[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[10]">GTX_COMMON:DRP17[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[11]">GTX_COMMON:DRP17[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[10]">GTX_COMMON:DRP47[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[11]">GTX_COMMON:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[12]">GTX_COMMON:DRP17[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[13]">GTX_COMMON:DRP17[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[12]">GTX_COMMON:DRP47[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[13]">GTX_COMMON:DRP47[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[14]">GTX_COMMON:DRP17[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17" title="GTX_COMMON:DRP17[15]">GTX_COMMON:DRP17[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[14]">GTX_COMMON:DRP47[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_INSTANTIATED" title="GTX_COMMON:COMMON_INSTANTIATED">GTX_COMMON:COMMON_INSTANTIATED</a><br><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47" title="GTX_COMMON:DRP47[15]">GTX_COMMON:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[0]">GTX_COMMON:DRP18[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[1]">GTX_COMMON:DRP18[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[0]">GTX_COMMON:DRP48[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[1]">GTX_COMMON:DRP48[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[2]">GTX_COMMON:DRP18[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[3]">GTX_COMMON:DRP18[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[2]">GTX_COMMON:DRP48[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[3]">GTX_COMMON:DRP48[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[4]">GTX_COMMON:DRP18[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[5]">GTX_COMMON:DRP18[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[4]">GTX_COMMON:DRP48[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[5]">GTX_COMMON:DRP48[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[6]">GTX_COMMON:DRP18[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[7]">GTX_COMMON:DRP18[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[6]">GTX_COMMON:DRP48[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[7]">GTX_COMMON:DRP48[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[8]">GTX_COMMON:DRP18[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[9]">GTX_COMMON:DRP18[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[8]">GTX_COMMON:DRP48[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[9]">GTX_COMMON:DRP48[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[10]">GTX_COMMON:DRP18[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[11]">GTX_COMMON:DRP18[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[10]">GTX_COMMON:DRP48[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[11]">GTX_COMMON:DRP48[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[12]">GTX_COMMON:DRP18[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[13]">GTX_COMMON:DRP18[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[12]">GTX_COMMON:DRP48[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[13]">GTX_COMMON:DRP48[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[14]">GTX_COMMON:DRP18[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18" title="GTX_COMMON:DRP18[15]">GTX_COMMON:DRP18[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[14]">GTX_COMMON:DRP48[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48" title="GTX_COMMON:DRP48[15]">GTX_COMMON:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[0]">GTX_COMMON:DRP19[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[1]">GTX_COMMON:DRP19[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[0]">GTX_COMMON:DRP49[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[1]">GTX_COMMON:DRP49[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[2]">GTX_COMMON:DRP19[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[3]">GTX_COMMON:DRP19[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[2]">GTX_COMMON:DRP49[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[3]">GTX_COMMON:DRP49[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[4]">GTX_COMMON:DRP19[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[5]">GTX_COMMON:DRP19[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[4]">GTX_COMMON:DRP49[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[5]">GTX_COMMON:DRP49[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[6]">GTX_COMMON:DRP19[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[7]">GTX_COMMON:DRP19[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[6]">GTX_COMMON:DRP49[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[7]">GTX_COMMON:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[8]">GTX_COMMON:DRP19[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[9]">GTX_COMMON:DRP19[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[8]">GTX_COMMON:DRP49[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[9]">GTX_COMMON:DRP49[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[10]">GTX_COMMON:DRP19[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[11]">GTX_COMMON:DRP19[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[10]">GTX_COMMON:DRP49[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[11]">GTX_COMMON:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[12]">GTX_COMMON:DRP19[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[13]">GTX_COMMON:DRP19[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[12]">GTX_COMMON:DRP49[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[13]">GTX_COMMON:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[14]">GTX_COMMON:DRP19[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19" title="GTX_COMMON:DRP19[15]">GTX_COMMON:DRP19[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[14]">GTX_COMMON:DRP49[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49" title="GTX_COMMON:DRP49[15]">GTX_COMMON:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[0]">GTX_COMMON:DRP1A[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[1]">GTX_COMMON:DRP1A[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[0]">GTX_COMMON:DRP4A[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[1]">GTX_COMMON:DRP4A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[2]">GTX_COMMON:DRP1A[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[3]">GTX_COMMON:DRP1A[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[2]">GTX_COMMON:DRP4A[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[3]">GTX_COMMON:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[4]">GTX_COMMON:DRP1A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[5]">GTX_COMMON:DRP1A[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[4]">GTX_COMMON:DRP4A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[5]">GTX_COMMON:DRP4A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[6]">GTX_COMMON:DRP1A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[7]">GTX_COMMON:DRP1A[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[6]">GTX_COMMON:DRP4A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[7]">GTX_COMMON:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[8]">GTX_COMMON:DRP1A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[9]">GTX_COMMON:DRP1A[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[8]">GTX_COMMON:DRP4A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[9]">GTX_COMMON:DRP4A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[10]">GTX_COMMON:DRP1A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[11]">GTX_COMMON:DRP1A[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[10]">GTX_COMMON:DRP4A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[11]">GTX_COMMON:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[12]">GTX_COMMON:DRP1A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[13]">GTX_COMMON:DRP1A[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[12]">GTX_COMMON:DRP4A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[13]">GTX_COMMON:DRP4A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[14]">GTX_COMMON:DRP1A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A" title="GTX_COMMON:DRP1A[15]">GTX_COMMON:DRP1A[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[14]">GTX_COMMON:DRP4A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A" title="GTX_COMMON:DRP4A[15]">GTX_COMMON:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[0]">GTX_COMMON:DRP1B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[1]">GTX_COMMON:DRP1B[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[0]">GTX_COMMON:DRP4B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[1]">GTX_COMMON:DRP4B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[2]">GTX_COMMON:DRP1B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[3]">GTX_COMMON:DRP1B[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[2]">GTX_COMMON:DRP4B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[3]">GTX_COMMON:DRP4B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[4]">GTX_COMMON:DRP1B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[5]">GTX_COMMON:DRP1B[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[4]">GTX_COMMON:DRP4B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[5]">GTX_COMMON:DRP4B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[6]">GTX_COMMON:DRP1B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[7]">GTX_COMMON:DRP1B[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[6]">GTX_COMMON:DRP4B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[7]">GTX_COMMON:DRP4B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[8]">GTX_COMMON:DRP1B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[9]">GTX_COMMON:DRP1B[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[8]">GTX_COMMON:DRP4B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[9]">GTX_COMMON:DRP4B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[10]">GTX_COMMON:DRP1B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[11]">GTX_COMMON:DRP1B[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[10]">GTX_COMMON:DRP4B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[11]">GTX_COMMON:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[12]">GTX_COMMON:DRP1B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[13]">GTX_COMMON:DRP1B[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[12]">GTX_COMMON:DRP4B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[13]">GTX_COMMON:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[14]">GTX_COMMON:DRP1B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B" title="GTX_COMMON:DRP1B[15]">GTX_COMMON:DRP1B[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[14]">GTX_COMMON:DRP4B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B" title="GTX_COMMON:DRP4B[15]">GTX_COMMON:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[0]">GTX_COMMON:DRP1C[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[1]">GTX_COMMON:DRP1C[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[0]">GTX_COMMON:DRP4C[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[1]">GTX_COMMON:DRP4C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[2]">GTX_COMMON:DRP1C[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[3]">GTX_COMMON:DRP1C[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[2]">GTX_COMMON:DRP4C[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[3]">GTX_COMMON:DRP4C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[4]">GTX_COMMON:DRP1C[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[5]">GTX_COMMON:DRP1C[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[4]">GTX_COMMON:DRP4C[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[5]">GTX_COMMON:DRP4C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[6]">GTX_COMMON:DRP1C[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[7]">GTX_COMMON:DRP1C[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[6]">GTX_COMMON:DRP4C[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[7]">GTX_COMMON:DRP4C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[8]">GTX_COMMON:DRP1C[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[9]">GTX_COMMON:DRP1C[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[8]">GTX_COMMON:DRP4C[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[9]">GTX_COMMON:DRP4C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[10]">GTX_COMMON:DRP1C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[11]">GTX_COMMON:DRP1C[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[10]">GTX_COMMON:DRP4C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[11]">GTX_COMMON:DRP4C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[12]">GTX_COMMON:DRP1C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[13]">GTX_COMMON:DRP1C[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[12]">GTX_COMMON:DRP4C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[13]">GTX_COMMON:DRP4C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[14]">GTX_COMMON:DRP1C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C" title="GTX_COMMON:DRP1C[15]">GTX_COMMON:DRP1C[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[14]">GTX_COMMON:DRP4C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C" title="GTX_COMMON:DRP4C[15]">GTX_COMMON:DRP4C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[0]">GTX_COMMON:DRP1D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[1]">GTX_COMMON:DRP1D[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[0]">GTX_COMMON:DRP4D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[1]">GTX_COMMON:DRP4D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[2]">GTX_COMMON:DRP1D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[3]">GTX_COMMON:DRP1D[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[2]">GTX_COMMON:DRP4D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[3]">GTX_COMMON:DRP4D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[4]">GTX_COMMON:DRP1D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[5]">GTX_COMMON:DRP1D[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[4]">GTX_COMMON:DRP4D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[5]">GTX_COMMON:DRP4D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[6]">GTX_COMMON:DRP1D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[7]">GTX_COMMON:DRP1D[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[6]">GTX_COMMON:DRP4D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[7]">GTX_COMMON:DRP4D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[8]">GTX_COMMON:DRP1D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[9]">GTX_COMMON:DRP1D[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[8]">GTX_COMMON:DRP4D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[9]">GTX_COMMON:DRP4D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[10]">GTX_COMMON:DRP1D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[11]">GTX_COMMON:DRP1D[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[10]">GTX_COMMON:DRP4D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[11]">GTX_COMMON:DRP4D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[12]">GTX_COMMON:DRP1D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[13]">GTX_COMMON:DRP1D[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[12]">GTX_COMMON:DRP4D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[13]">GTX_COMMON:DRP4D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[14]">GTX_COMMON:DRP1D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D" title="GTX_COMMON:DRP1D[15]">GTX_COMMON:DRP1D[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[14]">GTX_COMMON:DRP4D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D" title="GTX_COMMON:DRP4D[15]">GTX_COMMON:DRP4D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[0]">GTX_COMMON:DRP1E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[1]">GTX_COMMON:DRP1E[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[0]">GTX_COMMON:DRP4E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[1]">GTX_COMMON:DRP4E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[2]">GTX_COMMON:DRP1E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[3]">GTX_COMMON:DRP1E[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[2]">GTX_COMMON:DRP4E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[3]">GTX_COMMON:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[4]">GTX_COMMON:DRP1E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[5]">GTX_COMMON:DRP1E[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[4]">GTX_COMMON:DRP4E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[5]">GTX_COMMON:DRP4E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[6]">GTX_COMMON:DRP1E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[7]">GTX_COMMON:DRP1E[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[6]">GTX_COMMON:DRP4E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[7]">GTX_COMMON:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[8]">GTX_COMMON:DRP1E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[9]">GTX_COMMON:DRP1E[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[8]">GTX_COMMON:DRP4E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[9]">GTX_COMMON:DRP4E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[10]">GTX_COMMON:DRP1E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[11]">GTX_COMMON:DRP1E[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[10]">GTX_COMMON:DRP4E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[11]">GTX_COMMON:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[12]">GTX_COMMON:DRP1E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[13]">GTX_COMMON:DRP1E[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[12]">GTX_COMMON:DRP4E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[13]">GTX_COMMON:DRP4E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[14]">GTX_COMMON:DRP1E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E" title="GTX_COMMON:DRP1E[15]">GTX_COMMON:DRP1E[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[14]">GTX_COMMON:DRP4E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E" title="GTX_COMMON:DRP4E[15]">GTX_COMMON:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[0]">GTX_COMMON:DRP1F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[1]">GTX_COMMON:DRP1F[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[0]">GTX_COMMON:DRP4F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[1]">GTX_COMMON:DRP4F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[2]">GTX_COMMON:DRP1F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[3]">GTX_COMMON:DRP1F[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[2]">GTX_COMMON:DRP4F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[3]">GTX_COMMON:DRP4F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[4]">GTX_COMMON:DRP1F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[5]">GTX_COMMON:DRP1F[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[4]">GTX_COMMON:DRP4F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[5]">GTX_COMMON:DRP4F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[6]">GTX_COMMON:DRP1F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[7]">GTX_COMMON:DRP1F[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[6]">GTX_COMMON:DRP4F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[7]">GTX_COMMON:DRP4F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[8]">GTX_COMMON:DRP1F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[9]">GTX_COMMON:DRP1F[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[8]">GTX_COMMON:DRP4F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[9]">GTX_COMMON:DRP4F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[10]">GTX_COMMON:DRP1F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[11]">GTX_COMMON:DRP1F[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[10]">GTX_COMMON:DRP4F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[11]">GTX_COMMON:DRP4F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[12]">GTX_COMMON:DRP1F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[13]">GTX_COMMON:DRP1F[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[12]">GTX_COMMON:DRP4F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[13]">GTX_COMMON:DRP4F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[14]">GTX_COMMON:DRP1F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F" title="GTX_COMMON:DRP1F[15]">GTX_COMMON:DRP1F[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[14]">GTX_COMMON:DRP4F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F" title="GTX_COMMON:DRP4F[15]">GTX_COMMON:DRP4F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[0]">GTX_COMMON:DRP20[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[1]">GTX_COMMON:DRP20[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[0]">GTX_COMMON:DRP50[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[1]">GTX_COMMON:DRP50[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[2]">GTX_COMMON:DRP20[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[3]">GTX_COMMON:DRP20[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[2]">GTX_COMMON:DRP50[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[3]">GTX_COMMON:DRP50[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[4]">GTX_COMMON:DRP20[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[5]">GTX_COMMON:DRP20[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[4]">GTX_COMMON:DRP50[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[5]">GTX_COMMON:DRP50[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[6]">GTX_COMMON:DRP20[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[7]">GTX_COMMON:DRP20[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[6]">GTX_COMMON:DRP50[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[7]">GTX_COMMON:DRP50[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[8]">GTX_COMMON:DRP20[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[9]">GTX_COMMON:DRP20[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[8]">GTX_COMMON:DRP50[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[9]">GTX_COMMON:DRP50[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[10]">GTX_COMMON:DRP20[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[11]">GTX_COMMON:DRP20[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[10]">GTX_COMMON:DRP50[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[11]">GTX_COMMON:DRP50[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[12]">GTX_COMMON:DRP20[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[13]">GTX_COMMON:DRP20[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[12]">GTX_COMMON:DRP50[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[13]">GTX_COMMON:DRP50[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[14]">GTX_COMMON:DRP20[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20" title="GTX_COMMON:DRP20[15]">GTX_COMMON:DRP20[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[14]">GTX_COMMON:DRP50[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50" title="GTX_COMMON:DRP50[15]">GTX_COMMON:DRP50[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[0]">GTX_COMMON:DRP21[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[1]">GTX_COMMON:DRP21[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[0]">GTX_COMMON:DRP51[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[1]">GTX_COMMON:DRP51[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[2]">GTX_COMMON:DRP21[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[3]">GTX_COMMON:DRP21[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[2]">GTX_COMMON:DRP51[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[3]">GTX_COMMON:DRP51[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[4]">GTX_COMMON:DRP21[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[5]">GTX_COMMON:DRP21[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[4]">GTX_COMMON:DRP51[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[5]">GTX_COMMON:DRP51[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[6]">GTX_COMMON:DRP21[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[7]">GTX_COMMON:DRP21[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[6]">GTX_COMMON:DRP51[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[7]">GTX_COMMON:DRP51[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[8]">GTX_COMMON:DRP21[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[9]">GTX_COMMON:DRP21[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[8]">GTX_COMMON:DRP51[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[9]">GTX_COMMON:DRP51[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[10]">GTX_COMMON:DRP21[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[11]">GTX_COMMON:DRP21[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[10]">GTX_COMMON:DRP51[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[11]">GTX_COMMON:DRP51[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[12]">GTX_COMMON:DRP21[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[13]">GTX_COMMON:DRP21[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[12]">GTX_COMMON:DRP51[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[13]">GTX_COMMON:DRP51[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[14]">GTX_COMMON:DRP21[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21" title="GTX_COMMON:DRP21[15]">GTX_COMMON:DRP21[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[14]">GTX_COMMON:DRP51[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51" title="GTX_COMMON:DRP51[15]">GTX_COMMON:DRP51[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[0]">GTX_COMMON:DRP22[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[1]">GTX_COMMON:DRP22[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[0]">GTX_COMMON:DRP52[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[1]">GTX_COMMON:DRP52[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[2]">GTX_COMMON:DRP22[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[3]">GTX_COMMON:DRP22[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[2]">GTX_COMMON:DRP52[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[3]">GTX_COMMON:DRP52[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[4]">GTX_COMMON:DRP22[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[5]">GTX_COMMON:DRP22[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[4]">GTX_COMMON:DRP52[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[5]">GTX_COMMON:DRP52[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[6]">GTX_COMMON:DRP22[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[7]">GTX_COMMON:DRP22[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[6]">GTX_COMMON:DRP52[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[7]">GTX_COMMON:DRP52[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[8]">GTX_COMMON:DRP22[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[9]">GTX_COMMON:DRP22[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[8]">GTX_COMMON:DRP52[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[9]">GTX_COMMON:DRP52[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[10]">GTX_COMMON:DRP22[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[11]">GTX_COMMON:DRP22[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[10]">GTX_COMMON:DRP52[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[11]">GTX_COMMON:DRP52[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[12]">GTX_COMMON:DRP22[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[13]">GTX_COMMON:DRP22[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[12]">GTX_COMMON:DRP52[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[13]">GTX_COMMON:DRP52[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[14]">GTX_COMMON:DRP22[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22" title="GTX_COMMON:DRP22[15]">GTX_COMMON:DRP22[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[14]">GTX_COMMON:DRP52[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52" title="GTX_COMMON:DRP52[15]">GTX_COMMON:DRP52[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[0]">GTX_COMMON:DRP23[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[1]">GTX_COMMON:DRP23[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[0]">GTX_COMMON:DRP53[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[1]">GTX_COMMON:DRP53[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[2]">GTX_COMMON:DRP23[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[3]">GTX_COMMON:DRP23[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[2]">GTX_COMMON:DRP53[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[3]">GTX_COMMON:DRP53[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[4]">GTX_COMMON:DRP23[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[5]">GTX_COMMON:DRP23[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[4]">GTX_COMMON:DRP53[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[5]">GTX_COMMON:DRP53[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[6]">GTX_COMMON:DRP23[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[7]">GTX_COMMON:DRP23[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[6]">GTX_COMMON:DRP53[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[7]">GTX_COMMON:DRP53[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[8]">GTX_COMMON:DRP23[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[9]">GTX_COMMON:DRP23[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[8]">GTX_COMMON:DRP53[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[9]">GTX_COMMON:DRP53[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[10]">GTX_COMMON:DRP23[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[11]">GTX_COMMON:DRP23[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[10]">GTX_COMMON:DRP53[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[11]">GTX_COMMON:DRP53[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[12]">GTX_COMMON:DRP23[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[13]">GTX_COMMON:DRP23[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[12]">GTX_COMMON:DRP53[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[13]">GTX_COMMON:DRP53[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[14]">GTX_COMMON:DRP23[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23" title="GTX_COMMON:DRP23[15]">GTX_COMMON:DRP23[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[14]">GTX_COMMON:DRP53[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53" title="GTX_COMMON:DRP53[15]">GTX_COMMON:DRP53[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[0]">GTX_COMMON:DRP24[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[1]">GTX_COMMON:DRP24[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[0]">GTX_COMMON:DRP54[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[1]">GTX_COMMON:DRP54[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[2]">GTX_COMMON:DRP24[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[3]">GTX_COMMON:DRP24[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[2]">GTX_COMMON:DRP54[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[3]">GTX_COMMON:DRP54[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[4]">GTX_COMMON:DRP24[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[5]">GTX_COMMON:DRP24[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[4]">GTX_COMMON:DRP54[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[5]">GTX_COMMON:DRP54[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[6]">GTX_COMMON:DRP24[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[7]">GTX_COMMON:DRP24[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[6]">GTX_COMMON:DRP54[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[7]">GTX_COMMON:DRP54[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[8]">GTX_COMMON:DRP24[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[9]">GTX_COMMON:DRP24[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[8]">GTX_COMMON:DRP54[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[9]">GTX_COMMON:DRP54[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[10]">GTX_COMMON:DRP24[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[11]">GTX_COMMON:DRP24[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[10]">GTX_COMMON:DRP54[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[11]">GTX_COMMON:DRP54[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[12]">GTX_COMMON:DRP24[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[13]">GTX_COMMON:DRP24[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[12]">GTX_COMMON:DRP54[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[13]">GTX_COMMON:DRP54[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[14]">GTX_COMMON:DRP24[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24" title="GTX_COMMON:DRP24[15]">GTX_COMMON:DRP24[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[14]">GTX_COMMON:DRP54[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54" title="GTX_COMMON:DRP54[15]">GTX_COMMON:DRP54[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[0]">GTX_COMMON:DRP25[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[1]">GTX_COMMON:DRP25[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[0]">GTX_COMMON:DRP55[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[1]">GTX_COMMON:DRP55[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[2]">GTX_COMMON:DRP25[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[3]">GTX_COMMON:DRP25[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[2]">GTX_COMMON:DRP55[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[3]">GTX_COMMON:DRP55[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[4]">GTX_COMMON:DRP25[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[5]">GTX_COMMON:DRP25[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[4]">GTX_COMMON:DRP55[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[5]">GTX_COMMON:DRP55[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[6]">GTX_COMMON:DRP25[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[7]">GTX_COMMON:DRP25[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[6]">GTX_COMMON:DRP55[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[7]">GTX_COMMON:DRP55[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[8]">GTX_COMMON:DRP25[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[9]">GTX_COMMON:DRP25[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[8]">GTX_COMMON:DRP55[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[9]">GTX_COMMON:DRP55[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[10]">GTX_COMMON:DRP25[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[11]">GTX_COMMON:DRP25[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[10]">GTX_COMMON:DRP55[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[11]">GTX_COMMON:DRP55[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[12]">GTX_COMMON:DRP25[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[13]">GTX_COMMON:DRP25[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[12]">GTX_COMMON:DRP55[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[13]">GTX_COMMON:DRP55[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[14]">GTX_COMMON:DRP25[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25" title="GTX_COMMON:DRP25[15]">GTX_COMMON:DRP25[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[14]">GTX_COMMON:DRP55[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55" title="GTX_COMMON:DRP55[15]">GTX_COMMON:DRP55[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[0]">GTX_COMMON:DRP26[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[1]">GTX_COMMON:DRP26[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[0]">GTX_COMMON:DRP56[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[1]">GTX_COMMON:DRP56[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[2]">GTX_COMMON:DRP26[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[3]">GTX_COMMON:DRP26[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[2]">GTX_COMMON:DRP56[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[3]">GTX_COMMON:DRP56[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[4]">GTX_COMMON:DRP26[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[5]">GTX_COMMON:DRP26[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[4]">GTX_COMMON:DRP56[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[5]">GTX_COMMON:DRP56[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[6]">GTX_COMMON:DRP26[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[7]">GTX_COMMON:DRP26[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[6]">GTX_COMMON:DRP56[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[7]">GTX_COMMON:DRP56[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[8]">GTX_COMMON:DRP26[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[9]">GTX_COMMON:DRP26[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[8]">GTX_COMMON:DRP56[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[9]">GTX_COMMON:DRP56[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[10]">GTX_COMMON:DRP26[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[11]">GTX_COMMON:DRP26[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[10]">GTX_COMMON:DRP56[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[11]">GTX_COMMON:DRP56[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[12]">GTX_COMMON:DRP26[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[13]">GTX_COMMON:DRP26[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[12]">GTX_COMMON:DRP56[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[13]">GTX_COMMON:DRP56[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[14]">GTX_COMMON:DRP26[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26" title="GTX_COMMON:DRP26[15]">GTX_COMMON:DRP26[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[14]">GTX_COMMON:DRP56[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56" title="GTX_COMMON:DRP56[15]">GTX_COMMON:DRP56[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[0]">GTX_COMMON:DRP27[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[1]">GTX_COMMON:DRP27[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[0]">GTX_COMMON:DRP57[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[1]">GTX_COMMON:DRP57[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[2]">GTX_COMMON:DRP27[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[3]">GTX_COMMON:DRP27[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[2]">GTX_COMMON:DRP57[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[3]">GTX_COMMON:DRP57[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[4]">GTX_COMMON:DRP27[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[5]">GTX_COMMON:DRP27[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[4]">GTX_COMMON:DRP57[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[5]">GTX_COMMON:DRP57[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[6]">GTX_COMMON:DRP27[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[7]">GTX_COMMON:DRP27[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[6]">GTX_COMMON:DRP57[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[7]">GTX_COMMON:DRP57[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[8]">GTX_COMMON:DRP27[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[9]">GTX_COMMON:DRP27[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[8]">GTX_COMMON:DRP57[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[9]">GTX_COMMON:DRP57[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[10]">GTX_COMMON:DRP27[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[11]">GTX_COMMON:DRP27[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[10]">GTX_COMMON:DRP57[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[11]">GTX_COMMON:DRP57[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[12]">GTX_COMMON:DRP27[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[13]">GTX_COMMON:DRP27[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[12]">GTX_COMMON:DRP57[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[13]">GTX_COMMON:DRP57[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[14]">GTX_COMMON:DRP27[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27" title="GTX_COMMON:DRP27[15]">GTX_COMMON:DRP27[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[14]">GTX_COMMON:DRP57[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57" title="GTX_COMMON:DRP57[15]">GTX_COMMON:DRP57[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_COMMON bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[0]">GTX_COMMON:DRP28[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[1]">GTX_COMMON:DRP28[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[0]">GTX_COMMON:DRP58[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[1]">GTX_COMMON:DRP58[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[2]">GTX_COMMON:DRP28[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[3]">GTX_COMMON:DRP28[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[2]">GTX_COMMON:DRP58[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[3]">GTX_COMMON:DRP58[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[4]">GTX_COMMON:DRP28[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[5]">GTX_COMMON:DRP28[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[4]">GTX_COMMON:DRP58[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[5]">GTX_COMMON:DRP58[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[6]">GTX_COMMON:DRP28[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[7]">GTX_COMMON:DRP28[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[6]">GTX_COMMON:DRP58[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[7]">GTX_COMMON:DRP58[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[8]">GTX_COMMON:DRP28[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[9]">GTX_COMMON:DRP28[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[8]">GTX_COMMON:DRP58[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[9]">GTX_COMMON:DRP58[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[10]">GTX_COMMON:DRP28[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[11]">GTX_COMMON:DRP28[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[10]">GTX_COMMON:DRP58[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[11]">GTX_COMMON:DRP58[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[12]">GTX_COMMON:DRP28[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[13]">GTX_COMMON:DRP28[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[12]">GTX_COMMON:DRP58[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[13]">GTX_COMMON:DRP58[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[14]">GTX_COMMON:DRP28[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28" title="GTX_COMMON:DRP28[15]">GTX_COMMON:DRP28[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[14]">GTX_COMMON:DRP58[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58" title="GTX_COMMON:DRP58[15]">GTX_COMMON:DRP58[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[0]">GTX_COMMON:DRP29[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[1]">GTX_COMMON:DRP29[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[0]">GTX_COMMON:DRP59[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[1]">GTX_COMMON:DRP59[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[2]">GTX_COMMON:DRP29[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[3]">GTX_COMMON:DRP29[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[2]">GTX_COMMON:DRP59[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[3]">GTX_COMMON:DRP59[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[4]">GTX_COMMON:DRP29[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[5]">GTX_COMMON:DRP29[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[4]">GTX_COMMON:DRP59[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[5]">GTX_COMMON:DRP59[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[6]">GTX_COMMON:DRP29[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[7]">GTX_COMMON:DRP29[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[6]">GTX_COMMON:DRP59[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[7]">GTX_COMMON:DRP59[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[8]">GTX_COMMON:DRP29[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[9]">GTX_COMMON:DRP29[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[8]">GTX_COMMON:DRP59[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[9]">GTX_COMMON:DRP59[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[10]">GTX_COMMON:DRP29[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[11]">GTX_COMMON:DRP29[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[10]">GTX_COMMON:DRP59[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[11]">GTX_COMMON:DRP59[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[12]">GTX_COMMON:DRP29[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[13]">GTX_COMMON:DRP29[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[12]">GTX_COMMON:DRP59[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[13]">GTX_COMMON:DRP59[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[14]">GTX_COMMON:DRP29[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29" title="GTX_COMMON:DRP29[15]">GTX_COMMON:DRP29[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[14]">GTX_COMMON:DRP59[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59" title="GTX_COMMON:DRP59[15]">GTX_COMMON:DRP59[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[0]">GTX_COMMON:DRP2A[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[1]">GTX_COMMON:DRP2A[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[0]">GTX_COMMON:DRP5A[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[1]">GTX_COMMON:DRP5A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[2]">GTX_COMMON:DRP2A[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[3]">GTX_COMMON:DRP2A[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[2]">GTX_COMMON:DRP5A[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[3]">GTX_COMMON:DRP5A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[4]">GTX_COMMON:DRP2A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[5]">GTX_COMMON:DRP2A[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[4]">GTX_COMMON:DRP5A[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[5]">GTX_COMMON:DRP5A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[6]">GTX_COMMON:DRP2A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[7]">GTX_COMMON:DRP2A[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[6]">GTX_COMMON:DRP5A[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[7]">GTX_COMMON:DRP5A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[8]">GTX_COMMON:DRP2A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[9]">GTX_COMMON:DRP2A[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[8]">GTX_COMMON:DRP5A[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[9]">GTX_COMMON:DRP5A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[10]">GTX_COMMON:DRP2A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[11]">GTX_COMMON:DRP2A[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[10]">GTX_COMMON:DRP5A[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[11]">GTX_COMMON:DRP5A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[12]">GTX_COMMON:DRP2A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[13]">GTX_COMMON:DRP2A[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[12]">GTX_COMMON:DRP5A[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[13]">GTX_COMMON:DRP5A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[14]">GTX_COMMON:DRP2A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A" title="GTX_COMMON:DRP2A[15]">GTX_COMMON:DRP2A[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[14]">GTX_COMMON:DRP5A[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A" title="GTX_COMMON:DRP5A[15]">GTX_COMMON:DRP5A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[0]">GTX_COMMON:DRP2B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[1]">GTX_COMMON:DRP2B[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[0]">GTX_COMMON:DRP5B[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[1]">GTX_COMMON:DRP5B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[2]">GTX_COMMON:DRP2B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[3]">GTX_COMMON:DRP2B[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[2]">GTX_COMMON:DRP5B[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[3]">GTX_COMMON:DRP5B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[4]">GTX_COMMON:DRP2B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[5]">GTX_COMMON:DRP2B[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[4]">GTX_COMMON:DRP5B[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[5]">GTX_COMMON:DRP5B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[6]">GTX_COMMON:DRP2B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[7]">GTX_COMMON:DRP2B[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[6]">GTX_COMMON:DRP5B[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[7]">GTX_COMMON:DRP5B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[8]">GTX_COMMON:DRP2B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[9]">GTX_COMMON:DRP2B[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[8]">GTX_COMMON:DRP5B[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[9]">GTX_COMMON:DRP5B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[10]">GTX_COMMON:DRP2B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[11]">GTX_COMMON:DRP2B[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[10]">GTX_COMMON:DRP5B[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[11]">GTX_COMMON:DRP5B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[12]">GTX_COMMON:DRP2B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[13]">GTX_COMMON:DRP2B[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[12]">GTX_COMMON:DRP5B[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[13]">GTX_COMMON:DRP5B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[14]">GTX_COMMON:DRP2B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B" title="GTX_COMMON:DRP2B[15]">GTX_COMMON:DRP2B[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[14]">GTX_COMMON:DRP5B[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B" title="GTX_COMMON:DRP5B[15]">GTX_COMMON:DRP5B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[0]">GTX_COMMON:DRP2C[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[1]">GTX_COMMON:DRP2C[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[0]">GTX_COMMON:DRP5C[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[1]">GTX_COMMON:DRP5C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[2]">GTX_COMMON:DRP2C[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[3]">GTX_COMMON:DRP2C[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[2]">GTX_COMMON:DRP5C[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[3]">GTX_COMMON:DRP5C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[4]">GTX_COMMON:DRP2C[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[5]">GTX_COMMON:DRP2C[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[4]">GTX_COMMON:DRP5C[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[5]">GTX_COMMON:DRP5C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[6]">GTX_COMMON:DRP2C[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[7]">GTX_COMMON:DRP2C[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[6]">GTX_COMMON:DRP5C[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[7]">GTX_COMMON:DRP5C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[8]">GTX_COMMON:DRP2C[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[9]">GTX_COMMON:DRP2C[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[8]">GTX_COMMON:DRP5C[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[9]">GTX_COMMON:DRP5C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[10]">GTX_COMMON:DRP2C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[11]">GTX_COMMON:DRP2C[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[10]">GTX_COMMON:DRP5C[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[11]">GTX_COMMON:DRP5C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[12]">GTX_COMMON:DRP2C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[13]">GTX_COMMON:DRP2C[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[12]">GTX_COMMON:DRP5C[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[13]">GTX_COMMON:DRP5C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[14]">GTX_COMMON:DRP2C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C" title="GTX_COMMON:DRP2C[15]">GTX_COMMON:DRP2C[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[14]">GTX_COMMON:DRP5C[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C" title="GTX_COMMON:DRP5C[15]">GTX_COMMON:DRP5C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[0]">GTX_COMMON:DRP2D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[1]">GTX_COMMON:DRP2D[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[0]">GTX_COMMON:DRP5D[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[1]">GTX_COMMON:DRP5D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[2]">GTX_COMMON:DRP2D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[3]">GTX_COMMON:DRP2D[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[2]">GTX_COMMON:DRP5D[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[3]">GTX_COMMON:DRP5D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[4]">GTX_COMMON:DRP2D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[5]">GTX_COMMON:DRP2D[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[4]">GTX_COMMON:DRP5D[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[5]">GTX_COMMON:DRP5D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[6]">GTX_COMMON:DRP2D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[7]">GTX_COMMON:DRP2D[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[6]">GTX_COMMON:DRP5D[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[7]">GTX_COMMON:DRP5D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[8]">GTX_COMMON:DRP2D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[9]">GTX_COMMON:DRP2D[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[8]">GTX_COMMON:DRP5D[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[9]">GTX_COMMON:DRP5D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[10]">GTX_COMMON:DRP2D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[11]">GTX_COMMON:DRP2D[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[10]">GTX_COMMON:DRP5D[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[11]">GTX_COMMON:DRP5D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[12]">GTX_COMMON:DRP2D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[13]">GTX_COMMON:DRP2D[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[12]">GTX_COMMON:DRP5D[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[13]">GTX_COMMON:DRP5D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[14]">GTX_COMMON:DRP2D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D" title="GTX_COMMON:DRP2D[15]">GTX_COMMON:DRP2D[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[14]">GTX_COMMON:DRP5D[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D" title="GTX_COMMON:DRP5D[15]">GTX_COMMON:DRP5D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[0]">GTX_COMMON:DRP2E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[1]">GTX_COMMON:DRP2E[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[0]">GTX_COMMON:DRP5E[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[1]">GTX_COMMON:DRP5E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[2]">GTX_COMMON:DRP2E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[3]">GTX_COMMON:DRP2E[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[2]">GTX_COMMON:DRP5E[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[3]">GTX_COMMON:DRP5E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[4]">GTX_COMMON:DRP2E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[5]">GTX_COMMON:DRP2E[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[4]">GTX_COMMON:DRP5E[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[5]">GTX_COMMON:DRP5E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[6]">GTX_COMMON:DRP2E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[7]">GTX_COMMON:DRP2E[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[6]">GTX_COMMON:DRP5E[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[7]">GTX_COMMON:DRP5E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[8]">GTX_COMMON:DRP2E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[9]">GTX_COMMON:DRP2E[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[8]">GTX_COMMON:DRP5E[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[9]">GTX_COMMON:DRP5E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[10]">GTX_COMMON:DRP2E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[11]">GTX_COMMON:DRP2E[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[10]">GTX_COMMON:DRP5E[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[11]">GTX_COMMON:DRP5E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[12]">GTX_COMMON:DRP2E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[13]">GTX_COMMON:DRP2E[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[12]">GTX_COMMON:DRP5E[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[13]">GTX_COMMON:DRP5E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[14]">GTX_COMMON:DRP2E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E" title="GTX_COMMON:DRP2E[15]">GTX_COMMON:DRP2E[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[14]">GTX_COMMON:DRP5E[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E" title="GTX_COMMON:DRP5E[15]">GTX_COMMON:DRP5E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[0]">GTX_COMMON:DRP2F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[1]">GTX_COMMON:DRP2F[1]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[0]">GTX_COMMON:DRP5F[0]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[1]">GTX_COMMON:DRP5F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[2]">GTX_COMMON:DRP2F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[3]">GTX_COMMON:DRP2F[3]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[2]">GTX_COMMON:DRP5F[2]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[3]">GTX_COMMON:DRP5F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[4]">GTX_COMMON:DRP2F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[5]">GTX_COMMON:DRP2F[5]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[4]">GTX_COMMON:DRP5F[4]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[5]">GTX_COMMON:DRP5F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[6]">GTX_COMMON:DRP2F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[7]">GTX_COMMON:DRP2F[7]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[6]">GTX_COMMON:DRP5F[6]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[7]">GTX_COMMON:DRP5F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[8]">GTX_COMMON:DRP2F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[9]">GTX_COMMON:DRP2F[9]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[8]">GTX_COMMON:DRP5F[8]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[9]">GTX_COMMON:DRP5F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[10]">GTX_COMMON:DRP2F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[11]">GTX_COMMON:DRP2F[11]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[10]">GTX_COMMON:DRP5F[10]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[11]">GTX_COMMON:DRP5F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[12]">GTX_COMMON:DRP2F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[13]">GTX_COMMON:DRP2F[13]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[12]">GTX_COMMON:DRP5F[12]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[13]">GTX_COMMON:DRP5F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[14]">GTX_COMMON:DRP2F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F" title="GTX_COMMON:DRP2F[15]">GTX_COMMON:DRP2F[15]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[14]">GTX_COMMON:DRP5F[14]</a></td><td><a href="#bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F" title="GTX_COMMON:DRP5F[15]">GTX_COMMON:DRP5F[15]</a></td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP00"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP01"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP02"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP03"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP04"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP05"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP06"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP07"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP08"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP09"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP0F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP10"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP11"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP12"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP13"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP14"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP15"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP16"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP17"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP18"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP19"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP1F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP20"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP21"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP22"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP23"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP24"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP25"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP26"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP27"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP28"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP29"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP2F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP30"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP31"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP32"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP33"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP34"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP35"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP36"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP37"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP38"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP39"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP3F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP40"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP41"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP42"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP43"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP44"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP45"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP46"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP47"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP48"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP49"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP4F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP50"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP51"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP52"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP53"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP54"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP55"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP56"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP57"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP58"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP59"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5A"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5B"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5C"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5D"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5E"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:DRP5F"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LOCK_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:DRP00</th><th>[0, 29, 7]</th><th>[0, 28, 7]</th><th>[0, 29, 6]</th><th>[0, 28, 6]</th><th>[0, 29, 5]</th><th>[0, 28, 5]</th><th>[0, 29, 4]</th><th>[0, 28, 4]</th><th>[0, 29, 3]</th><th>[0, 28, 3]</th><th>[0, 29, 2]</th><th>[0, 28, 2]</th><th>[0, 29, 1]</th><th>[0, 28, 1]</th><th>[0, 29, 0]</th><th>[0, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP01</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 29, 14]</th><th>[0, 28, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 29, 10]</th><th>[0, 28, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 29, 8]</th><th>[0, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP02</th><th>[0, 29, 23]</th><th>[0, 28, 23]</th><th>[0, 29, 22]</th><th>[0, 28, 22]</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 29, 20]</th><th>[0, 28, 20]</th><th>[0, 29, 19]</th><th>[0, 28, 19]</th><th>[0, 29, 18]</th><th>[0, 28, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th><th>[0, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP03</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 29, 30]</th><th>[0, 28, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 29, 26]</th><th>[0, 28, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 29, 24]</th><th>[0, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP04</th><th>[0, 29, 39]</th><th>[0, 28, 39]</th><th>[0, 29, 38]</th><th>[0, 28, 38]</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th><th>[0, 29, 36]</th><th>[0, 28, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th><th>[0, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP05</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th><th>[0, 29, 46]</th><th>[0, 28, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th><th>[0, 28, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 29, 42]</th><th>[0, 28, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 29, 40]</th><th>[0, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP06</th><th>[0, 29, 55]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th><th>[0, 28, 54]</th><th>[0, 29, 53]</th><th>[0, 28, 53]</th><th>[0, 29, 52]</th><th>[0, 28, 52]</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 29, 50]</th><th>[0, 28, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 29, 48]</th><th>[0, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP07</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 29, 62]</th><th>[0, 28, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 29, 60]</th><th>[0, 28, 60]</th><th>[0, 29, 59]</th><th>[0, 28, 59]</th><th>[0, 29, 58]</th><th>[0, 28, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 29, 56]</th><th>[0, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP08</th><th>[1, 29, 7]</th><th>[1, 28, 7]</th><th>[1, 29, 6]</th><th>[1, 28, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th><th>[1, 29, 4]</th><th>[1, 28, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP09</th><th>[1, 29, 15]</th><th>[1, 28, 15]</th><th>[1, 29, 14]</th><th>[1, 28, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 29, 8]</th><th>[1, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP0A</th><th>[1, 29, 23]</th><th>[1, 28, 23]</th><th>[1, 29, 22]</th><th>[1, 28, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th><th>[1, 29, 20]</th><th>[1, 28, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 29, 18]</th><th>[1, 28, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th><th>[1, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP0B</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 29, 30]</th><th>[1, 28, 30]</th><th>[1, 29, 29]</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 29, 26]</th><th>[1, 28, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 29, 24]</th><th>[1, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP0C</th><th>[1, 29, 39]</th><th>[1, 28, 39]</th><th>[1, 29, 38]</th><th>[1, 28, 38]</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 29, 36]</th><th>[1, 28, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th><th>[1, 28, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 29, 32]</th><th>[1, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP0D</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP0E</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th><th>[1, 29, 52]</th><th>[1, 28, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 29, 50]</th><th>[1, 28, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 29, 48]</th><th>[1, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP0F</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 29, 62]</th><th>[1, 28, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th><th>[1, 29, 60]</th><th>[1, 28, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 29, 58]</th><th>[1, 28, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 29, 56]</th><th>[1, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP10</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 29, 6]</th><th>[2, 28, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 29, 4]</th><th>[2, 28, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP11</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th><th>[2, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP12</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP13</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 29, 28]</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP14</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th><th>[2, 29, 38]</th><th>[2, 28, 38]</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP15</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 29, 46]</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP16</th><th>[2, 29, 55]</th><th>[2, 28, 55]</th><th>[2, 29, 54]</th><th>[2, 28, 54]</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 29, 52]</th><th>[2, 28, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 29, 50]</th><th>[2, 28, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 29, 48]</th><th>[2, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP17</th><th>[2, 29, 63]</th><th>[2, 28, 63]</th><th>[2, 29, 62]</th><th>[2, 28, 62]</th><th>[2, 29, 61]</th><th>[2, 28, 61]</th><th>[2, 29, 60]</th><th>[2, 28, 60]</th><th>[2, 29, 59]</th><th>[2, 28, 59]</th><th>[2, 29, 58]</th><th>[2, 28, 58]</th><th>[2, 29, 57]</th><th>[2, 28, 57]</th><th>[2, 29, 56]</th><th>[2, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP18</th><th>[3, 29, 7]</th><th>[3, 28, 7]</th><th>[3, 29, 6]</th><th>[3, 28, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th><th>[3, 29, 4]</th><th>[3, 28, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 29, 2]</th><th>[3, 28, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP19</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 29, 14]</th><th>[3, 28, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 29, 10]</th><th>[3, 28, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP1A</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP1B</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th><th>[3, 29, 30]</th><th>[3, 28, 30]</th><th>[3, 29, 29]</th><th>[3, 28, 29]</th><th>[3, 29, 28]</th><th>[3, 28, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 29, 26]</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th><th>[3, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP1C</th><th>[3, 29, 39]</th><th>[3, 28, 39]</th><th>[3, 29, 38]</th><th>[3, 28, 38]</th><th>[3, 29, 37]</th><th>[3, 28, 37]</th><th>[3, 29, 36]</th><th>[3, 28, 36]</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 29, 34]</th><th>[3, 28, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP1D</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP1E</th><th>[3, 29, 55]</th><th>[3, 28, 55]</th><th>[3, 29, 54]</th><th>[3, 28, 54]</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 29, 52]</th><th>[3, 28, 52]</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th><th>[3, 29, 50]</th><th>[3, 28, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 29, 48]</th><th>[3, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP1F</th><th>[3, 29, 63]</th><th>[3, 28, 63]</th><th>[3, 29, 62]</th><th>[3, 28, 62]</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th><th>[3, 29, 60]</th><th>[3, 28, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 29, 58]</th><th>[3, 28, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 29, 56]</th><th>[3, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP20</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 29, 6]</th><th>[4, 28, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 29, 2]</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP21</th><th>[4, 29, 15]</th><th>[4, 28, 15]</th><th>[4, 29, 14]</th><th>[4, 28, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 29, 12]</th><th>[4, 28, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP22</th><th>[4, 29, 23]</th><th>[4, 28, 23]</th><th>[4, 29, 22]</th><th>[4, 28, 22]</th><th>[4, 29, 21]</th><th>[4, 28, 21]</th><th>[4, 29, 20]</th><th>[4, 28, 20]</th><th>[4, 29, 19]</th><th>[4, 28, 19]</th><th>[4, 29, 18]</th><th>[4, 28, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 29, 16]</th><th>[4, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP23</th><th>[4, 29, 31]</th><th>[4, 28, 31]</th><th>[4, 29, 30]</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP24</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 29, 38]</th><th>[4, 28, 38]</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 29, 36]</th><th>[4, 28, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP25</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 29, 46]</th><th>[4, 28, 46]</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP26</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 29, 54]</th><th>[4, 28, 54]</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 29, 52]</th><th>[4, 28, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th><th>[4, 29, 50]</th><th>[4, 28, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 29, 48]</th><th>[4, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP27</th><th>[4, 29, 63]</th><th>[4, 28, 63]</th><th>[4, 29, 62]</th><th>[4, 28, 62]</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 29, 60]</th><th>[4, 28, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th><th>[4, 29, 58]</th><th>[4, 28, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 29, 56]</th><th>[4, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP28</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 29, 6]</th><th>[5, 28, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>GTX_COMMON:DRP29</th><th>[5, 29, 15]</th><th>[5, 28, 15]</th><th>[5, 29, 14]</th><th>[5, 28, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>GTX_COMMON:DRP2A</th><th>[5, 29, 23]</th><th>[5, 28, 23]</th><th>[5, 29, 22]</th><th>[5, 28, 22]</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 29, 20]</th><th>[5, 28, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th><th>[5, 28, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th><th>[5, 28, 16]</th></tr>
<tr><th>GTX_COMMON:DRP2B</th><th>[5, 29, 31]</th><th>[5, 28, 31]</th><th>[5, 29, 30]</th><th>[5, 28, 30]</th><th>[5, 29, 29]</th><th>[5, 28, 29]</th><th>[5, 29, 28]</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>GTX_COMMON:DRP2C</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th><th>[5, 28, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>GTX_COMMON:DRP2D</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 29, 40]</th><th>[5, 28, 40]</th></tr>
<tr><th>GTX_COMMON:DRP2E</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 29, 54]</th><th>[5, 28, 54]</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 29, 52]</th><th>[5, 28, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th><th>[5, 29, 50]</th><th>[5, 28, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 29, 48]</th><th>[5, 28, 48]</th></tr>
<tr><th>GTX_COMMON:DRP2F</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 29, 62]</th><th>[5, 28, 62]</th><th>[5, 29, 61]</th><th>[5, 28, 61]</th><th>[5, 29, 60]</th><th>[5, 28, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 29, 58]</th><th>[5, 28, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 29, 56]</th><th>[5, 28, 56]</th></tr>
<tr><th>GTX_COMMON:DRP30</th><th>[0, 31, 7]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 6]</th><th>[0, 31, 5]</th><th>[0, 30, 5]</th><th>[0, 31, 4]</th><th>[0, 30, 4]</th><th>[0, 31, 3]</th><th>[0, 30, 3]</th><th>[0, 31, 2]</th><th>[0, 30, 2]</th><th>[0, 31, 1]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th><th>[0, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP31</th><th>[0, 31, 15]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 30, 14]</th><th>[0, 31, 13]</th><th>[0, 30, 13]</th><th>[0, 31, 12]</th><th>[0, 30, 12]</th><th>[0, 31, 11]</th><th>[0, 30, 11]</th><th>[0, 31, 10]</th><th>[0, 30, 10]</th><th>[0, 31, 9]</th><th>[0, 30, 9]</th><th>[0, 31, 8]</th><th>[0, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP32</th><th>[0, 31, 23]</th><th>[0, 30, 23]</th><th>[0, 31, 22]</th><th>[0, 30, 22]</th><th>[0, 31, 21]</th><th>[0, 30, 21]</th><th>[0, 31, 20]</th><th>[0, 30, 20]</th><th>[0, 31, 19]</th><th>[0, 30, 19]</th><th>[0, 31, 18]</th><th>[0, 30, 18]</th><th>[0, 31, 17]</th><th>[0, 30, 17]</th><th>[0, 31, 16]</th><th>[0, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP33</th><th>[0, 31, 31]</th><th>[0, 30, 31]</th><th>[0, 31, 30]</th><th>[0, 30, 30]</th><th>[0, 31, 29]</th><th>[0, 30, 29]</th><th>[0, 31, 28]</th><th>[0, 30, 28]</th><th>[0, 31, 27]</th><th>[0, 30, 27]</th><th>[0, 31, 26]</th><th>[0, 30, 26]</th><th>[0, 31, 25]</th><th>[0, 30, 25]</th><th>[0, 31, 24]</th><th>[0, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP34</th><th>[0, 31, 39]</th><th>[0, 30, 39]</th><th>[0, 31, 38]</th><th>[0, 30, 38]</th><th>[0, 31, 37]</th><th>[0, 30, 37]</th><th>[0, 31, 36]</th><th>[0, 30, 36]</th><th>[0, 31, 35]</th><th>[0, 30, 35]</th><th>[0, 31, 34]</th><th>[0, 30, 34]</th><th>[0, 31, 33]</th><th>[0, 30, 33]</th><th>[0, 31, 32]</th><th>[0, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP35</th><th>[0, 31, 47]</th><th>[0, 30, 47]</th><th>[0, 31, 46]</th><th>[0, 30, 46]</th><th>[0, 31, 45]</th><th>[0, 30, 45]</th><th>[0, 31, 44]</th><th>[0, 30, 44]</th><th>[0, 31, 43]</th><th>[0, 30, 43]</th><th>[0, 31, 42]</th><th>[0, 30, 42]</th><th>[0, 31, 41]</th><th>[0, 30, 41]</th><th>[0, 31, 40]</th><th>[0, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP36</th><th>[0, 31, 55]</th><th>[0, 30, 55]</th><th>[0, 31, 54]</th><th>[0, 30, 54]</th><th>[0, 31, 53]</th><th>[0, 30, 53]</th><th>[0, 31, 52]</th><th>[0, 30, 52]</th><th>[0, 31, 51]</th><th>[0, 30, 51]</th><th>[0, 31, 50]</th><th>[0, 30, 50]</th><th>[0, 31, 49]</th><th>[0, 30, 49]</th><th>[0, 31, 48]</th><th>[0, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP37</th><th>[0, 31, 63]</th><th>[0, 30, 63]</th><th>[0, 31, 62]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th><th>[0, 30, 61]</th><th>[0, 31, 60]</th><th>[0, 30, 60]</th><th>[0, 31, 59]</th><th>[0, 30, 59]</th><th>[0, 31, 58]</th><th>[0, 30, 58]</th><th>[0, 31, 57]</th><th>[0, 30, 57]</th><th>[0, 31, 56]</th><th>[0, 30, 56]</th></tr>
<tr><th>GTX_COMMON:DRP38</th><th>[1, 31, 7]</th><th>[1, 30, 7]</th><th>[1, 31, 6]</th><th>[1, 30, 6]</th><th>[1, 31, 5]</th><th>[1, 30, 5]</th><th>[1, 31, 4]</th><th>[1, 30, 4]</th><th>[1, 31, 3]</th><th>[1, 30, 3]</th><th>[1, 31, 2]</th><th>[1, 30, 2]</th><th>[1, 31, 1]</th><th>[1, 30, 1]</th><th>[1, 31, 0]</th><th>[1, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP39</th><th>[1, 31, 15]</th><th>[1, 30, 15]</th><th>[1, 31, 14]</th><th>[1, 30, 14]</th><th>[1, 31, 13]</th><th>[1, 30, 13]</th><th>[1, 31, 12]</th><th>[1, 30, 12]</th><th>[1, 31, 11]</th><th>[1, 30, 11]</th><th>[1, 31, 10]</th><th>[1, 30, 10]</th><th>[1, 31, 9]</th><th>[1, 30, 9]</th><th>[1, 31, 8]</th><th>[1, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP3A</th><th>[1, 31, 23]</th><th>[1, 30, 23]</th><th>[1, 31, 22]</th><th>[1, 30, 22]</th><th>[1, 31, 21]</th><th>[1, 30, 21]</th><th>[1, 31, 20]</th><th>[1, 30, 20]</th><th>[1, 31, 19]</th><th>[1, 30, 19]</th><th>[1, 31, 18]</th><th>[1, 30, 18]</th><th>[1, 31, 17]</th><th>[1, 30, 17]</th><th>[1, 31, 16]</th><th>[1, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP3B</th><th>[1, 31, 31]</th><th>[1, 30, 31]</th><th>[1, 31, 30]</th><th>[1, 30, 30]</th><th>[1, 31, 29]</th><th>[1, 30, 29]</th><th>[1, 31, 28]</th><th>[1, 30, 28]</th><th>[1, 31, 27]</th><th>[1, 30, 27]</th><th>[1, 31, 26]</th><th>[1, 30, 26]</th><th>[1, 31, 25]</th><th>[1, 30, 25]</th><th>[1, 31, 24]</th><th>[1, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP3C</th><th>[1, 31, 39]</th><th>[1, 30, 39]</th><th>[1, 31, 38]</th><th>[1, 30, 38]</th><th>[1, 31, 37]</th><th>[1, 30, 37]</th><th>[1, 31, 36]</th><th>[1, 30, 36]</th><th>[1, 31, 35]</th><th>[1, 30, 35]</th><th>[1, 31, 34]</th><th>[1, 30, 34]</th><th>[1, 31, 33]</th><th>[1, 30, 33]</th><th>[1, 31, 32]</th><th>[1, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP3D</th><th>[1, 31, 47]</th><th>[1, 30, 47]</th><th>[1, 31, 46]</th><th>[1, 30, 46]</th><th>[1, 31, 45]</th><th>[1, 30, 45]</th><th>[1, 31, 44]</th><th>[1, 30, 44]</th><th>[1, 31, 43]</th><th>[1, 30, 43]</th><th>[1, 31, 42]</th><th>[1, 30, 42]</th><th>[1, 31, 41]</th><th>[1, 30, 41]</th><th>[1, 31, 40]</th><th>[1, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP3E</th><th>[1, 31, 55]</th><th>[1, 30, 55]</th><th>[1, 31, 54]</th><th>[1, 30, 54]</th><th>[1, 31, 53]</th><th>[1, 30, 53]</th><th>[1, 31, 52]</th><th>[1, 30, 52]</th><th>[1, 31, 51]</th><th>[1, 30, 51]</th><th>[1, 31, 50]</th><th>[1, 30, 50]</th><th>[1, 31, 49]</th><th>[1, 30, 49]</th><th>[1, 31, 48]</th><th>[1, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP3F</th><th>[1, 31, 63]</th><th>[1, 30, 63]</th><th>[1, 31, 62]</th><th>[1, 30, 62]</th><th>[1, 31, 61]</th><th>[1, 30, 61]</th><th>[1, 31, 60]</th><th>[1, 30, 60]</th><th>[1, 31, 59]</th><th>[1, 30, 59]</th><th>[1, 31, 58]</th><th>[1, 30, 58]</th><th>[1, 31, 57]</th><th>[1, 30, 57]</th><th>[1, 31, 56]</th><th>[1, 30, 56]</th></tr>
<tr><th>GTX_COMMON:DRP40</th><th>[2, 31, 7]</th><th>[2, 30, 7]</th><th>[2, 31, 6]</th><th>[2, 30, 6]</th><th>[2, 31, 5]</th><th>[2, 30, 5]</th><th>[2, 31, 4]</th><th>[2, 30, 4]</th><th>[2, 31, 3]</th><th>[2, 30, 3]</th><th>[2, 31, 2]</th><th>[2, 30, 2]</th><th>[2, 31, 1]</th><th>[2, 30, 1]</th><th>[2, 31, 0]</th><th>[2, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP41</th><th>[2, 31, 15]</th><th>[2, 30, 15]</th><th>[2, 31, 14]</th><th>[2, 30, 14]</th><th>[2, 31, 13]</th><th>[2, 30, 13]</th><th>[2, 31, 12]</th><th>[2, 30, 12]</th><th>[2, 31, 11]</th><th>[2, 30, 11]</th><th>[2, 31, 10]</th><th>[2, 30, 10]</th><th>[2, 31, 9]</th><th>[2, 30, 9]</th><th>[2, 31, 8]</th><th>[2, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP42</th><th>[2, 31, 23]</th><th>[2, 30, 23]</th><th>[2, 31, 22]</th><th>[2, 30, 22]</th><th>[2, 31, 21]</th><th>[2, 30, 21]</th><th>[2, 31, 20]</th><th>[2, 30, 20]</th><th>[2, 31, 19]</th><th>[2, 30, 19]</th><th>[2, 31, 18]</th><th>[2, 30, 18]</th><th>[2, 31, 17]</th><th>[2, 30, 17]</th><th>[2, 31, 16]</th><th>[2, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP43</th><th>[2, 31, 31]</th><th>[2, 30, 31]</th><th>[2, 31, 30]</th><th>[2, 30, 30]</th><th>[2, 31, 29]</th><th>[2, 30, 29]</th><th>[2, 31, 28]</th><th>[2, 30, 28]</th><th>[2, 31, 27]</th><th>[2, 30, 27]</th><th>[2, 31, 26]</th><th>[2, 30, 26]</th><th>[2, 31, 25]</th><th>[2, 30, 25]</th><th>[2, 31, 24]</th><th>[2, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP44</th><th>[2, 31, 39]</th><th>[2, 30, 39]</th><th>[2, 31, 38]</th><th>[2, 30, 38]</th><th>[2, 31, 37]</th><th>[2, 30, 37]</th><th>[2, 31, 36]</th><th>[2, 30, 36]</th><th>[2, 31, 35]</th><th>[2, 30, 35]</th><th>[2, 31, 34]</th><th>[2, 30, 34]</th><th>[2, 31, 33]</th><th>[2, 30, 33]</th><th>[2, 31, 32]</th><th>[2, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP45</th><th>[2, 31, 47]</th><th>[2, 30, 47]</th><th>[2, 31, 46]</th><th>[2, 30, 46]</th><th>[2, 31, 45]</th><th>[2, 30, 45]</th><th>[2, 31, 44]</th><th>[2, 30, 44]</th><th>[2, 31, 43]</th><th>[2, 30, 43]</th><th>[2, 31, 42]</th><th>[2, 30, 42]</th><th>[2, 31, 41]</th><th>[2, 30, 41]</th><th>[2, 31, 40]</th><th>[2, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP46</th><th>[2, 31, 55]</th><th>[2, 30, 55]</th><th>[2, 31, 54]</th><th>[2, 30, 54]</th><th>[2, 31, 53]</th><th>[2, 30, 53]</th><th>[2, 31, 52]</th><th>[2, 30, 52]</th><th>[2, 31, 51]</th><th>[2, 30, 51]</th><th>[2, 31, 50]</th><th>[2, 30, 50]</th><th>[2, 31, 49]</th><th>[2, 30, 49]</th><th>[2, 31, 48]</th><th>[2, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP47</th><th>[2, 31, 63]</th><th>[2, 30, 63]</th><th>[2, 31, 62]</th><th>[2, 30, 62]</th><th>[2, 31, 61]</th><th>[2, 30, 61]</th><th>[2, 31, 60]</th><th>[2, 30, 60]</th><th>[2, 31, 59]</th><th>[2, 30, 59]</th><th>[2, 31, 58]</th><th>[2, 30, 58]</th><th>[2, 31, 57]</th><th>[2, 30, 57]</th><th>[2, 31, 56]</th><th>[2, 30, 56]</th></tr>
<tr><th>GTX_COMMON:DRP48</th><th>[3, 31, 7]</th><th>[3, 30, 7]</th><th>[3, 31, 6]</th><th>[3, 30, 6]</th><th>[3, 31, 5]</th><th>[3, 30, 5]</th><th>[3, 31, 4]</th><th>[3, 30, 4]</th><th>[3, 31, 3]</th><th>[3, 30, 3]</th><th>[3, 31, 2]</th><th>[3, 30, 2]</th><th>[3, 31, 1]</th><th>[3, 30, 1]</th><th>[3, 31, 0]</th><th>[3, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP49</th><th>[3, 31, 15]</th><th>[3, 30, 15]</th><th>[3, 31, 14]</th><th>[3, 30, 14]</th><th>[3, 31, 13]</th><th>[3, 30, 13]</th><th>[3, 31, 12]</th><th>[3, 30, 12]</th><th>[3, 31, 11]</th><th>[3, 30, 11]</th><th>[3, 31, 10]</th><th>[3, 30, 10]</th><th>[3, 31, 9]</th><th>[3, 30, 9]</th><th>[3, 31, 8]</th><th>[3, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP4A</th><th>[3, 31, 23]</th><th>[3, 30, 23]</th><th>[3, 31, 22]</th><th>[3, 30, 22]</th><th>[3, 31, 21]</th><th>[3, 30, 21]</th><th>[3, 31, 20]</th><th>[3, 30, 20]</th><th>[3, 31, 19]</th><th>[3, 30, 19]</th><th>[3, 31, 18]</th><th>[3, 30, 18]</th><th>[3, 31, 17]</th><th>[3, 30, 17]</th><th>[3, 31, 16]</th><th>[3, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP4B</th><th>[3, 31, 31]</th><th>[3, 30, 31]</th><th>[3, 31, 30]</th><th>[3, 30, 30]</th><th>[3, 31, 29]</th><th>[3, 30, 29]</th><th>[3, 31, 28]</th><th>[3, 30, 28]</th><th>[3, 31, 27]</th><th>[3, 30, 27]</th><th>[3, 31, 26]</th><th>[3, 30, 26]</th><th>[3, 31, 25]</th><th>[3, 30, 25]</th><th>[3, 31, 24]</th><th>[3, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP4C</th><th>[3, 31, 39]</th><th>[3, 30, 39]</th><th>[3, 31, 38]</th><th>[3, 30, 38]</th><th>[3, 31, 37]</th><th>[3, 30, 37]</th><th>[3, 31, 36]</th><th>[3, 30, 36]</th><th>[3, 31, 35]</th><th>[3, 30, 35]</th><th>[3, 31, 34]</th><th>[3, 30, 34]</th><th>[3, 31, 33]</th><th>[3, 30, 33]</th><th>[3, 31, 32]</th><th>[3, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP4D</th><th>[3, 31, 47]</th><th>[3, 30, 47]</th><th>[3, 31, 46]</th><th>[3, 30, 46]</th><th>[3, 31, 45]</th><th>[3, 30, 45]</th><th>[3, 31, 44]</th><th>[3, 30, 44]</th><th>[3, 31, 43]</th><th>[3, 30, 43]</th><th>[3, 31, 42]</th><th>[3, 30, 42]</th><th>[3, 31, 41]</th><th>[3, 30, 41]</th><th>[3, 31, 40]</th><th>[3, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP4E</th><th>[3, 31, 55]</th><th>[3, 30, 55]</th><th>[3, 31, 54]</th><th>[3, 30, 54]</th><th>[3, 31, 53]</th><th>[3, 30, 53]</th><th>[3, 31, 52]</th><th>[3, 30, 52]</th><th>[3, 31, 51]</th><th>[3, 30, 51]</th><th>[3, 31, 50]</th><th>[3, 30, 50]</th><th>[3, 31, 49]</th><th>[3, 30, 49]</th><th>[3, 31, 48]</th><th>[3, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP4F</th><th>[3, 31, 63]</th><th>[3, 30, 63]</th><th>[3, 31, 62]</th><th>[3, 30, 62]</th><th>[3, 31, 61]</th><th>[3, 30, 61]</th><th>[3, 31, 60]</th><th>[3, 30, 60]</th><th>[3, 31, 59]</th><th>[3, 30, 59]</th><th>[3, 31, 58]</th><th>[3, 30, 58]</th><th>[3, 31, 57]</th><th>[3, 30, 57]</th><th>[3, 31, 56]</th><th>[3, 30, 56]</th></tr>
<tr><th>GTX_COMMON:DRP50</th><th>[4, 31, 7]</th><th>[4, 30, 7]</th><th>[4, 31, 6]</th><th>[4, 30, 6]</th><th>[4, 31, 5]</th><th>[4, 30, 5]</th><th>[4, 31, 4]</th><th>[4, 30, 4]</th><th>[4, 31, 3]</th><th>[4, 30, 3]</th><th>[4, 31, 2]</th><th>[4, 30, 2]</th><th>[4, 31, 1]</th><th>[4, 30, 1]</th><th>[4, 31, 0]</th><th>[4, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP51</th><th>[4, 31, 15]</th><th>[4, 30, 15]</th><th>[4, 31, 14]</th><th>[4, 30, 14]</th><th>[4, 31, 13]</th><th>[4, 30, 13]</th><th>[4, 31, 12]</th><th>[4, 30, 12]</th><th>[4, 31, 11]</th><th>[4, 30, 11]</th><th>[4, 31, 10]</th><th>[4, 30, 10]</th><th>[4, 31, 9]</th><th>[4, 30, 9]</th><th>[4, 31, 8]</th><th>[4, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP52</th><th>[4, 31, 23]</th><th>[4, 30, 23]</th><th>[4, 31, 22]</th><th>[4, 30, 22]</th><th>[4, 31, 21]</th><th>[4, 30, 21]</th><th>[4, 31, 20]</th><th>[4, 30, 20]</th><th>[4, 31, 19]</th><th>[4, 30, 19]</th><th>[4, 31, 18]</th><th>[4, 30, 18]</th><th>[4, 31, 17]</th><th>[4, 30, 17]</th><th>[4, 31, 16]</th><th>[4, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP53</th><th>[4, 31, 31]</th><th>[4, 30, 31]</th><th>[4, 31, 30]</th><th>[4, 30, 30]</th><th>[4, 31, 29]</th><th>[4, 30, 29]</th><th>[4, 31, 28]</th><th>[4, 30, 28]</th><th>[4, 31, 27]</th><th>[4, 30, 27]</th><th>[4, 31, 26]</th><th>[4, 30, 26]</th><th>[4, 31, 25]</th><th>[4, 30, 25]</th><th>[4, 31, 24]</th><th>[4, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP54</th><th>[4, 31, 39]</th><th>[4, 30, 39]</th><th>[4, 31, 38]</th><th>[4, 30, 38]</th><th>[4, 31, 37]</th><th>[4, 30, 37]</th><th>[4, 31, 36]</th><th>[4, 30, 36]</th><th>[4, 31, 35]</th><th>[4, 30, 35]</th><th>[4, 31, 34]</th><th>[4, 30, 34]</th><th>[4, 31, 33]</th><th>[4, 30, 33]</th><th>[4, 31, 32]</th><th>[4, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP55</th><th>[4, 31, 47]</th><th>[4, 30, 47]</th><th>[4, 31, 46]</th><th>[4, 30, 46]</th><th>[4, 31, 45]</th><th>[4, 30, 45]</th><th>[4, 31, 44]</th><th>[4, 30, 44]</th><th>[4, 31, 43]</th><th>[4, 30, 43]</th><th>[4, 31, 42]</th><th>[4, 30, 42]</th><th>[4, 31, 41]</th><th>[4, 30, 41]</th><th>[4, 31, 40]</th><th>[4, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP56</th><th>[4, 31, 55]</th><th>[4, 30, 55]</th><th>[4, 31, 54]</th><th>[4, 30, 54]</th><th>[4, 31, 53]</th><th>[4, 30, 53]</th><th>[4, 31, 52]</th><th>[4, 30, 52]</th><th>[4, 31, 51]</th><th>[4, 30, 51]</th><th>[4, 31, 50]</th><th>[4, 30, 50]</th><th>[4, 31, 49]</th><th>[4, 30, 49]</th><th>[4, 31, 48]</th><th>[4, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP57</th><th>[4, 31, 63]</th><th>[4, 30, 63]</th><th>[4, 31, 62]</th><th>[4, 30, 62]</th><th>[4, 31, 61]</th><th>[4, 30, 61]</th><th>[4, 31, 60]</th><th>[4, 30, 60]</th><th>[4, 31, 59]</th><th>[4, 30, 59]</th><th>[4, 31, 58]</th><th>[4, 30, 58]</th><th>[4, 31, 57]</th><th>[4, 30, 57]</th><th>[4, 31, 56]</th><th>[4, 30, 56]</th></tr>
<tr><th>GTX_COMMON:DRP58</th><th>[5, 31, 7]</th><th>[5, 30, 7]</th><th>[5, 31, 6]</th><th>[5, 30, 6]</th><th>[5, 31, 5]</th><th>[5, 30, 5]</th><th>[5, 31, 4]</th><th>[5, 30, 4]</th><th>[5, 31, 3]</th><th>[5, 30, 3]</th><th>[5, 31, 2]</th><th>[5, 30, 2]</th><th>[5, 31, 1]</th><th>[5, 30, 1]</th><th>[5, 31, 0]</th><th>[5, 30, 0]</th></tr>
<tr><th>GTX_COMMON:DRP59</th><th>[5, 31, 15]</th><th>[5, 30, 15]</th><th>[5, 31, 14]</th><th>[5, 30, 14]</th><th>[5, 31, 13]</th><th>[5, 30, 13]</th><th>[5, 31, 12]</th><th>[5, 30, 12]</th><th>[5, 31, 11]</th><th>[5, 30, 11]</th><th>[5, 31, 10]</th><th>[5, 30, 10]</th><th>[5, 31, 9]</th><th>[5, 30, 9]</th><th>[5, 31, 8]</th><th>[5, 30, 8]</th></tr>
<tr><th>GTX_COMMON:DRP5A</th><th>[5, 31, 23]</th><th>[5, 30, 23]</th><th>[5, 31, 22]</th><th>[5, 30, 22]</th><th>[5, 31, 21]</th><th>[5, 30, 21]</th><th>[5, 31, 20]</th><th>[5, 30, 20]</th><th>[5, 31, 19]</th><th>[5, 30, 19]</th><th>[5, 31, 18]</th><th>[5, 30, 18]</th><th>[5, 31, 17]</th><th>[5, 30, 17]</th><th>[5, 31, 16]</th><th>[5, 30, 16]</th></tr>
<tr><th>GTX_COMMON:DRP5B</th><th>[5, 31, 31]</th><th>[5, 30, 31]</th><th>[5, 31, 30]</th><th>[5, 30, 30]</th><th>[5, 31, 29]</th><th>[5, 30, 29]</th><th>[5, 31, 28]</th><th>[5, 30, 28]</th><th>[5, 31, 27]</th><th>[5, 30, 27]</th><th>[5, 31, 26]</th><th>[5, 30, 26]</th><th>[5, 31, 25]</th><th>[5, 30, 25]</th><th>[5, 31, 24]</th><th>[5, 30, 24]</th></tr>
<tr><th>GTX_COMMON:DRP5C</th><th>[5, 31, 39]</th><th>[5, 30, 39]</th><th>[5, 31, 38]</th><th>[5, 30, 38]</th><th>[5, 31, 37]</th><th>[5, 30, 37]</th><th>[5, 31, 36]</th><th>[5, 30, 36]</th><th>[5, 31, 35]</th><th>[5, 30, 35]</th><th>[5, 31, 34]</th><th>[5, 30, 34]</th><th>[5, 31, 33]</th><th>[5, 30, 33]</th><th>[5, 31, 32]</th><th>[5, 30, 32]</th></tr>
<tr><th>GTX_COMMON:DRP5D</th><th>[5, 31, 47]</th><th>[5, 30, 47]</th><th>[5, 31, 46]</th><th>[5, 30, 46]</th><th>[5, 31, 45]</th><th>[5, 30, 45]</th><th>[5, 31, 44]</th><th>[5, 30, 44]</th><th>[5, 31, 43]</th><th>[5, 30, 43]</th><th>[5, 31, 42]</th><th>[5, 30, 42]</th><th>[5, 31, 41]</th><th>[5, 30, 41]</th><th>[5, 31, 40]</th><th>[5, 30, 40]</th></tr>
<tr><th>GTX_COMMON:DRP5E</th><th>[5, 31, 55]</th><th>[5, 30, 55]</th><th>[5, 31, 54]</th><th>[5, 30, 54]</th><th>[5, 31, 53]</th><th>[5, 30, 53]</th><th>[5, 31, 52]</th><th>[5, 30, 52]</th><th>[5, 31, 51]</th><th>[5, 30, 51]</th><th>[5, 31, 50]</th><th>[5, 30, 50]</th><th>[5, 31, 49]</th><th>[5, 30, 49]</th><th>[5, 31, 48]</th><th>[5, 30, 48]</th></tr>
<tr><th>GTX_COMMON:DRP5F</th><th>[5, 31, 63]</th><th>[5, 30, 63]</th><th>[5, 31, 62]</th><th>[5, 30, 62]</th><th>[5, 31, 61]</th><th>[5, 30, 61]</th><th>[5, 31, 60]</th><th>[5, 30, 60]</th><th>[5, 31, 59]</th><th>[5, 30, 59]</th><th>[5, 31, 58]</th><th>[5, 30, 58]</th><th>[5, 31, 57]</th><th>[5, 30, 57]</th><th>[5, 31, 56]</th><th>[5, 30, 56]</th></tr>
<tr><th>GTX_COMMON:QPLL_LOCK_CFG</th><th>[0, 31, 39]</th><th>[0, 30, 39]</th><th>[0, 31, 38]</th><th>[0, 30, 38]</th><th>[0, 31, 37]</th><th>[0, 30, 37]</th><th>[0, 31, 36]</th><th>[0, 30, 36]</th><th>[0, 31, 35]</th><th>[0, 30, 35]</th><th>[0, 31, 34]</th><th>[0, 30, 34]</th><th>[0, 31, 33]</th><th>[0, 30, 33]</th><th>[0, 31, 32]</th><th>[0, 30, 32]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_INIT_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_INIT_CFG</th><th>[0, 31, 11]</th><th>[0, 30, 11]</th><th>[0, 31, 10]</th><th>[0, 30, 10]</th><th>[0, 31, 9]</th><th>[0, 30, 9]</th><th>[0, 31, 8]</th><th>[0, 30, 8]</th><th>[0, 31, 7]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 6]</th><th>[0, 31, 5]</th><th>[0, 30, 5]</th><th>[0, 31, 4]</th><th>[0, 30, 4]</th><th>[0, 31, 3]</th><th>[0, 30, 3]</th><th>[0, 31, 2]</th><th>[0, 30, 2]</th><th>[0, 31, 1]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th><th>[0, 30, 0]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_STATIC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLLREFCLKSEL_STATIC</th><th>[0, 30, 13]</th><th>[0, 31, 12]</th><th>[0, 30, 12]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTREFCLK0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GTREFCLK1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GTNORTHREFCLK0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTNORTHREFCLK1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GTSOUTHREFCLK0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GTSOUTHREFCLK1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTGREFCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_CFG</th><th>[0, 30, 29]</th><th>[0, 31, 28]</th><th>[0, 30, 28]</th><th>[0, 31, 27]</th><th>[0, 30, 27]</th><th>[0, 31, 26]</th><th>[0, 30, 26]</th><th>[0, 31, 25]</th><th>[0, 30, 25]</th><th>[0, 31, 24]</th><th>[0, 30, 24]</th><th>[0, 31, 23]</th><th>[0, 30, 23]</th><th>[0, 31, 22]</th><th>[0, 30, 22]</th><th>[0, 31, 21]</th><th>[0, 30, 21]</th><th>[0, 31, 20]</th><th>[0, 30, 20]</th><th>[0, 31, 19]</th><th>[0, 30, 19]</th><th>[0, 31, 18]</th><th>[0, 30, 18]</th><th>[0, 31, 17]</th><th>[0, 30, 17]</th><th>[0, 31, 16]</th><th>[0, 30, 16]</th></tr>
<tr><td>Non-inverted</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_CP</th><th>[0, 31, 44]</th><th>[0, 30, 44]</th><th>[0, 31, 43]</th><th>[0, 30, 43]</th><th>[0, 31, 42]</th><th>[0, 30, 42]</th><th>[0, 31, 41]</th><th>[0, 30, 41]</th><th>[0, 31, 40]</th><th>[0, 30, 40]</th></tr>
<tr><th>GTX_COMMON:QPLL_FBDIV</th><th>[0, 31, 52]</th><th>[0, 30, 52]</th><th>[0, 31, 51]</th><th>[0, 30, 51]</th><th>[0, 31, 50]</th><th>[0, 30, 50]</th><th>[0, 31, 49]</th><th>[0, 30, 49]</th><th>[0, 31, 48]</th><th>[0, 30, 48]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_COARSE_FREQ_OVRD</th><th>[0, 31, 47]</th><th>[0, 30, 47]</th><th>[0, 31, 46]</th><th>[0, 30, 46]</th><th>[0, 31, 45]</th><th>[0, 30, 45]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_BGBS"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_MASTER"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_PD"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_QPLL"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_REFCLK"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AEN_RESET"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_BGMONITOREN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_BGPD"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_GTREFCLKPD0"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_GTREFCLKPD1"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLLOCKEN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLOUTRESET"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLPD"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:A_QPLLRESET"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_INSTANTIATED"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.DRPCLK"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.GTGREFCLK"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.PMASCANCLK0"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.PMASCANCLK1"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLCLKSPARE0"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLCLKSPARE1"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:INV.QPLLLOCKDETCLK"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_COARSE_FREQ_OVRD_EN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CP_MONITOR_EN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_DMONITOR_SEL"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV_MONITOR_EN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_FBDIV_RATIO"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_VCTRL_MONITOR_EN"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_VREG_MONITOR_EN"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS0:CLKCM_CFG"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS0:CLKRCV_TRST"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS0:INV.CLKTESTSIG"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS1:CLKCM_CFG"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS1:CLKRCV_TRST"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS1:INV.CLKTESTSIG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:AEN_BGBS</th><th>[2, 30, 59]</th></tr>
<tr><th>GTX_COMMON:AEN_MASTER</th><th>[2, 30, 58]</th></tr>
<tr><th>GTX_COMMON:AEN_PD</th><th>[2, 31, 57]</th></tr>
<tr><th>GTX_COMMON:AEN_QPLL</th><th>[2, 30, 57]</th></tr>
<tr><th>GTX_COMMON:AEN_REFCLK</th><th>[2, 31, 56]</th></tr>
<tr><th>GTX_COMMON:AEN_RESET</th><th>[2, 30, 56]</th></tr>
<tr><th>GTX_COMMON:A_BGMONITOREN</th><th>[2, 31, 51]</th></tr>
<tr><th>GTX_COMMON:A_BGPD</th><th>[2, 30, 51]</th></tr>
<tr><th>GTX_COMMON:A_GTREFCLKPD0</th><th>[2, 31, 48]</th></tr>
<tr><th>GTX_COMMON:A_GTREFCLKPD1</th><th>[2, 30, 48]</th></tr>
<tr><th>GTX_COMMON:A_QPLLLOCKEN</th><th>[2, 30, 50]</th></tr>
<tr><th>GTX_COMMON:A_QPLLOUTRESET</th><th>[2, 31, 50]</th></tr>
<tr><th>GTX_COMMON:A_QPLLPD</th><th>[2, 31, 49]</th></tr>
<tr><th>GTX_COMMON:A_QPLLRESET</th><th>[2, 30, 49]</th></tr>
<tr><th>GTX_COMMON:COMMON_INSTANTIATED</th><th>[2, 31, 63]</th></tr>
<tr><th>GTX_COMMON:INV.DRPCLK</th><th>[1, 31, 35]</th></tr>
<tr><th>GTX_COMMON:INV.GTGREFCLK</th><th>[1, 30, 36]</th></tr>
<tr><th>GTX_COMMON:INV.PMASCANCLK0</th><th>[1, 30, 35]</th></tr>
<tr><th>GTX_COMMON:INV.PMASCANCLK1</th><th>[1, 31, 34]</th></tr>
<tr><th>GTX_COMMON:INV.QPLLCLKSPARE0</th><th>[1, 31, 33]</th></tr>
<tr><th>GTX_COMMON:INV.QPLLCLKSPARE1</th><th>[1, 30, 33]</th></tr>
<tr><th>GTX_COMMON:INV.QPLLLOCKDETCLK</th><th>[1, 30, 34]</th></tr>
<tr><th>GTX_COMMON:QPLL_COARSE_FREQ_OVRD_EN</th><th>[0, 31, 53]</th></tr>
<tr><th>GTX_COMMON:QPLL_CP_MONITOR_EN</th><th>[0, 31, 54]</th></tr>
<tr><th>GTX_COMMON:QPLL_DMONITOR_SEL</th><th>[0, 31, 55]</th></tr>
<tr><th>GTX_COMMON:QPLL_FBDIV_MONITOR_EN</th><th>[0, 30, 55]</th></tr>
<tr><th>GTX_COMMON:QPLL_FBDIV_RATIO</th><th>[0, 30, 59]</th></tr>
<tr><th>GTX_COMMON:QPLL_VCTRL_MONITOR_EN</th><th>[0, 30, 53]</th></tr>
<tr><th>GTX_COMMON:QPLL_VREG_MONITOR_EN</th><th>[0, 30, 54]</th></tr>
<tr><th>IBUFDS0:CLKCM_CFG</th><th>[1, 30, 10]</th></tr>
<tr><th>IBUFDS0:CLKRCV_TRST</th><th>[1, 30, 12]</th></tr>
<tr><th>IBUFDS0:INV.CLKTESTSIG</th><th>[1, 31, 32]</th></tr>
<tr><th>IBUFDS1:CLKCM_CFG</th><th>[1, 31, 10]</th></tr>
<tr><th>IBUFDS1:CLKRCV_TRST</th><th>[1, 31, 12]</th></tr>
<tr><th>IBUFDS1:INV.CLKTESTSIG</th><th>[1, 30, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:CLKSWING_CFG"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_AMUX_SEL"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_AMONITOR_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:CLKSWING_CFG</th><th>[1, 31, 11]</th><th>[1, 30, 11]</th></tr>
<tr><th>GTX_COMMON:COMMON_AMUX_SEL</th><th>[1, 31, 18]</th><th>[1, 30, 18]</th></tr>
<tr><th>GTX_COMMON:QPLL_AMONITOR_SEL</th><th>[0, 31, 56]</th><th>[0, 30, 56]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_CLKOUT_CFG"></div>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_LPF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_CLKOUT_CFG</th><th>[0, 31, 58]</th><th>[0, 30, 58]</th><th>[0, 31, 57]</th><th>[0, 30, 57]</th></tr>
<tr><th>GTX_COMMON:QPLL_LPF</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 30, 14]</th><th>[0, 31, 13]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLLREFCLKSEL_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLLREFCLKSEL_MODE</th><th>[0, 31, 15]</th></tr>
<tr><td>STATIC</td><td>0</td></tr>
<tr><td>DYNAMIC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:QPLL_REFCLK_DIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:QPLL_REFCLK_DIV</th><th>[0, 31, 31]</th><th>[0, 30, 31]</th><th>[0, 31, 30]</th><th>[0, 30, 30]</th><th>[0, 31, 29]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-IBUFDS0:MUX.MGTCLKOUT"></div>
<div id="bits-xc7v-GTX_COMMON-IBUFDS1:MUX.MGTCLKOUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IBUFDS0:MUX.MGTCLKOUT</th><th>[1, 31, 8]</th><th>[1, 30, 8]</th></tr>
<tr><th>IBUFDS1:MUX.MGTCLKOUT</th><th>[1, 31, 9]</th><th>[1, 30, 9]</th></tr>
<tr><td>O</td><td>0</td><td>0</td></tr>
<tr><td>ODIV2</td><td>0</td><td>1</td></tr>
<tr><td>NONE</td><td>1</td><td>0</td></tr>
<tr><td>CLKTESTSIG</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK0_S"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:MUX.SOUTHREFCLK0_S</th><th>[1, 31, 13]</th><th>[1, 30, 13]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>REFCLK0</td><td>0</td><td>1</td></tr>
<tr><td>REFCLK1</td><td>1</td><td>0</td></tr>
<tr><td>SOUTHREFCLK0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.SOUTHREFCLK1_S"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:MUX.SOUTHREFCLK1_S</th><th>[1, 31, 14]</th><th>[1, 30, 14]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>REFCLK0</td><td>0</td><td>1</td></tr>
<tr><td>REFCLK1</td><td>1</td><td>0</td></tr>
<tr><td>SOUTHREFCLK1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK1_N"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:MUX.NORTHREFCLK1_N</th><th>[1, 31, 16]</th><th>[1, 30, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>REFCLK0</td><td>0</td><td>1</td></tr>
<tr><td>REFCLK1</td><td>1</td><td>0</td></tr>
<tr><td>NORTHREFCLK1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:MUX.NORTHREFCLK0_N"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:MUX.NORTHREFCLK0_N</th><th>[1, 31, 17]</th><th>[1, 30, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>REFCLK0</td><td>0</td><td>1</td></tr>
<tr><td>REFCLK1</td><td>1</td><td>0</td></tr>
<tr><td>NORTHREFCLK0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:BIAS_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:BIAS_CFG</th><th>[2, 31, 15]</th><th>[2, 30, 15]</th><th>[2, 31, 14]</th><th>[2, 30, 14]</th><th>[2, 31, 13]</th><th>[2, 30, 13]</th><th>[2, 31, 12]</th><th>[2, 30, 12]</th><th>[2, 31, 11]</th><th>[2, 30, 11]</th><th>[2, 31, 10]</th><th>[2, 30, 10]</th><th>[2, 31, 9]</th><th>[2, 30, 9]</th><th>[2, 31, 8]</th><th>[2, 30, 8]</th><th>[2, 31, 7]</th><th>[2, 30, 7]</th><th>[2, 31, 6]</th><th>[2, 30, 6]</th><th>[2, 31, 5]</th><th>[2, 30, 5]</th><th>[2, 31, 4]</th><th>[2, 30, 4]</th><th>[2, 31, 3]</th><th>[2, 30, 3]</th><th>[2, 31, 2]</th><th>[2, 30, 2]</th><th>[2, 31, 1]</th><th>[2, 30, 1]</th><th>[2, 31, 0]</th><th>[2, 30, 0]</th><th>[1, 31, 63]</th><th>[1, 30, 63]</th><th>[1, 31, 62]</th><th>[1, 30, 62]</th><th>[1, 31, 61]</th><th>[1, 30, 61]</th><th>[1, 31, 60]</th><th>[1, 30, 60]</th><th>[1, 31, 59]</th><th>[1, 30, 59]</th><th>[1, 31, 58]</th><th>[1, 30, 58]</th><th>[1, 31, 57]</th><th>[1, 30, 57]</th><th>[1, 31, 56]</th><th>[1, 30, 56]</th><th>[1, 31, 55]</th><th>[1, 30, 55]</th><th>[1, 31, 54]</th><th>[1, 30, 54]</th><th>[1, 31, 53]</th><th>[1, 30, 53]</th><th>[1, 31, 52]</th><th>[1, 30, 52]</th><th>[1, 31, 51]</th><th>[1, 30, 51]</th><th>[1, 31, 50]</th><th>[1, 30, 50]</th><th>[1, 31, 49]</th><th>[1, 30, 49]</th><th>[1, 31, 48]</th><th>[1, 30, 48]</th></tr>
<tr><td>Non-inverted</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:AQDMUXSEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:AQDMUXSEL</th><th>[1, 31, 7]</th><th>[1, 30, 7]</th><th>[1, 31, 6]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_COMMON-GTX_COMMON:COMMON_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_COMMON:COMMON_CFG</th><th>[2, 31, 39]</th><th>[2, 30, 39]</th><th>[2, 31, 38]</th><th>[2, 30, 38]</th><th>[2, 31, 37]</th><th>[2, 30, 37]</th><th>[2, 31, 36]</th><th>[2, 30, 36]</th><th>[2, 31, 35]</th><th>[2, 30, 35]</th><th>[2, 31, 34]</th><th>[2, 30, 34]</th><th>[2, 31, 33]</th><th>[2, 30, 33]</th><th>[2, 31, 32]</th><th>[2, 30, 32]</th><th>[2, 31, 31]</th><th>[2, 30, 31]</th><th>[2, 31, 30]</th><th>[2, 30, 30]</th><th>[2, 31, 29]</th><th>[2, 30, 29]</th><th>[2, 31, 28]</th><th>[2, 30, 28]</th><th>[2, 31, 27]</th><th>[2, 30, 27]</th><th>[2, 31, 26]</th><th>[2, 30, 26]</th><th>[2, 31, 25]</th><th>[2, 30, 25]</th><th>[2, 31, 24]</th><th>[2, 30, 24]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="gtx-channel">
<h2><code class="docutils literal notranslate"><span class="pre">GTX_CHANNEL</span></code><a class="headerlink" href="#gtx-channel" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[0]">GTX_CHANNEL:DRP00[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GT_INSTANTIATED" title="GTX_CHANNEL:GT_INSTANTIATED">GTX_CHANNEL:GT_INSTANTIATED</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[1]">GTX_CHANNEL:DRP00[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:UCODEER_CLR" title="GTX_CHANNEL:UCODEER_CLR">GTX_CHANNEL:UCODEER_CLR</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[0]">GTX_CHANNEL:DRP58[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.GTGREFCLK" title="GTX_CHANNEL:INV.GTGREFCLK">GTX_CHANNEL:INV.GTGREFCLK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[1]">GTX_CHANNEL:DRP58[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.CPLLLOCKDETCLK" title="GTX_CHANNEL:INV.CPLLLOCKDETCLK">GTX_CHANNEL:INV.CPLLLOCKDETCLK</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[2]">GTX_CHANNEL:DRP00[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEN_RXUSRCLK" title="GTX_CHANNEL:GEN_RXUSRCLK">GTX_CHANNEL:GEN_RXUSRCLK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[3]">GTX_CHANNEL:DRP00[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEN_TXUSRCLK" title="GTX_CHANNEL:GEN_TXUSRCLK">GTX_CHANNEL:GEN_TXUSRCLK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[2]">GTX_CHANNEL:DRP58[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.EDTCLOCK" title="GTX_CHANNEL:INV.EDTCLOCK">GTX_CHANNEL:INV.EDTCLOCK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[3]">GTX_CHANNEL:DRP58[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.DRPCLK" title="GTX_CHANNEL:INV.DRPCLK">GTX_CHANNEL:INV.DRPCLK</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[4]">GTX_CHANNEL:DRP00[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[5]">GTX_CHANNEL:DRP00[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[4]">GTX_CHANNEL:DRP58[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK0" title="GTX_CHANNEL:INV.PMASCANCLK0">GTX_CHANNEL:INV.PMASCANCLK0</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[5]">GTX_CHANNEL:DRP58[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK1" title="GTX_CHANNEL:INV.PMASCANCLK1">GTX_CHANNEL:INV.PMASCANCLK1</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[6]">GTX_CHANNEL:DRP00[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[7]">GTX_CHANNEL:DRP00[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[6]">GTX_CHANNEL:DRP58[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK2" title="GTX_CHANNEL:INV.PMASCANCLK2">GTX_CHANNEL:INV.PMASCANCLK2</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[7]">GTX_CHANNEL:DRP58[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK3" title="GTX_CHANNEL:INV.PMASCANCLK3">GTX_CHANNEL:INV.PMASCANCLK3</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[8]">GTX_CHANNEL:DRP00[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[9]">GTX_CHANNEL:DRP00[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[8]">GTX_CHANNEL:DRP58[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK4" title="GTX_CHANNEL:INV.PMASCANCLK4">GTX_CHANNEL:INV.PMASCANCLK4</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[9]">GTX_CHANNEL:DRP58[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.RXUSRCLK" title="GTX_CHANNEL:INV.RXUSRCLK">GTX_CHANNEL:INV.RXUSRCLK</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[10]">GTX_CHANNEL:DRP00[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[11]">GTX_CHANNEL:DRP00[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[10]">GTX_CHANNEL:DRP58[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.RXUSRCLK2" title="GTX_CHANNEL:INV.RXUSRCLK2">GTX_CHANNEL:INV.RXUSRCLK2</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[11]">GTX_CHANNEL:DRP58[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.SCANCLK" title="GTX_CHANNEL:INV.SCANCLK">GTX_CHANNEL:INV.SCANCLK</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[12]">GTX_CHANNEL:DRP00[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[13]">GTX_CHANNEL:DRP00[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[12]">GTX_CHANNEL:DRP58[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXPHDLYTSTCLK" title="GTX_CHANNEL:INV.TXPHDLYTSTCLK">GTX_CHANNEL:INV.TXPHDLYTSTCLK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[13]">GTX_CHANNEL:DRP58[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TSTCLK0" title="GTX_CHANNEL:INV.TSTCLK0">GTX_CHANNEL:INV.TSTCLK0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[14]">GTX_CHANNEL:DRP00[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00" title="GTX_CHANNEL:DRP00[15]">GTX_CHANNEL:DRP00[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[14]">GTX_CHANNEL:DRP58[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TSTCLK1" title="GTX_CHANNEL:INV.TSTCLK1">GTX_CHANNEL:INV.TSTCLK1</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58" title="GTX_CHANNEL:DRP58[15]">GTX_CHANNEL:DRP58[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXUSRCLK" title="GTX_CHANNEL:INV.TXUSRCLK">GTX_CHANNEL:INV.TXUSRCLK</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[0]">GTX_CHANNEL:DRP01[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[1]">GTX_CHANNEL:DRP01[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[0]">GTX_CHANNEL:DRP59[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXUSRCLK2" title="GTX_CHANNEL:INV.TXUSRCLK2">GTX_CHANNEL:INV.TXUSRCLK2</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[1]">GTX_CHANNEL:DRP59[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[2]">GTX_CHANNEL:DRP01[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[3]">GTX_CHANNEL:DRP01[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[2]">GTX_CHANNEL:DRP59[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_STATIC" title="GTX_CHANNEL:CPLLREFCLKSEL_STATIC[0]">GTX_CHANNEL:CPLLREFCLKSEL_STATIC[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[3]">GTX_CHANNEL:DRP59[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[4]">GTX_CHANNEL:DRP01[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[5]">GTX_CHANNEL:DRP01[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_STATIC" title="GTX_CHANNEL:CPLLREFCLKSEL_STATIC[1]">GTX_CHANNEL:CPLLREFCLKSEL_STATIC[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[4]">GTX_CHANNEL:DRP59[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_STATIC" title="GTX_CHANNEL:CPLLREFCLKSEL_STATIC[2]">GTX_CHANNEL:CPLLREFCLKSEL_STATIC[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[5]">GTX_CHANNEL:DRP59[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[6]">GTX_CHANNEL:DRP01[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[7]">GTX_CHANNEL:DRP01[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[6]">GTX_CHANNEL:DRP59[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_XCLK_SEL" title="GTX_CHANNEL:RX_XCLK_SEL">GTX_CHANNEL:RX_XCLK_SEL</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[7]">GTX_CHANNEL:DRP59[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_XCLK_SEL" title="GTX_CHANNEL:TX_XCLK_SEL">GTX_CHANNEL:TX_XCLK_SEL</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[8]">GTX_CHANNEL:DRP01[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[9]">GTX_CHANNEL:DRP01[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[8]">GTX_CHANNEL:DRP59[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUTCLKPCS_SEL" title="GTX_CHANNEL:TXOUTCLKPCS_SEL">GTX_CHANNEL:TXOUTCLKPCS_SEL</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[9]">GTX_CHANNEL:DRP59[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPLL_SEL" title="GTX_CHANNEL:TXPLL_SEL">GTX_CHANNEL:TXPLL_SEL</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[10]">GTX_CHANNEL:DRP01[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[11]">GTX_CHANNEL:DRP01[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[10]">GTX_CHANNEL:DRP59[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[11]">GTX_CHANNEL:DRP59[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[12]">GTX_CHANNEL:DRP01[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[13]">GTX_CHANNEL:DRP01[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[12]">GTX_CHANNEL:DRP59[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[13]">GTX_CHANNEL:DRP59[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SP_REFCLK_CFG" title="GTX_CHANNEL:SP_REFCLK_CFG[0]">GTX_CHANNEL:SP_REFCLK_CFG[0]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[14]">GTX_CHANNEL:DRP01[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01" title="GTX_CHANNEL:DRP01[15]">GTX_CHANNEL:DRP01[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[14]">GTX_CHANNEL:DRP59[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SP_REFCLK_CFG" title="GTX_CHANNEL:SP_REFCLK_CFG[1]">GTX_CHANNEL:SP_REFCLK_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59" title="GTX_CHANNEL:DRP59[15]">GTX_CHANNEL:DRP59[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SP_REFCLK_CFG" title="GTX_CHANNEL:SP_REFCLK_CFG[2]">GTX_CHANNEL:SP_REFCLK_CFG[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXINHIBIT" title="GTX_CHANNEL:A_TXINHIBIT">GTX_CHANNEL:A_TXINHIBIT</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[0]">GTX_CHANNEL:DRP02[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRFREQRESET" title="GTX_CHANNEL:A_RXCDRFREQRESET">GTX_CHANNEL:A_RXCDRFREQRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[1]">GTX_CHANNEL:DRP02[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_PCD_1UI_CFG" title="GTX_CHANNEL:CPLL_PCD_1UI_CFG">GTX_CHANNEL:CPLL_PCD_1UI_CFG</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[0]">GTX_CHANNEL:DRP5A[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_PCD_2UI_CFG" title="GTX_CHANNEL:CPLL_PCD_2UI_CFG">GTX_CHANNEL:CPLL_PCD_2UI_CFG</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[1]">GTX_CHANNEL:DRP5A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRHOLD" title="GTX_CHANNEL:A_RXCDRHOLD">GTX_CHANNEL:A_RXCDRHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[2]">GTX_CHANNEL:DRP02[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRRESET" title="GTX_CHANNEL:A_RXCDRRESET">GTX_CHANNEL:A_RXCDRRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[3]">GTX_CHANNEL:DRP02[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[2]">GTX_CHANNEL:DRP5A[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[3]">GTX_CHANNEL:DRP5A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRRESETRSV" title="GTX_CHANNEL:A_RXCDRRESETRSV">GTX_CHANNEL:A_RXCDRRESETRSV</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[4]">GTX_CHANNEL:DRP02[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CFGRESET" title="GTX_CHANNEL:A_CFGRESET">GTX_CHANNEL:A_CFGRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[5]">GTX_CHANNEL:DRP02[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[4]">GTX_CHANNEL:DRP5A[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[5]">GTX_CHANNEL:DRP5A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLLOCKEN" title="GTX_CHANNEL:A_CPLLLOCKEN">GTX_CHANNEL:A_CPLLLOCKEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[6]">GTX_CHANNEL:DRP02[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLPD" title="GTX_CHANNEL:A_CPLLPD">GTX_CHANNEL:A_CPLLPD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[7]">GTX_CHANNEL:DRP02[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[6]">GTX_CHANNEL:DRP5A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[7]">GTX_CHANNEL:DRP5A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLRESET" title="GTX_CHANNEL:A_CPLLRESET">GTX_CHANNEL:A_CPLLRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[8]">GTX_CHANNEL:DRP02[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEAGCHOLD" title="GTX_CHANNEL:A_RXDFEAGCHOLD">GTX_CHANNEL:A_RXDFEAGCHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[9]">GTX_CHANNEL:DRP02[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[8]">GTX_CHANNEL:DRP5A[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[9]">GTX_CHANNEL:DRP5A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEAGCOVRDEN" title="GTX_CHANNEL:A_RXDFEAGCOVRDEN">GTX_CHANNEL:A_RXDFEAGCOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[10]">GTX_CHANNEL:DRP02[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP2HOLD" title="GTX_CHANNEL:A_RXDFETAP2HOLD">GTX_CHANNEL:A_RXDFETAP2HOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[11]">GTX_CHANNEL:DRP02[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[10]">GTX_CHANNEL:DRP5A[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[11]">GTX_CHANNEL:DRP5A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP2OVRDEN" title="GTX_CHANNEL:A_RXDFETAP2OVRDEN">GTX_CHANNEL:A_RXDFETAP2OVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[12]">GTX_CHANNEL:DRP02[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP3HOLD" title="GTX_CHANNEL:A_RXDFETAP3HOLD">GTX_CHANNEL:A_RXDFETAP3HOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[13]">GTX_CHANNEL:DRP02[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[12]">GTX_CHANNEL:DRP5A[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[13]">GTX_CHANNEL:DRP5A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP3OVRDEN" title="GTX_CHANNEL:A_RXDFETAP3OVRDEN">GTX_CHANNEL:A_RXDFETAP3OVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[14]">GTX_CHANNEL:DRP02[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP4HOLD" title="GTX_CHANNEL:A_RXDFETAP4HOLD">GTX_CHANNEL:A_RXDFETAP4HOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02" title="GTX_CHANNEL:DRP02[15]">GTX_CHANNEL:DRP02[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[14]">GTX_CHANNEL:DRP5A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A" title="GTX_CHANNEL:DRP5A[15]">GTX_CHANNEL:DRP5A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP4OVRDEN" title="GTX_CHANNEL:A_RXDFETAP4OVRDEN">GTX_CHANNEL:A_RXDFETAP4OVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[0]">GTX_CHANNEL:DRP03[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP5HOLD" title="GTX_CHANNEL:A_RXDFETAP5HOLD">GTX_CHANNEL:A_RXDFETAP5HOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[1]">GTX_CHANNEL:DRP03[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[0]">GTX_CHANNEL:CPLL_INIT_CFG[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[0]">GTX_CHANNEL:DRP5B[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[1]">GTX_CHANNEL:CPLL_INIT_CFG[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[1]">GTX_CHANNEL:DRP5B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP5OVRDEN" title="GTX_CHANNEL:A_RXDFETAP5OVRDEN">GTX_CHANNEL:A_RXDFETAP5OVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[2]">GTX_CHANNEL:DRP03[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELFHOLD" title="GTX_CHANNEL:A_RXDFELFHOLD">GTX_CHANNEL:A_RXDFELFHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[3]">GTX_CHANNEL:DRP03[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[2]">GTX_CHANNEL:CPLL_INIT_CFG[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[2]">GTX_CHANNEL:DRP5B[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[3]">GTX_CHANNEL:CPLL_INIT_CFG[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[3]">GTX_CHANNEL:DRP5B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELFOVRDEN" title="GTX_CHANNEL:A_RXDFELFOVRDEN">GTX_CHANNEL:A_RXDFELFOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[4]">GTX_CHANNEL:DRP03[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOSHOLD" title="GTX_CHANNEL:A_RXOSHOLD">GTX_CHANNEL:A_RXOSHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[5]">GTX_CHANNEL:DRP03[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[4]">GTX_CHANNEL:CPLL_INIT_CFG[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[4]">GTX_CHANNEL:DRP5B[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[5]">GTX_CHANNEL:CPLL_INIT_CFG[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[5]">GTX_CHANNEL:DRP5B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOSOVRDEN" title="GTX_CHANNEL:A_RXOSOVRDEN">GTX_CHANNEL:A_RXOSOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[6]">GTX_CHANNEL:DRP03[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELPMRESET" title="GTX_CHANNEL:A_RXDFELPMRESET">GTX_CHANNEL:A_RXDFELPMRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[7]">GTX_CHANNEL:DRP03[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[6]">GTX_CHANNEL:CPLL_INIT_CFG[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[6]">GTX_CHANNEL:DRP5B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[7]">GTX_CHANNEL:CPLL_INIT_CFG[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[7]">GTX_CHANNEL:DRP5B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEUTHOLD" title="GTX_CHANNEL:A_RXDFEUTHOLD">GTX_CHANNEL:A_RXDFEUTHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[8]">GTX_CHANNEL:DRP03[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEUTOVRDEN" title="GTX_CHANNEL:A_RXDFEUTOVRDEN">GTX_CHANNEL:A_RXDFEUTOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[9]">GTX_CHANNEL:DRP03[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[8]">GTX_CHANNEL:CPLL_INIT_CFG[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[8]">GTX_CHANNEL:DRP5B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[9]">GTX_CHANNEL:CPLL_INIT_CFG[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[9]">GTX_CHANNEL:DRP5B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVPHOLD" title="GTX_CHANNEL:A_RXDFEVPHOLD">GTX_CHANNEL:A_RXDFEVPHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[10]">GTX_CHANNEL:DRP03[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVPOVRDEN" title="GTX_CHANNEL:A_RXDFEVPOVRDEN">GTX_CHANNEL:A_RXDFEVPOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[11]">GTX_CHANNEL:DRP03[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[10]">GTX_CHANNEL:CPLL_INIT_CFG[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[10]">GTX_CHANNEL:DRP5B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[11]">GTX_CHANNEL:CPLL_INIT_CFG[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[11]">GTX_CHANNEL:DRP5B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDHOLD" title="GTX_CHANNEL:A_RXDFEXYDHOLD">GTX_CHANNEL:A_RXDFEXYDHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[12]">GTX_CHANNEL:DRP03[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDOVRDEN" title="GTX_CHANNEL:A_RXDFEXYDOVRDEN">GTX_CHANNEL:A_RXDFEXYDOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[13]">GTX_CHANNEL:DRP03[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[12]">GTX_CHANNEL:CPLL_INIT_CFG[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[12]">GTX_CHANNEL:DRP5B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[13]">GTX_CHANNEL:CPLL_INIT_CFG[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[13]">GTX_CHANNEL:DRP5B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDEN" title="GTX_CHANNEL:A_RXDFEXYDEN">GTX_CHANNEL:A_RXDFEXYDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[14]">GTX_CHANNEL:DRP03[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFECM1EN" title="GTX_CHANNEL:A_RXDFECM1EN">GTX_CHANNEL:A_RXDFECM1EN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03" title="GTX_CHANNEL:DRP03[15]">GTX_CHANNEL:DRP03[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[14]">GTX_CHANNEL:CPLL_INIT_CFG[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[14]">GTX_CHANNEL:DRP5B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[15]">GTX_CHANNEL:CPLL_INIT_CFG[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B" title="GTX_CHANNEL:DRP5B[15]">GTX_CHANNEL:DRP5B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTRXRESET" title="GTX_CHANNEL:A_GTRXRESET">GTX_CHANNEL:A_GTRXRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[0]">GTX_CHANNEL:DRP04[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTTXRESET" title="GTX_CHANNEL:A_GTTXRESET">GTX_CHANNEL:A_GTTXRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[1]">GTX_CHANNEL:DRP04[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[16]">GTX_CHANNEL:CPLL_INIT_CFG[16]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[0]">GTX_CHANNEL:DRP5C[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[17]">GTX_CHANNEL:CPLL_INIT_CFG[17]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[1]">GTX_CHANNEL:DRP5C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_EYESCANRESET" title="GTX_CHANNEL:A_EYESCANRESET">GTX_CHANNEL:A_EYESCANRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[2]">GTX_CHANNEL:DRP04[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_EYESCANMODE" title="GTX_CHANNEL:A_EYESCANMODE">GTX_CHANNEL:A_EYESCANMODE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[3]">GTX_CHANNEL:DRP04[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[18]">GTX_CHANNEL:CPLL_INIT_CFG[18]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[2]">GTX_CHANNEL:DRP5C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[19]">GTX_CHANNEL:CPLL_INIT_CFG[19]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[3]">GTX_CHANNEL:DRP5C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_LOOPBACK" title="GTX_CHANNEL:A_LOOPBACK[0]">GTX_CHANNEL:A_LOOPBACK[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[4]">GTX_CHANNEL:DRP04[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_LOOPBACK" title="GTX_CHANNEL:A_LOOPBACK[1]">GTX_CHANNEL:A_LOOPBACK[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[5]">GTX_CHANNEL:DRP04[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[20]">GTX_CHANNEL:CPLL_INIT_CFG[20]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[4]">GTX_CHANNEL:DRP5C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[21]">GTX_CHANNEL:CPLL_INIT_CFG[21]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[5]">GTX_CHANNEL:DRP5C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_LOOPBACK" title="GTX_CHANNEL:A_LOOPBACK[2]">GTX_CHANNEL:A_LOOPBACK[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[6]">GTX_CHANNEL:DRP04[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMHFHOLD" title="GTX_CHANNEL:A_RXLPMHFHOLD">GTX_CHANNEL:A_RXLPMHFHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[7]">GTX_CHANNEL:DRP04[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[22]">GTX_CHANNEL:CPLL_INIT_CFG[22]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[6]">GTX_CHANNEL:DRP5C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG" title="GTX_CHANNEL:CPLL_INIT_CFG[23]">GTX_CHANNEL:CPLL_INIT_CFG[23]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[7]">GTX_CHANNEL:DRP5C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMHFOVRDEN" title="GTX_CHANNEL:A_RXLPMHFOVRDEN">GTX_CHANNEL:A_RXLPMHFOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[8]">GTX_CHANNEL:DRP04[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMLFHOLD" title="GTX_CHANNEL:A_RXLPMLFHOLD">GTX_CHANNEL:A_RXLPMLFHOLD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[9]">GTX_CHANNEL:DRP04[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[0]">GTX_CHANNEL:CPLL_CFG[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[8]">GTX_CHANNEL:DRP5C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[1]">GTX_CHANNEL:CPLL_CFG[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[9]">GTX_CHANNEL:DRP5C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMLFKLOVRDEN" title="GTX_CHANNEL:A_RXLPMLFKLOVRDEN">GTX_CHANNEL:A_RXLPMLFKLOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[10]">GTX_CHANNEL:DRP04[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSCNTRESET" title="GTX_CHANNEL:A_RXPRBSCNTRESET">GTX_CHANNEL:A_RXPRBSCNTRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[11]">GTX_CHANNEL:DRP04[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[2]">GTX_CHANNEL:CPLL_CFG[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[10]">GTX_CHANNEL:DRP5C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[3]">GTX_CHANNEL:CPLL_CFG[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[11]">GTX_CHANNEL:DRP5C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYBYPASS" title="GTX_CHANNEL:A_RXDLYBYPASS">GTX_CHANNEL:A_RXDLYBYPASS</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[12]">GTX_CHANNEL:DRP04[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYOVRDEN" title="GTX_CHANNEL:A_RXDLYOVRDEN">GTX_CHANNEL:A_RXDLYOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[13]">GTX_CHANNEL:DRP04[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[4]">GTX_CHANNEL:CPLL_CFG[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[12]">GTX_CHANNEL:DRP5C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[5]">GTX_CHANNEL:CPLL_CFG[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[13]">GTX_CHANNEL:DRP5C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHDLYRESET" title="GTX_CHANNEL:A_RXPHDLYRESET">GTX_CHANNEL:A_RXPHDLYRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[14]">GTX_CHANNEL:DRP04[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYEN" title="GTX_CHANNEL:A_RXDLYEN">GTX_CHANNEL:A_RXDLYEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04" title="GTX_CHANNEL:DRP04[15]">GTX_CHANNEL:DRP04[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[6]">GTX_CHANNEL:CPLL_CFG[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[14]">GTX_CHANNEL:DRP5C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[7]">GTX_CHANNEL:CPLL_CFG[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C" title="GTX_CHANNEL:DRP5C[15]">GTX_CHANNEL:DRP5C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHOVRDEN" title="GTX_CHANNEL:A_RXPHOVRDEN">GTX_CHANNEL:A_RXPHOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[0]">GTX_CHANNEL:DRP05[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHDLYPD" title="GTX_CHANNEL:A_RXPHDLYPD">GTX_CHANNEL:A_RXPHDLYPD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[1]">GTX_CHANNEL:DRP05[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[8]">GTX_CHANNEL:CPLL_CFG[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[0]">GTX_CHANNEL:DRP5D[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[9]">GTX_CHANNEL:CPLL_CFG[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[1]">GTX_CHANNEL:DRP5D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYSRESET" title="GTX_CHANNEL:A_RXDLYSRESET">GTX_CHANNEL:A_RXDLYSRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[2]">GTX_CHANNEL:DRP05[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXBUFRESET" title="GTX_CHANNEL:A_RXBUFRESET">GTX_CHANNEL:A_RXBUFRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[3]">GTX_CHANNEL:DRP05[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[10]">GTX_CHANNEL:CPLL_CFG[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[2]">GTX_CHANNEL:DRP5D[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[11]">GTX_CHANNEL:CPLL_CFG[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[3]">GTX_CHANNEL:DRP5D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHALIGNEN" title="GTX_CHANNEL:A_RXPHALIGNEN">GTX_CHANNEL:A_RXPHALIGNEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[4]">GTX_CHANNEL:DRP05[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHALIGN" title="GTX_CHANNEL:A_RXPHALIGN">GTX_CHANNEL:A_RXPHALIGN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[5]">GTX_CHANNEL:DRP05[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[12]">GTX_CHANNEL:CPLL_CFG[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[4]">GTX_CHANNEL:DRP5D[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[13]">GTX_CHANNEL:CPLL_CFG[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[5]">GTX_CHANNEL:DRP5D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMEN" title="GTX_CHANNEL:A_RXLPMEN">GTX_CHANNEL:A_RXLPMEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[6]">GTX_CHANNEL:DRP05[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTRESETSEL" title="GTX_CHANNEL:A_GTRESETSEL">GTX_CHANNEL:A_GTRESETSEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[7]">GTX_CHANNEL:DRP05[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[14]">GTX_CHANNEL:CPLL_CFG[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[6]">GTX_CHANNEL:DRP5D[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[15]">GTX_CHANNEL:CPLL_CFG[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[7]">GTX_CHANNEL:DRP5D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOOBRESET" title="GTX_CHANNEL:A_RXOOBRESET">GTX_CHANNEL:A_RXOOBRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[8]">GTX_CHANNEL:DRP05[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOUTCLKSEL" title="GTX_CHANNEL:A_RXOUTCLKSEL[0]">GTX_CHANNEL:A_RXOUTCLKSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[9]">GTX_CHANNEL:DRP05[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[16]">GTX_CHANNEL:CPLL_CFG[16]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[8]">GTX_CHANNEL:DRP5D[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[17]">GTX_CHANNEL:CPLL_CFG[17]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[9]">GTX_CHANNEL:DRP5D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOUTCLKSEL" title="GTX_CHANNEL:A_RXOUTCLKSEL[1]">GTX_CHANNEL:A_RXOUTCLKSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[10]">GTX_CHANNEL:DRP05[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOUTCLKSEL" title="GTX_CHANNEL:A_RXOUTCLKSEL[2]">GTX_CHANNEL:A_RXOUTCLKSEL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[11]">GTX_CHANNEL:DRP05[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[18]">GTX_CHANNEL:CPLL_CFG[18]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[10]">GTX_CHANNEL:DRP5D[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[19]">GTX_CHANNEL:CPLL_CFG[19]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[11]">GTX_CHANNEL:DRP5D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPMARESET" title="GTX_CHANNEL:A_RXPMARESET">GTX_CHANNEL:A_RXPMARESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[12]">GTX_CHANNEL:DRP05[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPOLARITY" title="GTX_CHANNEL:A_RXPOLARITY">GTX_CHANNEL:A_RXPOLARITY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[13]">GTX_CHANNEL:DRP05[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[20]">GTX_CHANNEL:CPLL_CFG[20]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[12]">GTX_CHANNEL:DRP5D[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[21]">GTX_CHANNEL:CPLL_CFG[21]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[13]">GTX_CHANNEL:DRP5D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPD" title="GTX_CHANNEL:A_RXPD[0]">GTX_CHANNEL:A_RXPD[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[14]">GTX_CHANNEL:DRP05[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPD" title="GTX_CHANNEL:A_RXPD[1]">GTX_CHANNEL:A_RXPD[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05" title="GTX_CHANNEL:DRP05[15]">GTX_CHANNEL:DRP05[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[22]">GTX_CHANNEL:CPLL_CFG[22]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[14]">GTX_CHANNEL:DRP5D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG" title="GTX_CHANNEL:CPLL_CFG[23]">GTX_CHANNEL:CPLL_CFG[23]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D" title="GTX_CHANNEL:DRP5D[15]">GTX_CHANNEL:DRP5D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSSEL" title="GTX_CHANNEL:A_RXPRBSSEL[0]">GTX_CHANNEL:A_RXPRBSSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[0]">GTX_CHANNEL:DRP06[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSSEL" title="GTX_CHANNEL:A_RXPRBSSEL[1]">GTX_CHANNEL:A_RXPRBSSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[1]">GTX_CHANNEL:DRP06[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV" title="GTX_CHANNEL:CPLL_FBDIV[0]">GTX_CHANNEL:CPLL_FBDIV[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[0]">GTX_CHANNEL:DRP5E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV" title="GTX_CHANNEL:CPLL_FBDIV[1]">GTX_CHANNEL:CPLL_FBDIV[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[1]">GTX_CHANNEL:DRP5E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSSEL" title="GTX_CHANNEL:A_RXPRBSSEL[2]">GTX_CHANNEL:A_RXPRBSSEL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[2]">GTX_CHANNEL:DRP06[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPCSRESET" title="GTX_CHANNEL:A_RXPCSRESET">GTX_CHANNEL:A_RXPCSRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[3]">GTX_CHANNEL:DRP06[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV" title="GTX_CHANNEL:CPLL_FBDIV[2]">GTX_CHANNEL:CPLL_FBDIV[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[2]">GTX_CHANNEL:DRP5E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV" title="GTX_CHANNEL:CPLL_FBDIV[3]">GTX_CHANNEL:CPLL_FBDIV[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[3]">GTX_CHANNEL:DRP5E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXSYSCLKSEL" title="GTX_CHANNEL:A_RXSYSCLKSEL[0]">GTX_CHANNEL:A_RXSYSCLKSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[4]">GTX_CHANNEL:DRP06[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXSYSCLKSEL" title="GTX_CHANNEL:A_RXSYSCLKSEL[1]">GTX_CHANNEL:A_RXSYSCLKSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[5]">GTX_CHANNEL:DRP06[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV" title="GTX_CHANNEL:CPLL_FBDIV[4]">GTX_CHANNEL:CPLL_FBDIV[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[4]">GTX_CHANNEL:DRP5E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[5]">GTX_CHANNEL:DRP5E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYBYPASS" title="GTX_CHANNEL:A_TXDLYBYPASS">GTX_CHANNEL:A_TXDLYBYPASS</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[6]">GTX_CHANNEL:DRP06[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYOVRDEN" title="GTX_CHANNEL:A_TXDLYOVRDEN">GTX_CHANNEL:A_TXDLYOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[7]">GTX_CHANNEL:DRP06[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[6]">GTX_CHANNEL:DRP5E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV_45" title="GTX_CHANNEL:CPLL_FBDIV_45">GTX_CHANNEL:CPLL_FBDIV_45</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[7]">GTX_CHANNEL:DRP5E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHDLYRESET" title="GTX_CHANNEL:A_TXPHDLYRESET">GTX_CHANNEL:A_TXPHDLYRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[8]">GTX_CHANNEL:DRP06[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHINIT" title="GTX_CHANNEL:A_TXPHINIT">GTX_CHANNEL:A_TXPHINIT</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[9]">GTX_CHANNEL:DRP06[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV" title="GTX_CHANNEL:CPLL_REFCLK_DIV[0]">GTX_CHANNEL:CPLL_REFCLK_DIV[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[8]">GTX_CHANNEL:DRP5E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV" title="GTX_CHANNEL:CPLL_REFCLK_DIV[1]">GTX_CHANNEL:CPLL_REFCLK_DIV[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[9]">GTX_CHANNEL:DRP5E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHOVRDEN" title="GTX_CHANNEL:A_TXPHOVRDEN">GTX_CHANNEL:A_TXPHOVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[10]">GTX_CHANNEL:DRP06[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHDLYPD" title="GTX_CHANNEL:A_TXPHDLYPD">GTX_CHANNEL:A_TXPHDLYPD</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[11]">GTX_CHANNEL:DRP06[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV" title="GTX_CHANNEL:CPLL_REFCLK_DIV[2]">GTX_CHANNEL:CPLL_REFCLK_DIV[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[10]">GTX_CHANNEL:DRP5E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV" title="GTX_CHANNEL:CPLL_REFCLK_DIV[3]">GTX_CHANNEL:CPLL_REFCLK_DIV[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[11]">GTX_CHANNEL:DRP5E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYSRESET" title="GTX_CHANNEL:A_TXDLYSRESET">GTX_CHANNEL:A_TXDLYSRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[12]">GTX_CHANNEL:DRP06[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYEN" title="GTX_CHANNEL:A_TXDLYEN">GTX_CHANNEL:A_TXDLYEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[13]">GTX_CHANNEL:DRP06[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV" title="GTX_CHANNEL:CPLL_REFCLK_DIV[4]">GTX_CHANNEL:CPLL_REFCLK_DIV[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[12]">GTX_CHANNEL:DRP5E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_MODE" title="GTX_CHANNEL:CPLLREFCLKSEL_MODE">GTX_CHANNEL:CPLLREFCLKSEL_MODE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[13]">GTX_CHANNEL:DRP5E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHALIGNEN" title="GTX_CHANNEL:A_TXPHALIGNEN">GTX_CHANNEL:A_TXPHALIGNEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[14]">GTX_CHANNEL:DRP06[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHALIGN" title="GTX_CHANNEL:A_TXPHALIGN">GTX_CHANNEL:A_TXPHALIGN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06" title="GTX_CHANNEL:DRP06[15]">GTX_CHANNEL:DRP06[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[14]">GTX_CHANNEL:DRP5E[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_CPLL_CFG" title="GTX_CHANNEL:SATA_CPLL_CFG[0]">GTX_CHANNEL:SATA_CPLL_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E" title="GTX_CHANNEL:DRP5E[15]">GTX_CHANNEL:DRP5E[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_CPLL_CFG" title="GTX_CHANNEL:SATA_CPLL_CFG[1]">GTX_CHANNEL:SATA_CPLL_CFG[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDEEMPH" title="GTX_CHANNEL:A_TXDEEMPH">GTX_CHANNEL:A_TXDEEMPH</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[0]">GTX_CHANNEL:DRP07[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDIFFCTRL" title="GTX_CHANNEL:A_TXDIFFCTRL[0]">GTX_CHANNEL:A_TXDIFFCTRL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[1]">GTX_CHANNEL:DRP07[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[0]">GTX_CHANNEL:CPLL_LOCK_CFG[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[0]">GTX_CHANNEL:DRP5F[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[1]">GTX_CHANNEL:CPLL_LOCK_CFG[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[1]">GTX_CHANNEL:DRP5F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDIFFCTRL" title="GTX_CHANNEL:A_TXDIFFCTRL[1]">GTX_CHANNEL:A_TXDIFFCTRL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[2]">GTX_CHANNEL:DRP07[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDIFFCTRL" title="GTX_CHANNEL:A_TXDIFFCTRL[2]">GTX_CHANNEL:A_TXDIFFCTRL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[3]">GTX_CHANNEL:DRP07[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[2]">GTX_CHANNEL:CPLL_LOCK_CFG[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[2]">GTX_CHANNEL:DRP5F[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[3]">GTX_CHANNEL:CPLL_LOCK_CFG[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[3]">GTX_CHANNEL:DRP5F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDIFFCTRL" title="GTX_CHANNEL:A_TXDIFFCTRL[3]">GTX_CHANNEL:A_TXDIFFCTRL[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[4]">GTX_CHANNEL:DRP07[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXELECIDLE" title="GTX_CHANNEL:A_TXELECIDLE">GTX_CHANNEL:A_TXELECIDLE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[5]">GTX_CHANNEL:DRP07[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[4]">GTX_CHANNEL:CPLL_LOCK_CFG[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[4]">GTX_CHANNEL:DRP5F[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[5]">GTX_CHANNEL:CPLL_LOCK_CFG[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[5]">GTX_CHANNEL:DRP5F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSORINV" title="GTX_CHANNEL:A_TXPOSTCURSORINV">GTX_CHANNEL:A_TXPOSTCURSORINV</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[6]">GTX_CHANNEL:DRP07[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSORINV" title="GTX_CHANNEL:A_TXPRECURSORINV">GTX_CHANNEL:A_TXPRECURSORINV</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[7]">GTX_CHANNEL:DRP07[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[6]">GTX_CHANNEL:CPLL_LOCK_CFG[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[6]">GTX_CHANNEL:DRP5F[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[7]">GTX_CHANNEL:CPLL_LOCK_CFG[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[7]">GTX_CHANNEL:DRP5F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[0]">GTX_CHANNEL:A_TXMAINCURSOR[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[8]">GTX_CHANNEL:DRP07[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[1]">GTX_CHANNEL:A_TXMAINCURSOR[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[9]">GTX_CHANNEL:DRP07[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[8]">GTX_CHANNEL:CPLL_LOCK_CFG[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[8]">GTX_CHANNEL:DRP5F[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[9]">GTX_CHANNEL:CPLL_LOCK_CFG[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[9]">GTX_CHANNEL:DRP5F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[2]">GTX_CHANNEL:A_TXMAINCURSOR[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[10]">GTX_CHANNEL:DRP07[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[3]">GTX_CHANNEL:A_TXMAINCURSOR[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[11]">GTX_CHANNEL:DRP07[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[10]">GTX_CHANNEL:CPLL_LOCK_CFG[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[10]">GTX_CHANNEL:DRP5F[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[11]">GTX_CHANNEL:CPLL_LOCK_CFG[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[11]">GTX_CHANNEL:DRP5F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[4]">GTX_CHANNEL:A_TXMAINCURSOR[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[12]">GTX_CHANNEL:DRP07[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[5]">GTX_CHANNEL:A_TXMAINCURSOR[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[13]">GTX_CHANNEL:DRP07[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[12]">GTX_CHANNEL:CPLL_LOCK_CFG[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[12]">GTX_CHANNEL:DRP5F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[13]">GTX_CHANNEL:CPLL_LOCK_CFG[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[13]">GTX_CHANNEL:DRP5F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR" title="GTX_CHANNEL:A_TXMAINCURSOR[6]">GTX_CHANNEL:A_TXMAINCURSOR[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[14]">GTX_CHANNEL:DRP07[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_SPARE" title="GTX_CHANNEL:A_SPARE">GTX_CHANNEL:A_SPARE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07" title="GTX_CHANNEL:DRP07[15]">GTX_CHANNEL:DRP07[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[14]">GTX_CHANNEL:CPLL_LOCK_CFG[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[14]">GTX_CHANNEL:DRP5F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG" title="GTX_CHANNEL:CPLL_LOCK_CFG[15]">GTX_CHANNEL:CPLL_LOCK_CFG[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F" title="GTX_CHANNEL:DRP5F[15]">GTX_CHANNEL:DRP5F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR" title="GTX_CHANNEL:A_TXPOSTCURSOR[0]">GTX_CHANNEL:A_TXPOSTCURSOR[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[0]">GTX_CHANNEL:DRP08[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR" title="GTX_CHANNEL:A_TXPOSTCURSOR[1]">GTX_CHANNEL:A_TXPOSTCURSOR[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[1]">GTX_CHANNEL:DRP08[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[0]">GTX_CHANNEL:DRP60[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[0]">GTX_CHANNEL:TXPHDLY_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[1]">GTX_CHANNEL:DRP60[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[1]">GTX_CHANNEL:TXPHDLY_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR" title="GTX_CHANNEL:A_TXPOSTCURSOR[2]">GTX_CHANNEL:A_TXPOSTCURSOR[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[2]">GTX_CHANNEL:DRP08[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR" title="GTX_CHANNEL:A_TXPOSTCURSOR[3]">GTX_CHANNEL:A_TXPOSTCURSOR[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[3]">GTX_CHANNEL:DRP08[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[2]">GTX_CHANNEL:DRP60[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[2]">GTX_CHANNEL:TXPHDLY_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[3]">GTX_CHANNEL:DRP60[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[3]">GTX_CHANNEL:TXPHDLY_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR" title="GTX_CHANNEL:A_TXPOSTCURSOR[4]">GTX_CHANNEL:A_TXPOSTCURSOR[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[4]">GTX_CHANNEL:DRP08[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR" title="GTX_CHANNEL:A_TXPRECURSOR[0]">GTX_CHANNEL:A_TXPRECURSOR[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[5]">GTX_CHANNEL:DRP08[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[4]">GTX_CHANNEL:DRP60[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[4]">GTX_CHANNEL:TXPHDLY_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[5]">GTX_CHANNEL:DRP60[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[5]">GTX_CHANNEL:TXPHDLY_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR" title="GTX_CHANNEL:A_TXPRECURSOR[1]">GTX_CHANNEL:A_TXPRECURSOR[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[6]">GTX_CHANNEL:DRP08[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR" title="GTX_CHANNEL:A_TXPRECURSOR[2]">GTX_CHANNEL:A_TXPRECURSOR[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[7]">GTX_CHANNEL:DRP08[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[6]">GTX_CHANNEL:DRP60[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[6]">GTX_CHANNEL:TXPHDLY_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[7]">GTX_CHANNEL:DRP60[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[7]">GTX_CHANNEL:TXPHDLY_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR" title="GTX_CHANNEL:A_TXPRECURSOR[3]">GTX_CHANNEL:A_TXPRECURSOR[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[8]">GTX_CHANNEL:DRP08[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR" title="GTX_CHANNEL:A_TXPRECURSOR[4]">GTX_CHANNEL:A_TXPRECURSOR[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[9]">GTX_CHANNEL:DRP08[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[8]">GTX_CHANNEL:DRP60[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[8]">GTX_CHANNEL:TXPHDLY_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[9]">GTX_CHANNEL:DRP60[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[9]">GTX_CHANNEL:TXPHDLY_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMARGIN" title="GTX_CHANNEL:A_TXMARGIN[0]">GTX_CHANNEL:A_TXMARGIN[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[10]">GTX_CHANNEL:DRP08[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMARGIN" title="GTX_CHANNEL:A_TXMARGIN[1]">GTX_CHANNEL:A_TXMARGIN[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[11]">GTX_CHANNEL:DRP08[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[10]">GTX_CHANNEL:DRP60[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[10]">GTX_CHANNEL:TXPHDLY_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[11]">GTX_CHANNEL:DRP60[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[11]">GTX_CHANNEL:TXPHDLY_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMARGIN" title="GTX_CHANNEL:A_TXMARGIN[2]">GTX_CHANNEL:A_TXMARGIN[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[12]">GTX_CHANNEL:DRP08[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXOUTCLKSEL" title="GTX_CHANNEL:A_TXOUTCLKSEL[0]">GTX_CHANNEL:A_TXOUTCLKSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[13]">GTX_CHANNEL:DRP08[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[12]">GTX_CHANNEL:DRP60[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[12]">GTX_CHANNEL:TXPHDLY_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[13]">GTX_CHANNEL:DRP60[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[13]">GTX_CHANNEL:TXPHDLY_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXOUTCLKSEL" title="GTX_CHANNEL:A_TXOUTCLKSEL[1]">GTX_CHANNEL:A_TXOUTCLKSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[14]">GTX_CHANNEL:DRP08[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXOUTCLKSEL" title="GTX_CHANNEL:A_TXOUTCLKSEL[2]">GTX_CHANNEL:A_TXOUTCLKSEL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08" title="GTX_CHANNEL:DRP08[15]">GTX_CHANNEL:DRP08[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[14]">GTX_CHANNEL:DRP60[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[14]">GTX_CHANNEL:TXPHDLY_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60" title="GTX_CHANNEL:DRP60[15]">GTX_CHANNEL:DRP60[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[15]">GTX_CHANNEL:TXPHDLY_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPMARESET" title="GTX_CHANNEL:A_TXPMARESET">GTX_CHANNEL:A_TXPMARESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[0]">GTX_CHANNEL:DRP09[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOLARITY" title="GTX_CHANNEL:A_TXPOLARITY">GTX_CHANNEL:A_TXPOLARITY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[1]">GTX_CHANNEL:DRP09[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[0]">GTX_CHANNEL:DRP61[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[16]">GTX_CHANNEL:TXPHDLY_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[1]">GTX_CHANNEL:DRP61[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[17]">GTX_CHANNEL:TXPHDLY_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSFORCEERR" title="GTX_CHANNEL:A_TXPRBSFORCEERR">GTX_CHANNEL:A_TXPRBSFORCEERR</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[2]">GTX_CHANNEL:DRP09[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSSEL" title="GTX_CHANNEL:A_TXPRBSSEL[0]">GTX_CHANNEL:A_TXPRBSSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[3]">GTX_CHANNEL:DRP09[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[2]">GTX_CHANNEL:DRP61[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[18]">GTX_CHANNEL:TXPHDLY_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[3]">GTX_CHANNEL:DRP61[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[19]">GTX_CHANNEL:TXPHDLY_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSSEL" title="GTX_CHANNEL:A_TXPRBSSEL[1]">GTX_CHANNEL:A_TXPRBSSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[4]">GTX_CHANNEL:DRP09[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSSEL" title="GTX_CHANNEL:A_TXPRBSSEL[2]">GTX_CHANNEL:A_TXPRBSSEL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[5]">GTX_CHANNEL:DRP09[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[4]">GTX_CHANNEL:DRP61[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[20]">GTX_CHANNEL:TXPHDLY_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[5]">GTX_CHANNEL:DRP61[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[21]">GTX_CHANNEL:TXPHDLY_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXBUFDIFFCTRL" title="GTX_CHANNEL:A_TXBUFDIFFCTRL[0]">GTX_CHANNEL:A_TXBUFDIFFCTRL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[6]">GTX_CHANNEL:DRP09[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXBUFDIFFCTRL" title="GTX_CHANNEL:A_TXBUFDIFFCTRL[1]">GTX_CHANNEL:A_TXBUFDIFFCTRL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[7]">GTX_CHANNEL:DRP09[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[6]">GTX_CHANNEL:DRP61[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[22]">GTX_CHANNEL:TXPHDLY_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[7]">GTX_CHANNEL:DRP61[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG" title="GTX_CHANNEL:TXPHDLY_CFG[23]">GTX_CHANNEL:TXPHDLY_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXBUFDIFFCTRL" title="GTX_CHANNEL:A_TXBUFDIFFCTRL[2]">GTX_CHANNEL:A_TXBUFDIFFCTRL[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[8]">GTX_CHANNEL:DRP09[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPD" title="GTX_CHANNEL:A_TXPD[0]">GTX_CHANNEL:A_TXPD[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[9]">GTX_CHANNEL:DRP09[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[8]">GTX_CHANNEL:DRP61[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[9]">GTX_CHANNEL:DRP61[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPD" title="GTX_CHANNEL:A_TXPD[1]">GTX_CHANNEL:A_TXPD[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[10]">GTX_CHANNEL:DRP09[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPCSRESET" title="GTX_CHANNEL:A_TXPCSRESET">GTX_CHANNEL:A_TXPCSRESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[11]">GTX_CHANNEL:DRP09[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[10]">GTX_CHANNEL:DRP61[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[11]">GTX_CHANNEL:DRP61[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXSWING" title="GTX_CHANNEL:A_TXSWING">GTX_CHANNEL:A_TXSWING</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[12]">GTX_CHANNEL:DRP09[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXSYSCLKSEL" title="GTX_CHANNEL:A_TXSYSCLKSEL[0]">GTX_CHANNEL:A_TXSYSCLKSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[13]">GTX_CHANNEL:DRP09[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[12]">GTX_CHANNEL:DRP61[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[13]">GTX_CHANNEL:DRP61[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXSYSCLKSEL" title="GTX_CHANNEL:A_TXSYSCLKSEL[1]">GTX_CHANNEL:A_TXSYSCLKSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[14]">GTX_CHANNEL:DRP09[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09" title="GTX_CHANNEL:DRP09[15]">GTX_CHANNEL:DRP09[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[14]">GTX_CHANNEL:DRP61[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61" title="GTX_CHANNEL:DRP61[15]">GTX_CHANNEL:DRP61[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[0]">GTX_CHANNEL:DRP0A[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXMONITORSEL" title="GTX_CHANNEL:A_RXMONITORSEL[0]">GTX_CHANNEL:A_RXMONITORSEL[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[1]">GTX_CHANNEL:DRP0A[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[0]">GTX_CHANNEL:DRP62[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[0]">GTX_CHANNEL:TXDLY_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[1]">GTX_CHANNEL:DRP62[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[1]">GTX_CHANNEL:TXDLY_CFG[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXMONITORSEL" title="GTX_CHANNEL:A_RXMONITORSEL[1]">GTX_CHANNEL:A_RXMONITORSEL[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[2]">GTX_CHANNEL:DRP0A[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDROVRDEN" title="GTX_CHANNEL:A_RXCDROVRDEN">GTX_CHANNEL:A_RXCDROVRDEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[3]">GTX_CHANNEL:DRP0A[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[2]">GTX_CHANNEL:DRP62[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[2]">GTX_CHANNEL:TXDLY_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[3]">GTX_CHANNEL:DRP62[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[3]">GTX_CHANNEL:TXDLY_CFG[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVSEN" title="GTX_CHANNEL:A_RXDFEVSEN">GTX_CHANNEL:A_RXDFEVSEN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[4]">GTX_CHANNEL:DRP0A[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[5]">GTX_CHANNEL:DRP0A[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[4]">GTX_CHANNEL:DRP62[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[4]">GTX_CHANNEL:TXDLY_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[5]">GTX_CHANNEL:DRP62[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[5]">GTX_CHANNEL:TXDLY_CFG[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[6]">GTX_CHANNEL:DRP0A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[7]">GTX_CHANNEL:DRP0A[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[6]">GTX_CHANNEL:DRP62[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[6]">GTX_CHANNEL:TXDLY_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[7]">GTX_CHANNEL:DRP62[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[7]">GTX_CHANNEL:TXDLY_CFG[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[8]">GTX_CHANNEL:DRP0A[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[9]">GTX_CHANNEL:DRP0A[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[8]">GTX_CHANNEL:DRP62[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[8]">GTX_CHANNEL:TXDLY_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[9]">GTX_CHANNEL:DRP62[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[9]">GTX_CHANNEL:TXDLY_CFG[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[10]">GTX_CHANNEL:DRP0A[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[11]">GTX_CHANNEL:DRP0A[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[10]">GTX_CHANNEL:DRP62[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[10]">GTX_CHANNEL:TXDLY_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[11]">GTX_CHANNEL:DRP62[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[11]">GTX_CHANNEL:TXDLY_CFG[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[12]">GTX_CHANNEL:DRP0A[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[13]">GTX_CHANNEL:DRP0A[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[12]">GTX_CHANNEL:DRP62[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[12]">GTX_CHANNEL:TXDLY_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[13]">GTX_CHANNEL:DRP62[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[13]">GTX_CHANNEL:TXDLY_CFG[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[14]">GTX_CHANNEL:DRP0A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A" title="GTX_CHANNEL:DRP0A[15]">GTX_CHANNEL:DRP0A[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[14]">GTX_CHANNEL:DRP62[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[14]">GTX_CHANNEL:TXDLY_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62" title="GTX_CHANNEL:DRP62[15]">GTX_CHANNEL:DRP62[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG" title="GTX_CHANNEL:TXDLY_CFG[15]">GTX_CHANNEL:TXDLY_CFG[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[0]">GTX_CHANNEL:DRP0B[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXCDR" title="GTX_CHANNEL:AEN_RXCDR">GTX_CHANNEL:AEN_RXCDR</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[1]">GTX_CHANNEL:DRP0B[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[0]">GTX_CHANNEL:DRP63[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[0]">GTX_CHANNEL:TXDLY_TAP_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[1]">GTX_CHANNEL:DRP63[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[1]">GTX_CHANNEL:TXDLY_TAP_CFG[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_CPLL" title="GTX_CHANNEL:AEN_CPLL">GTX_CHANNEL:AEN_CPLL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[2]">GTX_CHANNEL:DRP0B[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXDFE" title="GTX_CHANNEL:AEN_RXDFE">GTX_CHANNEL:AEN_RXDFE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[3]">GTX_CHANNEL:DRP0B[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[2]">GTX_CHANNEL:DRP63[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[2]">GTX_CHANNEL:TXDLY_TAP_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[3]">GTX_CHANNEL:DRP63[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[3]">GTX_CHANNEL:TXDLY_TAP_CFG[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_LOOPBACK" title="GTX_CHANNEL:AEN_LOOPBACK">GTX_CHANNEL:AEN_LOOPBACK</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[4]">GTX_CHANNEL:DRP0B[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXDFELPM" title="GTX_CHANNEL:AEN_RXDFELPM">GTX_CHANNEL:AEN_RXDFELPM</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[5]">GTX_CHANNEL:DRP0B[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[4]">GTX_CHANNEL:DRP63[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[4]">GTX_CHANNEL:TXDLY_TAP_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[5]">GTX_CHANNEL:DRP63[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[5]">GTX_CHANNEL:TXDLY_TAP_CFG[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_MASTER" title="GTX_CHANNEL:AEN_MASTER">GTX_CHANNEL:AEN_MASTER</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[6]">GTX_CHANNEL:DRP0B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[7]">GTX_CHANNEL:DRP0B[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[6]">GTX_CHANNEL:DRP63[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[6]">GTX_CHANNEL:TXDLY_TAP_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[7]">GTX_CHANNEL:DRP63[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[7]">GTX_CHANNEL:TXDLY_TAP_CFG[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_PD_AND_EIDLE" title="GTX_CHANNEL:AEN_PD_AND_EIDLE">GTX_CHANNEL:AEN_PD_AND_EIDLE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[8]">GTX_CHANNEL:DRP0B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[9]">GTX_CHANNEL:DRP0B[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[8]">GTX_CHANNEL:DRP63[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[8]">GTX_CHANNEL:TXDLY_TAP_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[9]">GTX_CHANNEL:DRP63[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[9]">GTX_CHANNEL:TXDLY_TAP_CFG[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_POLARITY" title="GTX_CHANNEL:AEN_POLARITY">GTX_CHANNEL:AEN_POLARITY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[10]">GTX_CHANNEL:DRP0B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_PRBS" title="GTX_CHANNEL:AEN_PRBS">GTX_CHANNEL:AEN_PRBS</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[11]">GTX_CHANNEL:DRP0B[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[10]">GTX_CHANNEL:DRP63[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[10]">GTX_CHANNEL:TXDLY_TAP_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[11]">GTX_CHANNEL:DRP63[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[11]">GTX_CHANNEL:TXDLY_TAP_CFG[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_QPI" title="GTX_CHANNEL:AEN_QPI">GTX_CHANNEL:AEN_QPI</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[12]">GTX_CHANNEL:DRP0B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RESET" title="GTX_CHANNEL:AEN_RESET">GTX_CHANNEL:AEN_RESET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[13]">GTX_CHANNEL:DRP0B[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[12]">GTX_CHANNEL:DRP63[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[12]">GTX_CHANNEL:TXDLY_TAP_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[13]">GTX_CHANNEL:DRP63[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[13]">GTX_CHANNEL:TXDLY_TAP_CFG[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXOUTCLK_SEL" title="GTX_CHANNEL:AEN_RXOUTCLK_SEL">GTX_CHANNEL:AEN_RXOUTCLK_SEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[14]">GTX_CHANNEL:DRP0B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXSYSCLK_SEL" title="GTX_CHANNEL:AEN_RXSYSCLK_SEL">GTX_CHANNEL:AEN_RXSYSCLK_SEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B" title="GTX_CHANNEL:DRP0B[15]">GTX_CHANNEL:DRP0B[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[14]">GTX_CHANNEL:DRP63[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[14]">GTX_CHANNEL:TXDLY_TAP_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63" title="GTX_CHANNEL:DRP63[15]">GTX_CHANNEL:DRP63[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG" title="GTX_CHANNEL:TXDLY_TAP_CFG[15]">GTX_CHANNEL:TXDLY_TAP_CFG[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXPHDLY" title="GTX_CHANNEL:AEN_TXPHDLY">GTX_CHANNEL:AEN_TXPHDLY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[0]">GTX_CHANNEL:DRP0C[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TX_DRIVE_MODE" title="GTX_CHANNEL:AEN_TX_DRIVE_MODE">GTX_CHANNEL:AEN_TX_DRIVE_MODE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[1]">GTX_CHANNEL:DRP0C[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[0]">GTX_CHANNEL:DRP64[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[0]">GTX_CHANNEL:TXPH_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[1]">GTX_CHANNEL:DRP64[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[1]">GTX_CHANNEL:TXPH_CFG[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXOUTCLK_SEL" title="GTX_CHANNEL:AEN_TXOUTCLK_SEL">GTX_CHANNEL:AEN_TXOUTCLK_SEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[2]">GTX_CHANNEL:DRP0C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXSYSCLK_SEL" title="GTX_CHANNEL:AEN_TXSYSCLK_SEL">GTX_CHANNEL:AEN_TXSYSCLK_SEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[3]">GTX_CHANNEL:DRP0C[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[2]">GTX_CHANNEL:DRP64[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[2]">GTX_CHANNEL:TXPH_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[3]">GTX_CHANNEL:DRP64[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[3]">GTX_CHANNEL:TXPH_CFG[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXPHDLY" title="GTX_CHANNEL:AEN_RXPHDLY">GTX_CHANNEL:AEN_RXPHDLY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[4]">GTX_CHANNEL:DRP0C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[5]">GTX_CHANNEL:DRP0C[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[4]">GTX_CHANNEL:DRP64[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[4]">GTX_CHANNEL:TXPH_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[5]">GTX_CHANNEL:DRP64[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[5]">GTX_CHANNEL:TXPH_CFG[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[6]">GTX_CHANNEL:DRP0C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[7]">GTX_CHANNEL:DRP0C[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[6]">GTX_CHANNEL:DRP64[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[6]">GTX_CHANNEL:TXPH_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[7]">GTX_CHANNEL:DRP64[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[7]">GTX_CHANNEL:TXPH_CFG[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[8]">GTX_CHANNEL:DRP0C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[9]">GTX_CHANNEL:DRP0C[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[8]">GTX_CHANNEL:DRP64[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[8]">GTX_CHANNEL:TXPH_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[9]">GTX_CHANNEL:DRP64[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[9]">GTX_CHANNEL:TXPH_CFG[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[10]">GTX_CHANNEL:DRP0C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[11]">GTX_CHANNEL:DRP0C[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[10]">GTX_CHANNEL:DRP64[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[10]">GTX_CHANNEL:TXPH_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[11]">GTX_CHANNEL:DRP64[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[11]">GTX_CHANNEL:TXPH_CFG[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[12]">GTX_CHANNEL:DRP0C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[13]">GTX_CHANNEL:DRP0C[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[12]">GTX_CHANNEL:DRP64[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[12]">GTX_CHANNEL:TXPH_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[13]">GTX_CHANNEL:DRP64[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[13]">GTX_CHANNEL:TXPH_CFG[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[14]">GTX_CHANNEL:DRP0C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C" title="GTX_CHANNEL:DRP0C[15]">GTX_CHANNEL:DRP0C[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[14]">GTX_CHANNEL:DRP64[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[14]">GTX_CHANNEL:TXPH_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64" title="GTX_CHANNEL:DRP64[15]">GTX_CHANNEL:DRP64[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG" title="GTX_CHANNEL:TXPH_CFG[15]">GTX_CHANNEL:TXPH_CFG[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[0]">GTX_CHANNEL:DRP0D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME" title="GTX_CHANNEL:RXBUFRESET_TIME[0]">GTX_CHANNEL:RXBUFRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[1]">GTX_CHANNEL:DRP0D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME" title="GTX_CHANNEL:RXBUFRESET_TIME[1]">GTX_CHANNEL:RXBUFRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[0]">GTX_CHANNEL:DRP65[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[1]">GTX_CHANNEL:DRP65[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[2]">GTX_CHANNEL:DRP0D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME" title="GTX_CHANNEL:RXBUFRESET_TIME[2]">GTX_CHANNEL:RXBUFRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[3]">GTX_CHANNEL:DRP0D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME" title="GTX_CHANNEL:RXBUFRESET_TIME[3]">GTX_CHANNEL:RXBUFRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[2]">GTX_CHANNEL:DRP65[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[3]">GTX_CHANNEL:DRP65[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[4]">GTX_CHANNEL:DRP0D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME" title="GTX_CHANNEL:RXBUFRESET_TIME[4]">GTX_CHANNEL:RXBUFRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[5]">GTX_CHANNEL:DRP0D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME" title="GTX_CHANNEL:RXCDRFREQRESET_TIME[0]">GTX_CHANNEL:RXCDRFREQRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[4]">GTX_CHANNEL:DRP65[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[5]">GTX_CHANNEL:DRP65[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[6]">GTX_CHANNEL:DRP0D[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME" title="GTX_CHANNEL:RXCDRFREQRESET_TIME[1]">GTX_CHANNEL:RXCDRFREQRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[7]">GTX_CHANNEL:DRP0D[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME" title="GTX_CHANNEL:RXCDRFREQRESET_TIME[2]">GTX_CHANNEL:RXCDRFREQRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[6]">GTX_CHANNEL:DRP65[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[7]">GTX_CHANNEL:DRP65[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[8]">GTX_CHANNEL:DRP0D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME" title="GTX_CHANNEL:RXCDRFREQRESET_TIME[3]">GTX_CHANNEL:RXCDRFREQRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[9]">GTX_CHANNEL:DRP0D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME" title="GTX_CHANNEL:RXCDRFREQRESET_TIME[4]">GTX_CHANNEL:RXCDRFREQRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[8]">GTX_CHANNEL:DRP65[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL" title="GTX_CHANNEL:TXPH_MONITOR_SEL[0]">GTX_CHANNEL:TXPH_MONITOR_SEL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[9]">GTX_CHANNEL:DRP65[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL" title="GTX_CHANNEL:TXPH_MONITOR_SEL[1]">GTX_CHANNEL:TXPH_MONITOR_SEL[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[10]">GTX_CHANNEL:DRP0D[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME" title="GTX_CHANNEL:RXCDRPHRESET_TIME[0]">GTX_CHANNEL:RXCDRPHRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[11]">GTX_CHANNEL:DRP0D[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME" title="GTX_CHANNEL:RXCDRPHRESET_TIME[1]">GTX_CHANNEL:RXCDRPHRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[10]">GTX_CHANNEL:DRP65[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL" title="GTX_CHANNEL:TXPH_MONITOR_SEL[2]">GTX_CHANNEL:TXPH_MONITOR_SEL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[11]">GTX_CHANNEL:DRP65[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL" title="GTX_CHANNEL:TXPH_MONITOR_SEL[3]">GTX_CHANNEL:TXPH_MONITOR_SEL[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[12]">GTX_CHANNEL:DRP0D[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME" title="GTX_CHANNEL:RXCDRPHRESET_TIME[2]">GTX_CHANNEL:RXCDRPHRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[13]">GTX_CHANNEL:DRP0D[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME" title="GTX_CHANNEL:RXCDRPHRESET_TIME[3]">GTX_CHANNEL:RXCDRPHRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[12]">GTX_CHANNEL:DRP65[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL" title="GTX_CHANNEL:TXPH_MONITOR_SEL[4]">GTX_CHANNEL:TXPH_MONITOR_SEL[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[13]">GTX_CHANNEL:DRP65[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[14]">GTX_CHANNEL:DRP0D[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME" title="GTX_CHANNEL:RXCDRPHRESET_TIME[4]">GTX_CHANNEL:RXCDRPHRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D" title="GTX_CHANNEL:DRP0D[15]">GTX_CHANNEL:DRP0D[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[0]">GTX_CHANNEL:RXDFELPMRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[14]">GTX_CHANNEL:DRP65[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65" title="GTX_CHANNEL:DRP65[15]">GTX_CHANNEL:DRP65[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[0]">GTX_CHANNEL:DRP0E[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[1]">GTX_CHANNEL:RXDFELPMRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[1]">GTX_CHANNEL:DRP0E[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[2]">GTX_CHANNEL:RXDFELPMRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[0]">GTX_CHANNEL:DRP66[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[0]">GTX_CHANNEL:RX_BIAS_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[1]">GTX_CHANNEL:DRP66[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[1]">GTX_CHANNEL:RX_BIAS_CFG[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[2]">GTX_CHANNEL:DRP0E[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[3]">GTX_CHANNEL:RXDFELPMRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[3]">GTX_CHANNEL:DRP0E[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[4]">GTX_CHANNEL:RXDFELPMRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[2]">GTX_CHANNEL:DRP66[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[2]">GTX_CHANNEL:RX_BIAS_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[3]">GTX_CHANNEL:DRP66[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[3]">GTX_CHANNEL:RX_BIAS_CFG[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[4]">GTX_CHANNEL:DRP0E[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[5]">GTX_CHANNEL:RXDFELPMRESET_TIME[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[5]">GTX_CHANNEL:DRP0E[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME" title="GTX_CHANNEL:RXDFELPMRESET_TIME[6]">GTX_CHANNEL:RXDFELPMRESET_TIME[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[4]">GTX_CHANNEL:DRP66[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[4]">GTX_CHANNEL:RX_BIAS_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[5]">GTX_CHANNEL:DRP66[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[5]">GTX_CHANNEL:RX_BIAS_CFG[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[6]">GTX_CHANNEL:DRP0E[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME" title="GTX_CHANNEL:RXPMARESET_TIME[0]">GTX_CHANNEL:RXPMARESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[7]">GTX_CHANNEL:DRP0E[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME" title="GTX_CHANNEL:RXPMARESET_TIME[1]">GTX_CHANNEL:RXPMARESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[6]">GTX_CHANNEL:DRP66[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[6]">GTX_CHANNEL:RX_BIAS_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[7]">GTX_CHANNEL:DRP66[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[7]">GTX_CHANNEL:RX_BIAS_CFG[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[8]">GTX_CHANNEL:DRP0E[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME" title="GTX_CHANNEL:RXPMARESET_TIME[2]">GTX_CHANNEL:RXPMARESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[9]">GTX_CHANNEL:DRP0E[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME" title="GTX_CHANNEL:RXPMARESET_TIME[3]">GTX_CHANNEL:RXPMARESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[8]">GTX_CHANNEL:DRP66[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[8]">GTX_CHANNEL:RX_BIAS_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[9]">GTX_CHANNEL:DRP66[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[9]">GTX_CHANNEL:RX_BIAS_CFG[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[10]">GTX_CHANNEL:DRP0E[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME" title="GTX_CHANNEL:RXPMARESET_TIME[4]">GTX_CHANNEL:RXPMARESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[11]">GTX_CHANNEL:DRP0E[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME" title="GTX_CHANNEL:RXPCSRESET_TIME[0]">GTX_CHANNEL:RXPCSRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[10]">GTX_CHANNEL:DRP66[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[10]">GTX_CHANNEL:RX_BIAS_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[11]">GTX_CHANNEL:DRP66[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG" title="GTX_CHANNEL:RX_BIAS_CFG[11]">GTX_CHANNEL:RX_BIAS_CFG[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[12]">GTX_CHANNEL:DRP0E[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME" title="GTX_CHANNEL:RXPCSRESET_TIME[1]">GTX_CHANNEL:RXPCSRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[13]">GTX_CHANNEL:DRP0E[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME" title="GTX_CHANNEL:RXPCSRESET_TIME[2]">GTX_CHANNEL:RXPCSRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[12]">GTX_CHANNEL:DRP66[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[13]">GTX_CHANNEL:DRP66[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[14]">GTX_CHANNEL:DRP0E[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME" title="GTX_CHANNEL:RXPCSRESET_TIME[3]">GTX_CHANNEL:RXPCSRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E" title="GTX_CHANNEL:DRP0E[15]">GTX_CHANNEL:DRP0E[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME" title="GTX_CHANNEL:RXPCSRESET_TIME[4]">GTX_CHANNEL:RXPCSRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[14]">GTX_CHANNEL:DRP66[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66" title="GTX_CHANNEL:DRP66[15]">GTX_CHANNEL:DRP66[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[0]">GTX_CHANNEL:DRP0F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME" title="GTX_CHANNEL:TXPMARESET_TIME[0]">GTX_CHANNEL:TXPMARESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[1]">GTX_CHANNEL:DRP0F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME" title="GTX_CHANNEL:TXPMARESET_TIME[1]">GTX_CHANNEL:TXPMARESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[0]">GTX_CHANNEL:DRP67[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[1]">GTX_CHANNEL:DRP67[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[2]">GTX_CHANNEL:DRP0F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME" title="GTX_CHANNEL:TXPMARESET_TIME[2]">GTX_CHANNEL:TXPMARESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[3]">GTX_CHANNEL:DRP0F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME" title="GTX_CHANNEL:TXPMARESET_TIME[3]">GTX_CHANNEL:TXPMARESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[2]">GTX_CHANNEL:DRP67[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[3]">GTX_CHANNEL:DRP67[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[4]">GTX_CHANNEL:DRP0F[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME" title="GTX_CHANNEL:TXPMARESET_TIME[4]">GTX_CHANNEL:TXPMARESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[5]">GTX_CHANNEL:DRP0F[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME" title="GTX_CHANNEL:TXPCSRESET_TIME[0]">GTX_CHANNEL:TXPCSRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[4]">GTX_CHANNEL:DRP67[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[5]">GTX_CHANNEL:DRP67[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[6]">GTX_CHANNEL:DRP0F[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME" title="GTX_CHANNEL:TXPCSRESET_TIME[1]">GTX_CHANNEL:TXPCSRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[7]">GTX_CHANNEL:DRP0F[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME" title="GTX_CHANNEL:TXPCSRESET_TIME[2]">GTX_CHANNEL:TXPCSRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[6]">GTX_CHANNEL:DRP67[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[7]">GTX_CHANNEL:DRP67[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[8]">GTX_CHANNEL:DRP0F[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME" title="GTX_CHANNEL:TXPCSRESET_TIME[3]">GTX_CHANNEL:TXPCSRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[9]">GTX_CHANNEL:DRP0F[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME" title="GTX_CHANNEL:TXPCSRESET_TIME[4]">GTX_CHANNEL:TXPCSRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[8]">GTX_CHANNEL:DRP67[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[9]">GTX_CHANNEL:DRP67[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[10]">GTX_CHANNEL:DRP0F[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME" title="GTX_CHANNEL:RXISCANRESET_TIME[0]">GTX_CHANNEL:RXISCANRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[11]">GTX_CHANNEL:DRP0F[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME" title="GTX_CHANNEL:RXISCANRESET_TIME[1]">GTX_CHANNEL:RXISCANRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[10]">GTX_CHANNEL:DRP67[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[11]">GTX_CHANNEL:DRP67[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[12]">GTX_CHANNEL:DRP0F[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME" title="GTX_CHANNEL:RXISCANRESET_TIME[2]">GTX_CHANNEL:RXISCANRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[13]">GTX_CHANNEL:DRP0F[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME" title="GTX_CHANNEL:RXISCANRESET_TIME[3]">GTX_CHANNEL:RXISCANRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[12]">GTX_CHANNEL:DRP67[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[13]">GTX_CHANNEL:DRP67[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[14]">GTX_CHANNEL:DRP0F[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME" title="GTX_CHANNEL:RXISCANRESET_TIME[4]">GTX_CHANNEL:RXISCANRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F" title="GTX_CHANNEL:DRP0F[15]">GTX_CHANNEL:DRP0F[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[14]">GTX_CHANNEL:DRP67[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67" title="GTX_CHANNEL:DRP67[15]">GTX_CHANNEL:DRP67[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[0]">GTX_CHANNEL:DRP10[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[0]">GTX_CHANNEL:RXCDRRESET_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[1]">GTX_CHANNEL:DRP10[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[1]">GTX_CHANNEL:RXCDRRESET_TIME[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[0]">GTX_CHANNEL:DRP68[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLKMUX_PD" title="GTX_CHANNEL:RX_CLKMUX_PD">GTX_CHANNEL:RX_CLKMUX_PD</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[1]">GTX_CHANNEL:DRP68[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLKMUX_PD" title="GTX_CHANNEL:TX_CLKMUX_PD">GTX_CHANNEL:TX_CLKMUX_PD</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[2]">GTX_CHANNEL:DRP10[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[2]">GTX_CHANNEL:RXCDRRESET_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[3]">GTX_CHANNEL:DRP10[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[3]">GTX_CHANNEL:RXCDRRESET_TIME[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[2]">GTX_CHANNEL:DRP68[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPISO_DIV_45" title="GTX_CHANNEL:TXPISO_DIV_45">GTX_CHANNEL:TXPISO_DIV_45</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[3]">GTX_CHANNEL:DRP68[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[4]">GTX_CHANNEL:DRP10[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[4]">GTX_CHANNEL:RXCDRRESET_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[5]">GTX_CHANNEL:DRP10[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[5]">GTX_CHANNEL:RXCDRRESET_TIME[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[4]">GTX_CHANNEL:DRP68[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[5]">GTX_CHANNEL:DRP68[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[6]">GTX_CHANNEL:DRP10[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME" title="GTX_CHANNEL:RXCDRRESET_TIME[6]">GTX_CHANNEL:RXCDRRESET_TIME[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[7]">GTX_CHANNEL:DRP10[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[6]">GTX_CHANNEL:DRP68[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[7]">GTX_CHANNEL:DRP68[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[8]">GTX_CHANNEL:DRP10[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[9]">GTX_CHANNEL:DRP10[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[8]">GTX_CHANNEL:DRP68[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[9]">GTX_CHANNEL:DRP68[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[10]">GTX_CHANNEL:DRP10[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[11]">GTX_CHANNEL:DRP10[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[10]">GTX_CHANNEL:DRP68[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[11]">GTX_CHANNEL:DRP68[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[12]">GTX_CHANNEL:DRP10[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[13]">GTX_CHANNEL:DRP10[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[12]">GTX_CHANNEL:DRP68[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[13]">GTX_CHANNEL:DRP68[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[14]">GTX_CHANNEL:DRP10[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10" title="GTX_CHANNEL:DRP10[15]">GTX_CHANNEL:DRP10[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[14]">GTX_CHANNEL:DRP68[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68" title="GTX_CHANNEL:DRP68[15]">GTX_CHANNEL:DRP68[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[0]">GTX_CHANNEL:DRP11[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPRBS_ERR_LOOPBACK" title="GTX_CHANNEL:RXPRBS_ERR_LOOPBACK">GTX_CHANNEL:RXPRBS_ERR_LOOPBACK</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[1]">GTX_CHANNEL:DRP11[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_TRIM" title="GTX_CHANNEL:RX_CM_TRIM[0]">GTX_CHANNEL:RX_CM_TRIM[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[0]">GTX_CHANNEL:DRP69[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG" title="GTX_CHANNEL:TERM_RCAL_CFG[0]">GTX_CHANNEL:TERM_RCAL_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[1]">GTX_CHANNEL:DRP69[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG" title="GTX_CHANNEL:TERM_RCAL_CFG[1]">GTX_CHANNEL:TERM_RCAL_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[2]">GTX_CHANNEL:DRP11[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_TRIM" title="GTX_CHANNEL:RX_CM_TRIM[1]">GTX_CHANNEL:RX_CM_TRIM[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[3]">GTX_CHANNEL:DRP11[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_TRIM" title="GTX_CHANNEL:RX_CM_TRIM[2]">GTX_CHANNEL:RX_CM_TRIM[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[2]">GTX_CHANNEL:DRP69[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG" title="GTX_CHANNEL:TERM_RCAL_CFG[2]">GTX_CHANNEL:TERM_RCAL_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[3]">GTX_CHANNEL:DRP69[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG" title="GTX_CHANNEL:TERM_RCAL_CFG[3]">GTX_CHANNEL:TERM_RCAL_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[4]">GTX_CHANNEL:DRP11[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_SEL" title="GTX_CHANNEL:RX_CM_SEL[0]">GTX_CHANNEL:RX_CM_SEL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[5]">GTX_CHANNEL:DRP11[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_SEL" title="GTX_CHANNEL:RX_CM_SEL[1]">GTX_CHANNEL:RX_CM_SEL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[4]">GTX_CHANNEL:DRP69[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG" title="GTX_CHANNEL:TERM_RCAL_CFG[4]">GTX_CHANNEL:TERM_RCAL_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[5]">GTX_CHANNEL:DRP69[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[6]">GTX_CHANNEL:DRP11[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV" title="GTX_CHANNEL:RX_CLK25_DIV[0]">GTX_CHANNEL:RX_CLK25_DIV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[7]">GTX_CHANNEL:DRP11[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV" title="GTX_CHANNEL:RX_CLK25_DIV[1]">GTX_CHANNEL:RX_CLK25_DIV[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[6]">GTX_CHANNEL:DRP69[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[7]">GTX_CHANNEL:DRP69[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[8]">GTX_CHANNEL:DRP11[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV" title="GTX_CHANNEL:RX_CLK25_DIV[2]">GTX_CHANNEL:RX_CLK25_DIV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[9]">GTX_CHANNEL:DRP11[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV" title="GTX_CHANNEL:RX_CLK25_DIV[3]">GTX_CHANNEL:RX_CLK25_DIV[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[8]">GTX_CHANNEL:DRP69[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_OVRD" title="GTX_CHANNEL:TERM_RCAL_OVRD">GTX_CHANNEL:TERM_RCAL_OVRD</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[9]">GTX_CHANNEL:DRP69[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[10]">GTX_CHANNEL:DRP11[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV" title="GTX_CHANNEL:RX_CLK25_DIV[4]">GTX_CHANNEL:RX_CLK25_DIV[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[11]">GTX_CHANNEL:DRP11[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DATA_WIDTH" title="GTX_CHANNEL:RX_DATA_WIDTH[0]">GTX_CHANNEL:RX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[10]">GTX_CHANNEL:DRP69[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[11]">GTX_CHANNEL:DRP69[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[12]">GTX_CHANNEL:DRP11[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DATA_WIDTH" title="GTX_CHANNEL:RX_DATA_WIDTH[1]">GTX_CHANNEL:RX_DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[13]">GTX_CHANNEL:DRP11[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DATA_WIDTH" title="GTX_CHANNEL:RX_DATA_WIDTH[2]">GTX_CHANNEL:RX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[12]">GTX_CHANNEL:DRP69[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[13]">GTX_CHANNEL:DRP69[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[14]">GTX_CHANNEL:DRP11[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_INT_DATAWIDTH" title="GTX_CHANNEL:RX_INT_DATAWIDTH">GTX_CHANNEL:RX_INT_DATAWIDTH</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11" title="GTX_CHANNEL:DRP11[15]">GTX_CHANNEL:DRP11[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[14]">GTX_CHANNEL:DRP69[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69" title="GTX_CHANNEL:DRP69[15]">GTX_CHANNEL:DRP69[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[0]">GTX_CHANNEL:DRP12[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[0]">GTX_CHANNEL:RXOOB_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[1]">GTX_CHANNEL:DRP12[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[1]">GTX_CHANNEL:RXOOB_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[0]">GTX_CHANNEL:DRP6A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV" title="GTX_CHANNEL:TX_CLK25_DIV[0]">GTX_CHANNEL:TX_CLK25_DIV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[1]">GTX_CHANNEL:DRP6A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV" title="GTX_CHANNEL:TX_CLK25_DIV[1]">GTX_CHANNEL:TX_CLK25_DIV[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[2]">GTX_CHANNEL:DRP12[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[2]">GTX_CHANNEL:RXOOB_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[3]">GTX_CHANNEL:DRP12[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[3]">GTX_CHANNEL:RXOOB_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[2]">GTX_CHANNEL:DRP6A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV" title="GTX_CHANNEL:TX_CLK25_DIV[2]">GTX_CHANNEL:TX_CLK25_DIV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[3]">GTX_CHANNEL:DRP6A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV" title="GTX_CHANNEL:TX_CLK25_DIV[3]">GTX_CHANNEL:TX_CLK25_DIV[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[4]">GTX_CHANNEL:DRP12[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[4]">GTX_CHANNEL:RXOOB_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[5]">GTX_CHANNEL:DRP12[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[5]">GTX_CHANNEL:RXOOB_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[4]">GTX_CHANNEL:DRP6A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV" title="GTX_CHANNEL:TX_CLK25_DIV[4]">GTX_CHANNEL:TX_CLK25_DIV[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[5]">GTX_CHANNEL:DRP6A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[6]">GTX_CHANNEL:DRP12[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG" title="GTX_CHANNEL:RXOOB_CFG[6]">GTX_CHANNEL:RXOOB_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[7]">GTX_CHANNEL:DRP12[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_VAL" title="GTX_CHANNEL:SATA_BURST_VAL[0]">GTX_CHANNEL:SATA_BURST_VAL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[6]">GTX_CHANNEL:DRP6A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[7]">GTX_CHANNEL:DRP6A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[8]">GTX_CHANNEL:DRP12[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_VAL" title="GTX_CHANNEL:SATA_BURST_VAL[1]">GTX_CHANNEL:SATA_BURST_VAL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[9]">GTX_CHANNEL:DRP12[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_VAL" title="GTX_CHANNEL:SATA_BURST_VAL[2]">GTX_CHANNEL:SATA_BURST_VAL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[8]">GTX_CHANNEL:DRP6A[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[9]">GTX_CHANNEL:DRP6A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[10]">GTX_CHANNEL:DRP12[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:OUTREFCLK_SEL_INV" title="GTX_CHANNEL:OUTREFCLK_SEL_INV[0]">GTX_CHANNEL:OUTREFCLK_SEL_INV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[11]">GTX_CHANNEL:DRP12[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:OUTREFCLK_SEL_INV" title="GTX_CHANNEL:OUTREFCLK_SEL_INV[1]">GTX_CHANNEL:OUTREFCLK_SEL_INV[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[10]">GTX_CHANNEL:DRP6A[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[11]">GTX_CHANNEL:DRP6A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[12]">GTX_CHANNEL:DRP12[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_SEQ_LEN" title="GTX_CHANNEL:SATA_BURST_SEQ_LEN[0]">GTX_CHANNEL:SATA_BURST_SEQ_LEN[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[13]">GTX_CHANNEL:DRP12[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_SEQ_LEN" title="GTX_CHANNEL:SATA_BURST_SEQ_LEN[1]">GTX_CHANNEL:SATA_BURST_SEQ_LEN[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[12]">GTX_CHANNEL:DRP6A[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[13]">GTX_CHANNEL:DRP6A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[14]">GTX_CHANNEL:DRP12[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_SEQ_LEN" title="GTX_CHANNEL:SATA_BURST_SEQ_LEN[2]">GTX_CHANNEL:SATA_BURST_SEQ_LEN[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12" title="GTX_CHANNEL:DRP12[15]">GTX_CHANNEL:DRP12[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_SEQ_LEN" title="GTX_CHANNEL:SATA_BURST_SEQ_LEN[3]">GTX_CHANNEL:SATA_BURST_SEQ_LEN[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[14]">GTX_CHANNEL:DRP6A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A" title="GTX_CHANNEL:DRP6A[15]">GTX_CHANNEL:DRP6A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[0]">GTX_CHANNEL:DRP13[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_EIDLE_VAL" title="GTX_CHANNEL:SATA_EIDLE_VAL[0]">GTX_CHANNEL:SATA_EIDLE_VAL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[1]">GTX_CHANNEL:DRP13[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_EIDLE_VAL" title="GTX_CHANNEL:SATA_EIDLE_VAL[1]">GTX_CHANNEL:SATA_EIDLE_VAL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[0]">GTX_CHANNEL:DRP6B[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DATA_WIDTH" title="GTX_CHANNEL:TX_DATA_WIDTH[0]">GTX_CHANNEL:TX_DATA_WIDTH[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[1]">GTX_CHANNEL:DRP6B[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DATA_WIDTH" title="GTX_CHANNEL:TX_DATA_WIDTH[1]">GTX_CHANNEL:TX_DATA_WIDTH[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[2]">GTX_CHANNEL:DRP13[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_EIDLE_VAL" title="GTX_CHANNEL:SATA_EIDLE_VAL[2]">GTX_CHANNEL:SATA_EIDLE_VAL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[3]">GTX_CHANNEL:DRP13[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[0]">GTX_CHANNEL:SATA_MIN_BURST[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[2]">GTX_CHANNEL:DRP6B[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DATA_WIDTH" title="GTX_CHANNEL:TX_DATA_WIDTH[2]">GTX_CHANNEL:TX_DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[3]">GTX_CHANNEL:DRP6B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[4]">GTX_CHANNEL:DRP13[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[1]">GTX_CHANNEL:SATA_MIN_BURST[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[5]">GTX_CHANNEL:DRP13[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[2]">GTX_CHANNEL:SATA_MIN_BURST[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[4]">GTX_CHANNEL:DRP6B[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_INT_DATAWIDTH" title="GTX_CHANNEL:TX_INT_DATAWIDTH">GTX_CHANNEL:TX_INT_DATAWIDTH</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[5]">GTX_CHANNEL:DRP6B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[6]">GTX_CHANNEL:DRP13[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[3]">GTX_CHANNEL:SATA_MIN_BURST[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[7]">GTX_CHANNEL:DRP13[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[4]">GTX_CHANNEL:SATA_MIN_BURST[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[6]">GTX_CHANNEL:DRP6B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[7]">GTX_CHANNEL:DRP6B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[8]">GTX_CHANNEL:DRP13[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST" title="GTX_CHANNEL:SATA_MIN_BURST[5]">GTX_CHANNEL:SATA_MIN_BURST[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[9]">GTX_CHANNEL:DRP13[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[0]">GTX_CHANNEL:SAS_MIN_COM[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[8]">GTX_CHANNEL:DRP6B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[9]">GTX_CHANNEL:DRP6B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[10]">GTX_CHANNEL:DRP13[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[1]">GTX_CHANNEL:SAS_MIN_COM[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[11]">GTX_CHANNEL:DRP13[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[2]">GTX_CHANNEL:SAS_MIN_COM[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[10]">GTX_CHANNEL:DRP6B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[11]">GTX_CHANNEL:DRP6B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[12]">GTX_CHANNEL:DRP13[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[3]">GTX_CHANNEL:SAS_MIN_COM[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[13]">GTX_CHANNEL:DRP13[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[4]">GTX_CHANNEL:SAS_MIN_COM[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[12]">GTX_CHANNEL:DRP6B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[13]">GTX_CHANNEL:DRP6B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[14]">GTX_CHANNEL:DRP13[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM" title="GTX_CHANNEL:SAS_MIN_COM[5]">GTX_CHANNEL:SAS_MIN_COM[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13" title="GTX_CHANNEL:DRP13[15]">GTX_CHANNEL:DRP13[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[14]">GTX_CHANNEL:DRP6B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B" title="GTX_CHANNEL:DRP6B[15]">GTX_CHANNEL:DRP6B[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_QPI_STATUS_EN" title="GTX_CHANNEL:TX_QPI_STATUS_EN">GTX_CHANNEL:TX_QPI_STATUS_EN</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[0]">GTX_CHANNEL:DRP14[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[0]">GTX_CHANNEL:SATA_MIN_INIT[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[1]">GTX_CHANNEL:DRP14[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[1]">GTX_CHANNEL:SATA_MIN_INIT[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[0]">GTX_CHANNEL:DRP6C[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[1]">GTX_CHANNEL:DRP6C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[2]">GTX_CHANNEL:DRP14[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[2]">GTX_CHANNEL:SATA_MIN_INIT[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[3]">GTX_CHANNEL:DRP14[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[3]">GTX_CHANNEL:SATA_MIN_INIT[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[2]">GTX_CHANNEL:DRP6C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[3]">GTX_CHANNEL:DRP6C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[4]">GTX_CHANNEL:DRP14[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[4]">GTX_CHANNEL:SATA_MIN_INIT[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[5]">GTX_CHANNEL:DRP14[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT" title="GTX_CHANNEL:SATA_MIN_INIT[5]">GTX_CHANNEL:SATA_MIN_INIT[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[4]">GTX_CHANNEL:DRP6C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[5]">GTX_CHANNEL:DRP6C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[6]">GTX_CHANNEL:DRP14[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[0]">GTX_CHANNEL:SATA_MIN_WAKE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[7]">GTX_CHANNEL:DRP14[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[1]">GTX_CHANNEL:SATA_MIN_WAKE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[6]">GTX_CHANNEL:DRP6C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[7]">GTX_CHANNEL:DRP6C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[8]">GTX_CHANNEL:DRP14[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[2]">GTX_CHANNEL:SATA_MIN_WAKE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[9]">GTX_CHANNEL:DRP14[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[3]">GTX_CHANNEL:SATA_MIN_WAKE[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[8]">GTX_CHANNEL:DRP6C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[9]">GTX_CHANNEL:DRP6C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[10]">GTX_CHANNEL:DRP14[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[4]">GTX_CHANNEL:SATA_MIN_WAKE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[11]">GTX_CHANNEL:DRP14[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE" title="GTX_CHANNEL:SATA_MIN_WAKE[5]">GTX_CHANNEL:SATA_MIN_WAKE[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[10]">GTX_CHANNEL:DRP6C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[11]">GTX_CHANNEL:DRP6C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[12]">GTX_CHANNEL:DRP14[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[13]">GTX_CHANNEL:DRP14[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[12]">GTX_CHANNEL:DRP6C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[13]">GTX_CHANNEL:DRP6C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[14]">GTX_CHANNEL:DRP14[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14" title="GTX_CHANNEL:DRP14[15]">GTX_CHANNEL:DRP14[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[14]">GTX_CHANNEL:DRP6C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C" title="GTX_CHANNEL:DRP6C[15]">GTX_CHANNEL:DRP6C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[0]">GTX_CHANNEL:DRP15[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[0]">GTX_CHANNEL:SATA_MAX_BURST[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[1]">GTX_CHANNEL:DRP15[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[1]">GTX_CHANNEL:SATA_MAX_BURST[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[0]">GTX_CHANNEL:DRP6D[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[1]">GTX_CHANNEL:DRP6D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[2]">GTX_CHANNEL:DRP15[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[2]">GTX_CHANNEL:SATA_MAX_BURST[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[3]">GTX_CHANNEL:DRP15[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[3]">GTX_CHANNEL:SATA_MAX_BURST[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[2]">GTX_CHANNEL:DRP6D[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[3]">GTX_CHANNEL:DRP6D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[4]">GTX_CHANNEL:DRP15[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[4]">GTX_CHANNEL:SATA_MAX_BURST[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[5]">GTX_CHANNEL:DRP15[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST" title="GTX_CHANNEL:SATA_MAX_BURST[5]">GTX_CHANNEL:SATA_MAX_BURST[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[4]">GTX_CHANNEL:DRP6D[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[5]">GTX_CHANNEL:DRP6D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[6]">GTX_CHANNEL:DRP15[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[0]">GTX_CHANNEL:SAS_MAX_COM[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[7]">GTX_CHANNEL:DRP15[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[1]">GTX_CHANNEL:SAS_MAX_COM[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[6]">GTX_CHANNEL:DRP6D[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[7]">GTX_CHANNEL:DRP6D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[8]">GTX_CHANNEL:DRP15[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[2]">GTX_CHANNEL:SAS_MAX_COM[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[9]">GTX_CHANNEL:DRP15[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[3]">GTX_CHANNEL:SAS_MAX_COM[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[8]">GTX_CHANNEL:DRP6D[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[9]">GTX_CHANNEL:DRP6D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[10]">GTX_CHANNEL:DRP15[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[4]">GTX_CHANNEL:SAS_MAX_COM[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[11]">GTX_CHANNEL:DRP15[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[5]">GTX_CHANNEL:SAS_MAX_COM[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[10]">GTX_CHANNEL:DRP6D[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[11]">GTX_CHANNEL:DRP6D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[12]">GTX_CHANNEL:DRP15[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM" title="GTX_CHANNEL:SAS_MAX_COM[6]">GTX_CHANNEL:SAS_MAX_COM[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[13]">GTX_CHANNEL:DRP15[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[12]">GTX_CHANNEL:DRP6D[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[13]">GTX_CHANNEL:DRP6D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[14]">GTX_CHANNEL:DRP15[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15" title="GTX_CHANNEL:DRP15[15]">GTX_CHANNEL:DRP15[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[14]">GTX_CHANNEL:DRP6D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D" title="GTX_CHANNEL:DRP6D[15]">GTX_CHANNEL:DRP6D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[0]">GTX_CHANNEL:DRP16[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[0]">GTX_CHANNEL:SATA_MAX_INIT[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[1]">GTX_CHANNEL:DRP16[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[1]">GTX_CHANNEL:SATA_MAX_INIT[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[0]">GTX_CHANNEL:DRP6E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[1]">GTX_CHANNEL:DRP6E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[2]">GTX_CHANNEL:DRP16[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[2]">GTX_CHANNEL:SATA_MAX_INIT[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[3]">GTX_CHANNEL:DRP16[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[3]">GTX_CHANNEL:SATA_MAX_INIT[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[2]">GTX_CHANNEL:DRP6E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[3]">GTX_CHANNEL:DRP6E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[4]">GTX_CHANNEL:DRP16[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[4]">GTX_CHANNEL:SATA_MAX_INIT[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[5]">GTX_CHANNEL:DRP16[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT" title="GTX_CHANNEL:SATA_MAX_INIT[5]">GTX_CHANNEL:SATA_MAX_INIT[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[4]">GTX_CHANNEL:DRP6E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[5]">GTX_CHANNEL:DRP6E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[6]">GTX_CHANNEL:DRP16[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[0]">GTX_CHANNEL:SATA_MAX_WAKE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[7]">GTX_CHANNEL:DRP16[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[1]">GTX_CHANNEL:SATA_MAX_WAKE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[6]">GTX_CHANNEL:DRP6E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[7]">GTX_CHANNEL:DRP6E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[8]">GTX_CHANNEL:DRP16[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[2]">GTX_CHANNEL:SATA_MAX_WAKE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[9]">GTX_CHANNEL:DRP16[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[3]">GTX_CHANNEL:SATA_MAX_WAKE[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[8]">GTX_CHANNEL:DRP6E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[9]">GTX_CHANNEL:DRP6E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[10]">GTX_CHANNEL:DRP16[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[4]">GTX_CHANNEL:SATA_MAX_WAKE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[11]">GTX_CHANNEL:DRP16[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE" title="GTX_CHANNEL:SATA_MAX_WAKE[5]">GTX_CHANNEL:SATA_MAX_WAKE[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[10]">GTX_CHANNEL:DRP6E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[11]">GTX_CHANNEL:DRP6E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[12]">GTX_CHANNEL:DRP16[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[13]">GTX_CHANNEL:DRP16[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[12]">GTX_CHANNEL:DRP6E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[13]">GTX_CHANNEL:DRP6E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[14]">GTX_CHANNEL:DRP16[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16" title="GTX_CHANNEL:DRP16[15]">GTX_CHANNEL:DRP16[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[14]">GTX_CHANNEL:DRP6E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E" title="GTX_CHANNEL:DRP6E[15]">GTX_CHANNEL:DRP6E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[0]">GTX_CHANNEL:DRP17[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[1]">GTX_CHANNEL:DRP17[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[0]">GTX_CHANNEL:DRP6F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[0]">GTX_CHANNEL:PCS_RSVD_ATTR[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[1]">GTX_CHANNEL:DRP6F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[1]">GTX_CHANNEL:PCS_RSVD_ATTR[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[2]">GTX_CHANNEL:DRP17[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[3]">GTX_CHANNEL:DRP17[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[2]">GTX_CHANNEL:DRP6F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[2]">GTX_CHANNEL:PCS_RSVD_ATTR[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[3]">GTX_CHANNEL:DRP6F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[3]">GTX_CHANNEL:PCS_RSVD_ATTR[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[4]">GTX_CHANNEL:DRP17[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[5]">GTX_CHANNEL:DRP17[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[4]">GTX_CHANNEL:DRP6F[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[4]">GTX_CHANNEL:PCS_RSVD_ATTR[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[5]">GTX_CHANNEL:DRP6F[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[5]">GTX_CHANNEL:PCS_RSVD_ATTR[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[6]">GTX_CHANNEL:DRP17[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[7]">GTX_CHANNEL:DRP17[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[6]">GTX_CHANNEL:DRP6F[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[6]">GTX_CHANNEL:PCS_RSVD_ATTR[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[7]">GTX_CHANNEL:DRP6F[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[7]">GTX_CHANNEL:PCS_RSVD_ATTR[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[8]">GTX_CHANNEL:DRP17[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[9]">GTX_CHANNEL:DRP17[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[8]">GTX_CHANNEL:DRP6F[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[8]">GTX_CHANNEL:PCS_RSVD_ATTR[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[9]">GTX_CHANNEL:DRP6F[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[9]">GTX_CHANNEL:PCS_RSVD_ATTR[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[10]">GTX_CHANNEL:DRP17[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[11]">GTX_CHANNEL:DRP17[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[10]">GTX_CHANNEL:DRP6F[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[10]">GTX_CHANNEL:PCS_RSVD_ATTR[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[11]">GTX_CHANNEL:DRP6F[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[11]">GTX_CHANNEL:PCS_RSVD_ATTR[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[12]">GTX_CHANNEL:DRP17[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[13]">GTX_CHANNEL:DRP17[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[12]">GTX_CHANNEL:DRP6F[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[12]">GTX_CHANNEL:PCS_RSVD_ATTR[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[13]">GTX_CHANNEL:DRP6F[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[13]">GTX_CHANNEL:PCS_RSVD_ATTR[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[14]">GTX_CHANNEL:DRP17[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17" title="GTX_CHANNEL:DRP17[15]">GTX_CHANNEL:DRP17[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[14]">GTX_CHANNEL:DRP6F[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[14]">GTX_CHANNEL:PCS_RSVD_ATTR[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F" title="GTX_CHANNEL:DRP6F[15]">GTX_CHANNEL:DRP6F[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[15]">GTX_CHANNEL:PCS_RSVD_ATTR[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[0]">GTX_CHANNEL:DRP18[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[0]">GTX_CHANNEL:TRANS_TIME_RATE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[1]">GTX_CHANNEL:DRP18[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[1]">GTX_CHANNEL:TRANS_TIME_RATE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[0]">GTX_CHANNEL:DRP70[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[16]">GTX_CHANNEL:PCS_RSVD_ATTR[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[1]">GTX_CHANNEL:DRP70[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[17]">GTX_CHANNEL:PCS_RSVD_ATTR[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[2]">GTX_CHANNEL:DRP18[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[2]">GTX_CHANNEL:TRANS_TIME_RATE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[3]">GTX_CHANNEL:DRP18[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[3]">GTX_CHANNEL:TRANS_TIME_RATE[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[2]">GTX_CHANNEL:DRP70[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[18]">GTX_CHANNEL:PCS_RSVD_ATTR[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[3]">GTX_CHANNEL:DRP70[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[19]">GTX_CHANNEL:PCS_RSVD_ATTR[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[4]">GTX_CHANNEL:DRP18[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[4]">GTX_CHANNEL:TRANS_TIME_RATE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[5]">GTX_CHANNEL:DRP18[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[5]">GTX_CHANNEL:TRANS_TIME_RATE[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[4]">GTX_CHANNEL:DRP70[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[20]">GTX_CHANNEL:PCS_RSVD_ATTR[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[5]">GTX_CHANNEL:DRP70[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[21]">GTX_CHANNEL:PCS_RSVD_ATTR[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[6]">GTX_CHANNEL:DRP18[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[6]">GTX_CHANNEL:TRANS_TIME_RATE[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[7]">GTX_CHANNEL:DRP18[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE" title="GTX_CHANNEL:TRANS_TIME_RATE[7]">GTX_CHANNEL:TRANS_TIME_RATE[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[6]">GTX_CHANNEL:DRP70[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[22]">GTX_CHANNEL:PCS_RSVD_ATTR[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[7]">GTX_CHANNEL:DRP70[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[23]">GTX_CHANNEL:PCS_RSVD_ATTR[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[8]">GTX_CHANNEL:DRP18[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[9]">GTX_CHANNEL:DRP18[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[8]">GTX_CHANNEL:DRP70[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[24]">GTX_CHANNEL:PCS_RSVD_ATTR[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[9]">GTX_CHANNEL:DRP70[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[25]">GTX_CHANNEL:PCS_RSVD_ATTR[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[10]">GTX_CHANNEL:DRP18[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[11]">GTX_CHANNEL:DRP18[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[10]">GTX_CHANNEL:DRP70[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[26]">GTX_CHANNEL:PCS_RSVD_ATTR[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[11]">GTX_CHANNEL:DRP70[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[27]">GTX_CHANNEL:PCS_RSVD_ATTR[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[12]">GTX_CHANNEL:DRP18[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[13]">GTX_CHANNEL:DRP18[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[12]">GTX_CHANNEL:DRP70[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[28]">GTX_CHANNEL:PCS_RSVD_ATTR[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[13]">GTX_CHANNEL:DRP70[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[29]">GTX_CHANNEL:PCS_RSVD_ATTR[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[14]">GTX_CHANNEL:DRP18[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18" title="GTX_CHANNEL:DRP18[15]">GTX_CHANNEL:DRP18[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[14]">GTX_CHANNEL:DRP70[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[30]">GTX_CHANNEL:PCS_RSVD_ATTR[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70" title="GTX_CHANNEL:DRP70[15]">GTX_CHANNEL:DRP70[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[31]">GTX_CHANNEL:PCS_RSVD_ATTR[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[0]">GTX_CHANNEL:DRP19[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DRIVE_MODE" title="GTX_CHANNEL:TX_DRIVE_MODE[0]">GTX_CHANNEL:TX_DRIVE_MODE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[1]">GTX_CHANNEL:DRP19[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DRIVE_MODE" title="GTX_CHANNEL:TX_DRIVE_MODE[1]">GTX_CHANNEL:TX_DRIVE_MODE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[0]">GTX_CHANNEL:DRP71[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[32]">GTX_CHANNEL:PCS_RSVD_ATTR[32]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[1]">GTX_CHANNEL:DRP71[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[33]">GTX_CHANNEL:PCS_RSVD_ATTR[33]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[2]">GTX_CHANNEL:DRP19[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[3]">GTX_CHANNEL:DRP19[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[2]">GTX_CHANNEL:DRP71[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[34]">GTX_CHANNEL:PCS_RSVD_ATTR[34]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[3]">GTX_CHANNEL:DRP71[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[35]">GTX_CHANNEL:PCS_RSVD_ATTR[35]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[4]">GTX_CHANNEL:DRP19[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[5]">GTX_CHANNEL:DRP19[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_LOOPBACK_DRIVE_HIZ" title="GTX_CHANNEL:TX_LOOPBACK_DRIVE_HIZ">GTX_CHANNEL:TX_LOOPBACK_DRIVE_HIZ</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[4]">GTX_CHANNEL:DRP71[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[36]">GTX_CHANNEL:PCS_RSVD_ATTR[36]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[5]">GTX_CHANNEL:DRP71[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[37]">GTX_CHANNEL:PCS_RSVD_ATTR[37]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[6]">GTX_CHANNEL:DRP19[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[0]">GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[7]">GTX_CHANNEL:DRP19[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[1]">GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[6]">GTX_CHANNEL:DRP71[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[38]">GTX_CHANNEL:PCS_RSVD_ATTR[38]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[7]">GTX_CHANNEL:DRP71[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[39]">GTX_CHANNEL:PCS_RSVD_ATTR[39]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[8]">GTX_CHANNEL:DRP19[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[2]">GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[9]">GTX_CHANNEL:DRP19[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[0]">GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[8]">GTX_CHANNEL:DRP71[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[40]">GTX_CHANNEL:PCS_RSVD_ATTR[40]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[9]">GTX_CHANNEL:DRP71[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[41]">GTX_CHANNEL:PCS_RSVD_ATTR[41]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[10]">GTX_CHANNEL:DRP19[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[1]">GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[11]">GTX_CHANNEL:DRP19[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY" title="GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[2]">GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[10]">GTX_CHANNEL:DRP71[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[42]">GTX_CHANNEL:PCS_RSVD_ATTR[42]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[11]">GTX_CHANNEL:DRP71[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[43]">GTX_CHANNEL:PCS_RSVD_ATTR[43]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[12]">GTX_CHANNEL:DRP19[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_PREDRIVER_MODE" title="GTX_CHANNEL:TX_PREDRIVER_MODE">GTX_CHANNEL:TX_PREDRIVER_MODE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[13]">GTX_CHANNEL:DRP19[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[12]">GTX_CHANNEL:DRP71[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[44]">GTX_CHANNEL:PCS_RSVD_ATTR[44]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[13]">GTX_CHANNEL:DRP71[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[45]">GTX_CHANNEL:PCS_RSVD_ATTR[45]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[14]">GTX_CHANNEL:DRP19[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19" title="GTX_CHANNEL:DRP19[15]">GTX_CHANNEL:DRP19[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[14]">GTX_CHANNEL:DRP71[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[46]">GTX_CHANNEL:PCS_RSVD_ATTR[46]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71" title="GTX_CHANNEL:DRP71[15]">GTX_CHANNEL:DRP71[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR" title="GTX_CHANNEL:PCS_RSVD_ATTR[47]">GTX_CHANNEL:PCS_RSVD_ATTR[47]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[0]">GTX_CHANNEL:DRP1A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[0]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[1]">GTX_CHANNEL:DRP1A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[1]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[0]">GTX_CHANNEL:DRP72[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[1]">GTX_CHANNEL:DRP72[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[2]">GTX_CHANNEL:DRP1A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[2]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[3]">GTX_CHANNEL:DRP1A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[3]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[2]">GTX_CHANNEL:DRP72[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[3]">GTX_CHANNEL:DRP72[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[4]">GTX_CHANNEL:DRP1A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[4]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[5]">GTX_CHANNEL:DRP1A[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[5]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[4]">GTX_CHANNEL:DRP72[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[5]">GTX_CHANNEL:DRP72[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[6]">GTX_CHANNEL:DRP1A[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[6]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[7]">GTX_CHANNEL:DRP1A[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2" title="GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[7]">GTX_CHANNEL:PD_TRANS_TIME_NONE_P2[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[6]">GTX_CHANNEL:DRP72[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[7]">GTX_CHANNEL:DRP72[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[8]">GTX_CHANNEL:DRP1A[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[0]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[9]">GTX_CHANNEL:DRP1A[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[1]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[8]">GTX_CHANNEL:DRP72[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[9]">GTX_CHANNEL:DRP72[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[10]">GTX_CHANNEL:DRP1A[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[2]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[11]">GTX_CHANNEL:DRP1A[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[3]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[10]">GTX_CHANNEL:DRP72[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[11]">GTX_CHANNEL:DRP72[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[12]">GTX_CHANNEL:DRP1A[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[4]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[13]">GTX_CHANNEL:DRP1A[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[5]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[12]">GTX_CHANNEL:DRP72[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[13]">GTX_CHANNEL:DRP72[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[14]">GTX_CHANNEL:DRP1A[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[6]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A" title="GTX_CHANNEL:DRP1A[15]">GTX_CHANNEL:DRP1A[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2" title="GTX_CHANNEL:PD_TRANS_TIME_TO_P2[7]">GTX_CHANNEL:PD_TRANS_TIME_TO_P2[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[14]">GTX_CHANNEL:DRP72[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72" title="GTX_CHANNEL:DRP72[15]">GTX_CHANNEL:DRP72[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[0]">GTX_CHANNEL:DRP1B[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_PCIE_EN" title="GTX_CHANNEL:PCS_PCIE_EN">GTX_CHANNEL:PCS_PCIE_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[1]">GTX_CHANNEL:DRP1B[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[0]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[0]">GTX_CHANNEL:DRP73[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[1]">GTX_CHANNEL:DRP73[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[2]">GTX_CHANNEL:DRP1B[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[1]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[3]">GTX_CHANNEL:DRP1B[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[2]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[2]">GTX_CHANNEL:DRP73[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[3]">GTX_CHANNEL:DRP73[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[4]">GTX_CHANNEL:DRP1B[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[3]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[5]">GTX_CHANNEL:DRP1B[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[4]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[4]">GTX_CHANNEL:DRP73[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[5]">GTX_CHANNEL:DRP73[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[6]">GTX_CHANNEL:DRP1B[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[5]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[7]">GTX_CHANNEL:DRP1B[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[6]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[6]">GTX_CHANNEL:DRP73[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[7]">GTX_CHANNEL:DRP73[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[8]">GTX_CHANNEL:DRP1B[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[7]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[9]">GTX_CHANNEL:DRP1B[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[8]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[8]">GTX_CHANNEL:DRP73[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[9]">GTX_CHANNEL:DRP73[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[10]">GTX_CHANNEL:DRP1B[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[9]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[11]">GTX_CHANNEL:DRP1B[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[10]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[10]">GTX_CHANNEL:DRP73[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[11]">GTX_CHANNEL:DRP73[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[12]">GTX_CHANNEL:DRP1B[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2" title="GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[11]">GTX_CHANNEL:PD_TRANS_TIME_FROM_P2[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[13]">GTX_CHANNEL:DRP1B[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[12]">GTX_CHANNEL:DRP73[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[13]">GTX_CHANNEL:DRP73[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[14]">GTX_CHANNEL:DRP1B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B" title="GTX_CHANNEL:DRP1B[15]">GTX_CHANNEL:DRP1B[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[14]">GTX_CHANNEL:DRP73[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73" title="GTX_CHANNEL:DRP73[15]">GTX_CHANNEL:DRP73[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[0]">GTX_CHANNEL:DRP1C[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEARBOX_MODE" title="GTX_CHANNEL:GEARBOX_MODE[0]">GTX_CHANNEL:GEARBOX_MODE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[1]">GTX_CHANNEL:DRP1C[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEARBOX_MODE" title="GTX_CHANNEL:GEARBOX_MODE[1]">GTX_CHANNEL:GEARBOX_MODE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[0]">GTX_CHANNEL:DRP74[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[0]">GTX_CHANNEL:RX_DFE_KL_CFG2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[1]">GTX_CHANNEL:DRP74[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[1]">GTX_CHANNEL:RX_DFE_KL_CFG2[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[2]">GTX_CHANNEL:DRP1C[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEARBOX_MODE" title="GTX_CHANNEL:GEARBOX_MODE[2]">GTX_CHANNEL:GEARBOX_MODE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[3]">GTX_CHANNEL:DRP1C[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[2]">GTX_CHANNEL:DRP74[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[2]">GTX_CHANNEL:RX_DFE_KL_CFG2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[3]">GTX_CHANNEL:DRP74[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[3]">GTX_CHANNEL:RX_DFE_KL_CFG2[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[4]">GTX_CHANNEL:DRP1C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[5]">GTX_CHANNEL:DRP1C[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXGEARBOX_EN" title="GTX_CHANNEL:TXGEARBOX_EN">GTX_CHANNEL:TXGEARBOX_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[4]">GTX_CHANNEL:DRP74[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[5]">GTX_CHANNEL:DRP74[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[6]">GTX_CHANNEL:DRP1C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[7]">GTX_CHANNEL:DRP1C[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[6]">GTX_CHANNEL:DRP74[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[7]">GTX_CHANNEL:DRP74[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[8]">GTX_CHANNEL:DRP1C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[9]">GTX_CHANNEL:DRP1C[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[8]">GTX_CHANNEL:DRP74[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[9]">GTX_CHANNEL:DRP74[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[10]">GTX_CHANNEL:DRP1C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[11]">GTX_CHANNEL:DRP1C[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[10]">GTX_CHANNEL:DRP74[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[11]">GTX_CHANNEL:DRP74[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[4]">GTX_CHANNEL:RX_DFE_KL_CFG2[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[12]">GTX_CHANNEL:DRP1C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[13]">GTX_CHANNEL:DRP1C[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[12]">GTX_CHANNEL:DRP74[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[5]">GTX_CHANNEL:RX_DFE_KL_CFG2[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[13]">GTX_CHANNEL:DRP74[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[6]">GTX_CHANNEL:RX_DFE_KL_CFG2[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[14]">GTX_CHANNEL:DRP1C[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXBUF_EN" title="GTX_CHANNEL:TXBUF_EN">GTX_CHANNEL:TXBUF_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C" title="GTX_CHANNEL:DRP1C[15]">GTX_CHANNEL:DRP1C[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXBUF_RESET_ON_RATE_CHANGE" title="GTX_CHANNEL:TXBUF_RESET_ON_RATE_CHANGE">GTX_CHANNEL:TXBUF_RESET_ON_RATE_CHANGE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[14]">GTX_CHANNEL:DRP74[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[7]">GTX_CHANNEL:RX_DFE_KL_CFG2[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74" title="GTX_CHANNEL:DRP74[15]">GTX_CHANNEL:DRP74[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[8]">GTX_CHANNEL:RX_DFE_KL_CFG2[8]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[0]">GTX_CHANNEL:DRP1D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[0]">GTX_CHANNEL:RX_DFE_GAIN_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[1]">GTX_CHANNEL:DRP1D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[1]">GTX_CHANNEL:RX_DFE_GAIN_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[0]">GTX_CHANNEL:DRP75[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[0]">GTX_CHANNEL:TX_MARGIN_FULL_0[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[1]">GTX_CHANNEL:DRP75[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[1]">GTX_CHANNEL:TX_MARGIN_FULL_0[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[2]">GTX_CHANNEL:DRP1D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[2]">GTX_CHANNEL:RX_DFE_GAIN_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[3]">GTX_CHANNEL:DRP1D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[3]">GTX_CHANNEL:RX_DFE_GAIN_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[2]">GTX_CHANNEL:DRP75[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[2]">GTX_CHANNEL:TX_MARGIN_FULL_0[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[3]">GTX_CHANNEL:DRP75[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[3]">GTX_CHANNEL:TX_MARGIN_FULL_0[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[4]">GTX_CHANNEL:DRP1D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[4]">GTX_CHANNEL:RX_DFE_GAIN_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[5]">GTX_CHANNEL:DRP1D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[5]">GTX_CHANNEL:RX_DFE_GAIN_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[4]">GTX_CHANNEL:DRP75[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[4]">GTX_CHANNEL:TX_MARGIN_FULL_0[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[5]">GTX_CHANNEL:DRP75[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[5]">GTX_CHANNEL:TX_MARGIN_FULL_0[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[6]">GTX_CHANNEL:DRP1D[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[6]">GTX_CHANNEL:RX_DFE_GAIN_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[7]">GTX_CHANNEL:DRP1D[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[7]">GTX_CHANNEL:RX_DFE_GAIN_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[6]">GTX_CHANNEL:DRP75[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0" title="GTX_CHANNEL:TX_MARGIN_FULL_0[6]">GTX_CHANNEL:TX_MARGIN_FULL_0[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[7]">GTX_CHANNEL:DRP75[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[8]">GTX_CHANNEL:DRP1D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[8]">GTX_CHANNEL:RX_DFE_GAIN_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[9]">GTX_CHANNEL:DRP1D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[9]">GTX_CHANNEL:RX_DFE_GAIN_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[8]">GTX_CHANNEL:DRP75[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[0]">GTX_CHANNEL:TX_MARGIN_FULL_1[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[9]">GTX_CHANNEL:DRP75[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[1]">GTX_CHANNEL:TX_MARGIN_FULL_1[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[10]">GTX_CHANNEL:DRP1D[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[10]">GTX_CHANNEL:RX_DFE_GAIN_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[11]">GTX_CHANNEL:DRP1D[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[11]">GTX_CHANNEL:RX_DFE_GAIN_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[10]">GTX_CHANNEL:DRP75[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[2]">GTX_CHANNEL:TX_MARGIN_FULL_1[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[11]">GTX_CHANNEL:DRP75[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[3]">GTX_CHANNEL:TX_MARGIN_FULL_1[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[12]">GTX_CHANNEL:DRP1D[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[12]">GTX_CHANNEL:RX_DFE_GAIN_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[13]">GTX_CHANNEL:DRP1D[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[13]">GTX_CHANNEL:RX_DFE_GAIN_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[12]">GTX_CHANNEL:DRP75[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[4]">GTX_CHANNEL:TX_MARGIN_FULL_1[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[13]">GTX_CHANNEL:DRP75[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[5]">GTX_CHANNEL:TX_MARGIN_FULL_1[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[14]">GTX_CHANNEL:DRP1D[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[14]">GTX_CHANNEL:RX_DFE_GAIN_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D" title="GTX_CHANNEL:DRP1D[15]">GTX_CHANNEL:DRP1D[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[15]">GTX_CHANNEL:RX_DFE_GAIN_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[14]">GTX_CHANNEL:DRP75[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1" title="GTX_CHANNEL:TX_MARGIN_FULL_1[6]">GTX_CHANNEL:TX_MARGIN_FULL_1[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75" title="GTX_CHANNEL:DRP75[15]">GTX_CHANNEL:DRP75[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[0]">GTX_CHANNEL:DRP1E[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[16]">GTX_CHANNEL:RX_DFE_GAIN_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[1]">GTX_CHANNEL:DRP1E[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[17]">GTX_CHANNEL:RX_DFE_GAIN_CFG[17]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[0]">GTX_CHANNEL:DRP76[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[0]">GTX_CHANNEL:TX_MARGIN_FULL_2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[1]">GTX_CHANNEL:DRP76[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[1]">GTX_CHANNEL:TX_MARGIN_FULL_2[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[2]">GTX_CHANNEL:DRP1E[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[18]">GTX_CHANNEL:RX_DFE_GAIN_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[3]">GTX_CHANNEL:DRP1E[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[19]">GTX_CHANNEL:RX_DFE_GAIN_CFG[19]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[2]">GTX_CHANNEL:DRP76[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[2]">GTX_CHANNEL:TX_MARGIN_FULL_2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[3]">GTX_CHANNEL:DRP76[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[3]">GTX_CHANNEL:TX_MARGIN_FULL_2[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[4]">GTX_CHANNEL:DRP1E[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[20]">GTX_CHANNEL:RX_DFE_GAIN_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[5]">GTX_CHANNEL:DRP1E[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[21]">GTX_CHANNEL:RX_DFE_GAIN_CFG[21]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[4]">GTX_CHANNEL:DRP76[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[4]">GTX_CHANNEL:TX_MARGIN_FULL_2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[5]">GTX_CHANNEL:DRP76[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[5]">GTX_CHANNEL:TX_MARGIN_FULL_2[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[6]">GTX_CHANNEL:DRP1E[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG" title="GTX_CHANNEL:RX_DFE_GAIN_CFG[22]">GTX_CHANNEL:RX_DFE_GAIN_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[7]">GTX_CHANNEL:DRP1E[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[6]">GTX_CHANNEL:DRP76[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2" title="GTX_CHANNEL:TX_MARGIN_FULL_2[6]">GTX_CHANNEL:TX_MARGIN_FULL_2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[7]">GTX_CHANNEL:DRP76[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[8]">GTX_CHANNEL:DRP1E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[9]">GTX_CHANNEL:DRP1E[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[8]">GTX_CHANNEL:DRP76[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[0]">GTX_CHANNEL:TX_MARGIN_FULL_3[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[9]">GTX_CHANNEL:DRP76[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[1]">GTX_CHANNEL:TX_MARGIN_FULL_3[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[10]">GTX_CHANNEL:DRP1E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[11]">GTX_CHANNEL:DRP1E[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[10]">GTX_CHANNEL:DRP76[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[2]">GTX_CHANNEL:TX_MARGIN_FULL_3[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[11]">GTX_CHANNEL:DRP76[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[3]">GTX_CHANNEL:TX_MARGIN_FULL_3[3]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[12]">GTX_CHANNEL:DRP1E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[13]">GTX_CHANNEL:DRP1E[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[12]">GTX_CHANNEL:DRP76[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[4]">GTX_CHANNEL:TX_MARGIN_FULL_3[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[13]">GTX_CHANNEL:DRP76[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[5]">GTX_CHANNEL:TX_MARGIN_FULL_3[5]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[14]">GTX_CHANNEL:DRP1E[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_HOLD_DURING_EIDLE" title="GTX_CHANNEL:RX_DFE_LPM_HOLD_DURING_EIDLE">GTX_CHANNEL:RX_DFE_LPM_HOLD_DURING_EIDLE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E" title="GTX_CHANNEL:DRP1E[15]">GTX_CHANNEL:DRP1E[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPLL_SEL" title="GTX_CHANNEL:RXPLL_SEL">GTX_CHANNEL:RXPLL_SEL</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[14]">GTX_CHANNEL:DRP76[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3" title="GTX_CHANNEL:TX_MARGIN_FULL_3[6]">GTX_CHANNEL:TX_MARGIN_FULL_3[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76" title="GTX_CHANNEL:DRP76[15]">GTX_CHANNEL:DRP76[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[0]">GTX_CHANNEL:DRP1F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[0]">GTX_CHANNEL:RX_DFE_H2_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[1]">GTX_CHANNEL:DRP1F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[1]">GTX_CHANNEL:RX_DFE_H2_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[0]">GTX_CHANNEL:DRP77[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[0]">GTX_CHANNEL:TX_MARGIN_FULL_4[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[1]">GTX_CHANNEL:DRP77[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[1]">GTX_CHANNEL:TX_MARGIN_FULL_4[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[2]">GTX_CHANNEL:DRP1F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[2]">GTX_CHANNEL:RX_DFE_H2_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[3]">GTX_CHANNEL:DRP1F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[3]">GTX_CHANNEL:RX_DFE_H2_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[2]">GTX_CHANNEL:DRP77[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[2]">GTX_CHANNEL:TX_MARGIN_FULL_4[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[3]">GTX_CHANNEL:DRP77[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[3]">GTX_CHANNEL:TX_MARGIN_FULL_4[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[4]">GTX_CHANNEL:DRP1F[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[4]">GTX_CHANNEL:RX_DFE_H2_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[5]">GTX_CHANNEL:DRP1F[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[5]">GTX_CHANNEL:RX_DFE_H2_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[4]">GTX_CHANNEL:DRP77[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[4]">GTX_CHANNEL:TX_MARGIN_FULL_4[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[5]">GTX_CHANNEL:DRP77[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[5]">GTX_CHANNEL:TX_MARGIN_FULL_4[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[6]">GTX_CHANNEL:DRP1F[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[6]">GTX_CHANNEL:RX_DFE_H2_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[7]">GTX_CHANNEL:DRP1F[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[7]">GTX_CHANNEL:RX_DFE_H2_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[6]">GTX_CHANNEL:DRP77[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4" title="GTX_CHANNEL:TX_MARGIN_FULL_4[6]">GTX_CHANNEL:TX_MARGIN_FULL_4[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[7]">GTX_CHANNEL:DRP77[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[8]">GTX_CHANNEL:DRP1F[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[8]">GTX_CHANNEL:RX_DFE_H2_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[9]">GTX_CHANNEL:DRP1F[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[9]">GTX_CHANNEL:RX_DFE_H2_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[8]">GTX_CHANNEL:DRP77[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[0]">GTX_CHANNEL:TX_MARGIN_LOW_0[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[9]">GTX_CHANNEL:DRP77[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[1]">GTX_CHANNEL:TX_MARGIN_LOW_0[1]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[10]">GTX_CHANNEL:DRP1F[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[10]">GTX_CHANNEL:RX_DFE_H2_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[11]">GTX_CHANNEL:DRP1F[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG" title="GTX_CHANNEL:RX_DFE_H2_CFG[11]">GTX_CHANNEL:RX_DFE_H2_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[10]">GTX_CHANNEL:DRP77[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[2]">GTX_CHANNEL:TX_MARGIN_LOW_0[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[11]">GTX_CHANNEL:DRP77[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[3]">GTX_CHANNEL:TX_MARGIN_LOW_0[3]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[12]">GTX_CHANNEL:DRP1F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[13]">GTX_CHANNEL:DRP1F[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[12]">GTX_CHANNEL:DRP77[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[4]">GTX_CHANNEL:TX_MARGIN_LOW_0[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[13]">GTX_CHANNEL:DRP77[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[5]">GTX_CHANNEL:TX_MARGIN_LOW_0[5]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[14]">GTX_CHANNEL:DRP1F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F" title="GTX_CHANNEL:DRP1F[15]">GTX_CHANNEL:DRP1F[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[14]">GTX_CHANNEL:DRP77[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0" title="GTX_CHANNEL:TX_MARGIN_LOW_0[6]">GTX_CHANNEL:TX_MARGIN_LOW_0[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77" title="GTX_CHANNEL:DRP77[15]">GTX_CHANNEL:DRP77[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[0]">GTX_CHANNEL:DRP20[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[0]">GTX_CHANNEL:RX_DFE_H3_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[1]">GTX_CHANNEL:DRP20[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[1]">GTX_CHANNEL:RX_DFE_H3_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[0]">GTX_CHANNEL:DRP78[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[0]">GTX_CHANNEL:TX_MARGIN_LOW_1[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[1]">GTX_CHANNEL:DRP78[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[1]">GTX_CHANNEL:TX_MARGIN_LOW_1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[2]">GTX_CHANNEL:DRP20[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[2]">GTX_CHANNEL:RX_DFE_H3_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[3]">GTX_CHANNEL:DRP20[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[3]">GTX_CHANNEL:RX_DFE_H3_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[2]">GTX_CHANNEL:DRP78[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[2]">GTX_CHANNEL:TX_MARGIN_LOW_1[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[3]">GTX_CHANNEL:DRP78[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[3]">GTX_CHANNEL:TX_MARGIN_LOW_1[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[4]">GTX_CHANNEL:DRP20[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[4]">GTX_CHANNEL:RX_DFE_H3_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[5]">GTX_CHANNEL:DRP20[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[5]">GTX_CHANNEL:RX_DFE_H3_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[4]">GTX_CHANNEL:DRP78[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[4]">GTX_CHANNEL:TX_MARGIN_LOW_1[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[5]">GTX_CHANNEL:DRP78[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[5]">GTX_CHANNEL:TX_MARGIN_LOW_1[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[6]">GTX_CHANNEL:DRP20[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[6]">GTX_CHANNEL:RX_DFE_H3_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[7]">GTX_CHANNEL:DRP20[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[7]">GTX_CHANNEL:RX_DFE_H3_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[6]">GTX_CHANNEL:DRP78[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1" title="GTX_CHANNEL:TX_MARGIN_LOW_1[6]">GTX_CHANNEL:TX_MARGIN_LOW_1[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[7]">GTX_CHANNEL:DRP78[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[8]">GTX_CHANNEL:DRP20[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[8]">GTX_CHANNEL:RX_DFE_H3_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[9]">GTX_CHANNEL:DRP20[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[9]">GTX_CHANNEL:RX_DFE_H3_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[8]">GTX_CHANNEL:DRP78[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[0]">GTX_CHANNEL:TX_MARGIN_LOW_2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[9]">GTX_CHANNEL:DRP78[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[1]">GTX_CHANNEL:TX_MARGIN_LOW_2[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[10]">GTX_CHANNEL:DRP20[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[10]">GTX_CHANNEL:RX_DFE_H3_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[11]">GTX_CHANNEL:DRP20[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG" title="GTX_CHANNEL:RX_DFE_H3_CFG[11]">GTX_CHANNEL:RX_DFE_H3_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[10]">GTX_CHANNEL:DRP78[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[2]">GTX_CHANNEL:TX_MARGIN_LOW_2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[11]">GTX_CHANNEL:DRP78[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[3]">GTX_CHANNEL:TX_MARGIN_LOW_2[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[12]">GTX_CHANNEL:DRP20[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[13]">GTX_CHANNEL:DRP20[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[12]">GTX_CHANNEL:DRP78[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[4]">GTX_CHANNEL:TX_MARGIN_LOW_2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[13]">GTX_CHANNEL:DRP78[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[5]">GTX_CHANNEL:TX_MARGIN_LOW_2[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[14]">GTX_CHANNEL:DRP20[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20" title="GTX_CHANNEL:DRP20[15]">GTX_CHANNEL:DRP20[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[14]">GTX_CHANNEL:DRP78[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2" title="GTX_CHANNEL:TX_MARGIN_LOW_2[6]">GTX_CHANNEL:TX_MARGIN_LOW_2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78" title="GTX_CHANNEL:DRP78[15]">GTX_CHANNEL:DRP78[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[0]">GTX_CHANNEL:DRP21[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[0]">GTX_CHANNEL:RX_DFE_H4_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[1]">GTX_CHANNEL:DRP21[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[1]">GTX_CHANNEL:RX_DFE_H4_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[0]">GTX_CHANNEL:DRP79[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[0]">GTX_CHANNEL:TX_MARGIN_LOW_3[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[1]">GTX_CHANNEL:DRP79[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[1]">GTX_CHANNEL:TX_MARGIN_LOW_3[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[2]">GTX_CHANNEL:DRP21[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[2]">GTX_CHANNEL:RX_DFE_H4_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[3]">GTX_CHANNEL:DRP21[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[3]">GTX_CHANNEL:RX_DFE_H4_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[2]">GTX_CHANNEL:DRP79[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[2]">GTX_CHANNEL:TX_MARGIN_LOW_3[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[3]">GTX_CHANNEL:DRP79[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[3]">GTX_CHANNEL:TX_MARGIN_LOW_3[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[4]">GTX_CHANNEL:DRP21[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[4]">GTX_CHANNEL:RX_DFE_H4_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[5]">GTX_CHANNEL:DRP21[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[5]">GTX_CHANNEL:RX_DFE_H4_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[4]">GTX_CHANNEL:DRP79[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[4]">GTX_CHANNEL:TX_MARGIN_LOW_3[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[5]">GTX_CHANNEL:DRP79[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[5]">GTX_CHANNEL:TX_MARGIN_LOW_3[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[6]">GTX_CHANNEL:DRP21[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[6]">GTX_CHANNEL:RX_DFE_H4_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[7]">GTX_CHANNEL:DRP21[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[7]">GTX_CHANNEL:RX_DFE_H4_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[6]">GTX_CHANNEL:DRP79[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3" title="GTX_CHANNEL:TX_MARGIN_LOW_3[6]">GTX_CHANNEL:TX_MARGIN_LOW_3[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[7]">GTX_CHANNEL:DRP79[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[8]">GTX_CHANNEL:DRP21[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[8]">GTX_CHANNEL:RX_DFE_H4_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[9]">GTX_CHANNEL:DRP21[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[9]">GTX_CHANNEL:RX_DFE_H4_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[8]">GTX_CHANNEL:DRP79[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[0]">GTX_CHANNEL:TX_MARGIN_LOW_4[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[9]">GTX_CHANNEL:DRP79[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[1]">GTX_CHANNEL:TX_MARGIN_LOW_4[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[10]">GTX_CHANNEL:DRP21[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG" title="GTX_CHANNEL:RX_DFE_H4_CFG[10]">GTX_CHANNEL:RX_DFE_H4_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[11]">GTX_CHANNEL:DRP21[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[10]">GTX_CHANNEL:DRP79[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[2]">GTX_CHANNEL:TX_MARGIN_LOW_4[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[11]">GTX_CHANNEL:DRP79[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[3]">GTX_CHANNEL:TX_MARGIN_LOW_4[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[12]">GTX_CHANNEL:DRP21[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[13]">GTX_CHANNEL:DRP21[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[12]">GTX_CHANNEL:DRP79[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[4]">GTX_CHANNEL:TX_MARGIN_LOW_4[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[13]">GTX_CHANNEL:DRP79[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[5]">GTX_CHANNEL:TX_MARGIN_LOW_4[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[14]">GTX_CHANNEL:DRP21[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21" title="GTX_CHANNEL:DRP21[15]">GTX_CHANNEL:DRP21[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[14]">GTX_CHANNEL:DRP79[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4" title="GTX_CHANNEL:TX_MARGIN_LOW_4[6]">GTX_CHANNEL:TX_MARGIN_LOW_4[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79" title="GTX_CHANNEL:DRP79[15]">GTX_CHANNEL:DRP79[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[0]">GTX_CHANNEL:DRP22[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[0]">GTX_CHANNEL:RX_DFE_H5_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[1]">GTX_CHANNEL:DRP22[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[1]">GTX_CHANNEL:RX_DFE_H5_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[0]">GTX_CHANNEL:DRP7A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0" title="GTX_CHANNEL:TX_DEEMPH0[0]">GTX_CHANNEL:TX_DEEMPH0[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[1]">GTX_CHANNEL:DRP7A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0" title="GTX_CHANNEL:TX_DEEMPH0[1]">GTX_CHANNEL:TX_DEEMPH0[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[2]">GTX_CHANNEL:DRP22[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[2]">GTX_CHANNEL:RX_DFE_H5_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[3]">GTX_CHANNEL:DRP22[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[3]">GTX_CHANNEL:RX_DFE_H5_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[2]">GTX_CHANNEL:DRP7A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0" title="GTX_CHANNEL:TX_DEEMPH0[2]">GTX_CHANNEL:TX_DEEMPH0[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[3]">GTX_CHANNEL:DRP7A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0" title="GTX_CHANNEL:TX_DEEMPH0[3]">GTX_CHANNEL:TX_DEEMPH0[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[4]">GTX_CHANNEL:DRP22[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[4]">GTX_CHANNEL:RX_DFE_H5_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[5]">GTX_CHANNEL:DRP22[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[5]">GTX_CHANNEL:RX_DFE_H5_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[4]">GTX_CHANNEL:DRP7A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0" title="GTX_CHANNEL:TX_DEEMPH0[4]">GTX_CHANNEL:TX_DEEMPH0[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[5]">GTX_CHANNEL:DRP7A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[6]">GTX_CHANNEL:DRP22[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[6]">GTX_CHANNEL:RX_DFE_H5_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[7]">GTX_CHANNEL:DRP22[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[7]">GTX_CHANNEL:RX_DFE_H5_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[6]">GTX_CHANNEL:DRP7A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[7]">GTX_CHANNEL:DRP7A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[8]">GTX_CHANNEL:DRP22[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[8]">GTX_CHANNEL:RX_DFE_H5_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[9]">GTX_CHANNEL:DRP22[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[9]">GTX_CHANNEL:RX_DFE_H5_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[8]">GTX_CHANNEL:DRP7A[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1" title="GTX_CHANNEL:TX_DEEMPH1[0]">GTX_CHANNEL:TX_DEEMPH1[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[9]">GTX_CHANNEL:DRP7A[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1" title="GTX_CHANNEL:TX_DEEMPH1[1]">GTX_CHANNEL:TX_DEEMPH1[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[10]">GTX_CHANNEL:DRP22[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG" title="GTX_CHANNEL:RX_DFE_H5_CFG[10]">GTX_CHANNEL:RX_DFE_H5_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[11]">GTX_CHANNEL:DRP22[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[10]">GTX_CHANNEL:DRP7A[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1" title="GTX_CHANNEL:TX_DEEMPH1[2]">GTX_CHANNEL:TX_DEEMPH1[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[11]">GTX_CHANNEL:DRP7A[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1" title="GTX_CHANNEL:TX_DEEMPH1[3]">GTX_CHANNEL:TX_DEEMPH1[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[12]">GTX_CHANNEL:DRP22[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[13]">GTX_CHANNEL:DRP22[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[12]">GTX_CHANNEL:DRP7A[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1" title="GTX_CHANNEL:TX_DEEMPH1[4]">GTX_CHANNEL:TX_DEEMPH1[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[13]">GTX_CHANNEL:DRP7A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[14]">GTX_CHANNEL:DRP22[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22" title="GTX_CHANNEL:DRP22[15]">GTX_CHANNEL:DRP22[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[14]">GTX_CHANNEL:DRP7A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A" title="GTX_CHANNEL:DRP7A[15]">GTX_CHANNEL:DRP7A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[0]">GTX_CHANNEL:DRP23[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[0]">GTX_CHANNEL:RX_DFE_KL_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[1]">GTX_CHANNEL:DRP23[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[1]">GTX_CHANNEL:RX_DFE_KL_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[0]">GTX_CHANNEL:DRP7B[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[1]">GTX_CHANNEL:DRP7B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[2]">GTX_CHANNEL:DRP23[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[2]">GTX_CHANNEL:RX_DFE_KL_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[3]">GTX_CHANNEL:DRP23[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[3]">GTX_CHANNEL:RX_DFE_KL_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[2]">GTX_CHANNEL:DRP7B[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[3]">GTX_CHANNEL:DRP7B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[4]">GTX_CHANNEL:DRP23[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[4]">GTX_CHANNEL:RX_DFE_KL_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[5]">GTX_CHANNEL:DRP23[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[5]">GTX_CHANNEL:RX_DFE_KL_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[4]">GTX_CHANNEL:DRP7B[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[5]">GTX_CHANNEL:DRP7B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[6]">GTX_CHANNEL:DRP23[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[6]">GTX_CHANNEL:RX_DFE_KL_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[7]">GTX_CHANNEL:DRP23[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[7]">GTX_CHANNEL:RX_DFE_KL_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[6]">GTX_CHANNEL:DRP7B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[7]">GTX_CHANNEL:DRP7B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[8]">GTX_CHANNEL:DRP23[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[8]">GTX_CHANNEL:RX_DFE_KL_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[9]">GTX_CHANNEL:DRP23[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[9]">GTX_CHANNEL:RX_DFE_KL_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[8]">GTX_CHANNEL:DRP7B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[9]">GTX_CHANNEL:DRP7B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[10]">GTX_CHANNEL:DRP23[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[10]">GTX_CHANNEL:RX_DFE_KL_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[11]">GTX_CHANNEL:DRP23[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[11]">GTX_CHANNEL:RX_DFE_KL_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[10]">GTX_CHANNEL:DRP7B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[11]">GTX_CHANNEL:DRP7B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[12]">GTX_CHANNEL:DRP23[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG" title="GTX_CHANNEL:RX_DFE_KL_CFG[12]">GTX_CHANNEL:RX_DFE_KL_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[13]">GTX_CHANNEL:DRP23[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[12]">GTX_CHANNEL:DRP7B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[13]">GTX_CHANNEL:DRP7B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[14]">GTX_CHANNEL:DRP23[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23" title="GTX_CHANNEL:DRP23[15]">GTX_CHANNEL:DRP23[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[14]">GTX_CHANNEL:DRP7B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B" title="GTX_CHANNEL:DRP7B[15]">GTX_CHANNEL:DRP7B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[0]">GTX_CHANNEL:DRP24[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[0]">GTX_CHANNEL:RX_OS_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[1]">GTX_CHANNEL:DRP24[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[1]">GTX_CHANNEL:RX_OS_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[0]">GTX_CHANNEL:DRP7C[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV3" title="GTX_CHANNEL:PMA_RSV3[0]">GTX_CHANNEL:PMA_RSV3[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[1]">GTX_CHANNEL:DRP7C[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV3" title="GTX_CHANNEL:PMA_RSV3[1]">GTX_CHANNEL:PMA_RSV3[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[2]">GTX_CHANNEL:DRP24[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[2]">GTX_CHANNEL:RX_OS_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[3]">GTX_CHANNEL:DRP24[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[3]">GTX_CHANNEL:RX_OS_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[2]">GTX_CHANNEL:DRP7C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[3]">GTX_CHANNEL:DRP7C[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MAINCURSOR_SEL" title="GTX_CHANNEL:TX_MAINCURSOR_SEL">GTX_CHANNEL:TX_MAINCURSOR_SEL</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[4]">GTX_CHANNEL:DRP24[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[4]">GTX_CHANNEL:RX_OS_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[5]">GTX_CHANNEL:DRP24[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[5]">GTX_CHANNEL:RX_OS_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[4]">GTX_CHANNEL:DRP7C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[5]">GTX_CHANNEL:DRP7C[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[6]">GTX_CHANNEL:DRP24[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[6]">GTX_CHANNEL:RX_OS_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[7]">GTX_CHANNEL:DRP24[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[7]">GTX_CHANNEL:RX_OS_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[6]">GTX_CHANNEL:DRP7C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[7]">GTX_CHANNEL:DRP7C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[8]">GTX_CHANNEL:DRP24[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[8]">GTX_CHANNEL:RX_OS_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[9]">GTX_CHANNEL:DRP24[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[9]">GTX_CHANNEL:RX_OS_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[8]">GTX_CHANNEL:DRP7C[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_REF" title="GTX_CHANNEL:TX_RXDETECT_REF[0]">GTX_CHANNEL:TX_RXDETECT_REF[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[9]">GTX_CHANNEL:DRP7C[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_REF" title="GTX_CHANNEL:TX_RXDETECT_REF[1]">GTX_CHANNEL:TX_RXDETECT_REF[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[10]">GTX_CHANNEL:DRP24[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[10]">GTX_CHANNEL:RX_OS_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[11]">GTX_CHANNEL:DRP24[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[11]">GTX_CHANNEL:RX_OS_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[10]">GTX_CHANNEL:DRP7C[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_REF" title="GTX_CHANNEL:TX_RXDETECT_REF[2]">GTX_CHANNEL:TX_RXDETECT_REF[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[11]">GTX_CHANNEL:DRP7C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[12]">GTX_CHANNEL:DRP24[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG" title="GTX_CHANNEL:RX_OS_CFG[12]">GTX_CHANNEL:RX_OS_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[13]">GTX_CHANNEL:DRP24[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[12]">GTX_CHANNEL:DRP7C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[13]">GTX_CHANNEL:DRP7C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[14]">GTX_CHANNEL:DRP24[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24" title="GTX_CHANNEL:DRP24[15]">GTX_CHANNEL:DRP24[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[0]">GTX_CHANNEL:RX_DFE_UT_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[14]">GTX_CHANNEL:DRP7C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C" title="GTX_CHANNEL:DRP7C[15]">GTX_CHANNEL:DRP7C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[0]">GTX_CHANNEL:DRP25[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[1]">GTX_CHANNEL:RX_DFE_UT_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[1]">GTX_CHANNEL:DRP25[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[2]">GTX_CHANNEL:RX_DFE_UT_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[0]">GTX_CHANNEL:DRP7D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[0]">GTX_CHANNEL:TX_RXDETECT_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[1]">GTX_CHANNEL:DRP7D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[1]">GTX_CHANNEL:TX_RXDETECT_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[2]">GTX_CHANNEL:DRP25[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[3]">GTX_CHANNEL:RX_DFE_UT_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[3]">GTX_CHANNEL:DRP25[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[4]">GTX_CHANNEL:RX_DFE_UT_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[2]">GTX_CHANNEL:DRP7D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[2]">GTX_CHANNEL:TX_RXDETECT_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[3]">GTX_CHANNEL:DRP7D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[3]">GTX_CHANNEL:TX_RXDETECT_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[4]">GTX_CHANNEL:DRP25[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[5]">GTX_CHANNEL:RX_DFE_UT_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[5]">GTX_CHANNEL:DRP25[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[6]">GTX_CHANNEL:RX_DFE_UT_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[4]">GTX_CHANNEL:DRP7D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[4]">GTX_CHANNEL:TX_RXDETECT_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[5]">GTX_CHANNEL:DRP7D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[5]">GTX_CHANNEL:TX_RXDETECT_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[6]">GTX_CHANNEL:DRP25[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[7]">GTX_CHANNEL:RX_DFE_UT_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[7]">GTX_CHANNEL:DRP25[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[8]">GTX_CHANNEL:RX_DFE_UT_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[6]">GTX_CHANNEL:DRP7D[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[6]">GTX_CHANNEL:TX_RXDETECT_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[7]">GTX_CHANNEL:DRP7D[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[7]">GTX_CHANNEL:TX_RXDETECT_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[8]">GTX_CHANNEL:DRP25[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[9]">GTX_CHANNEL:RX_DFE_UT_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[9]">GTX_CHANNEL:DRP25[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[10]">GTX_CHANNEL:RX_DFE_UT_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[8]">GTX_CHANNEL:DRP7D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[8]">GTX_CHANNEL:TX_RXDETECT_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[9]">GTX_CHANNEL:DRP7D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[9]">GTX_CHANNEL:TX_RXDETECT_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[10]">GTX_CHANNEL:DRP25[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[11]">GTX_CHANNEL:RX_DFE_UT_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[11]">GTX_CHANNEL:DRP25[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[12]">GTX_CHANNEL:RX_DFE_UT_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[10]">GTX_CHANNEL:DRP7D[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[10]">GTX_CHANNEL:TX_RXDETECT_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[11]">GTX_CHANNEL:DRP7D[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[11]">GTX_CHANNEL:TX_RXDETECT_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[12]">GTX_CHANNEL:DRP25[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[13]">GTX_CHANNEL:RX_DFE_UT_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[13]">GTX_CHANNEL:DRP25[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[14]">GTX_CHANNEL:RX_DFE_UT_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[12]">GTX_CHANNEL:DRP7D[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[12]">GTX_CHANNEL:TX_RXDETECT_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[13]">GTX_CHANNEL:DRP7D[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG" title="GTX_CHANNEL:TX_RXDETECT_CFG[13]">GTX_CHANNEL:TX_RXDETECT_CFG[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[14]">GTX_CHANNEL:DRP25[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[15]">GTX_CHANNEL:RX_DFE_UT_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25" title="GTX_CHANNEL:DRP25[15]">GTX_CHANNEL:DRP25[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG" title="GTX_CHANNEL:RX_DFE_UT_CFG[16]">GTX_CHANNEL:RX_DFE_UT_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[14]">GTX_CHANNEL:DRP7D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D" title="GTX_CHANNEL:DRP7D[15]">GTX_CHANNEL:DRP7D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[0]">GTX_CHANNEL:DRP26[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[0]">GTX_CHANNEL:RX_DFE_VP_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[1]">GTX_CHANNEL:DRP26[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[1]">GTX_CHANNEL:RX_DFE_VP_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[0]">GTX_CHANNEL:DRP7E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[1]">GTX_CHANNEL:DRP7E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[2]">GTX_CHANNEL:DRP26[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[2]">GTX_CHANNEL:RX_DFE_VP_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[3]">GTX_CHANNEL:DRP26[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[3]">GTX_CHANNEL:RX_DFE_VP_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[2]">GTX_CHANNEL:DRP7E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[3]">GTX_CHANNEL:DRP7E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[4]">GTX_CHANNEL:DRP26[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[4]">GTX_CHANNEL:RX_DFE_VP_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[5]">GTX_CHANNEL:DRP26[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[5]">GTX_CHANNEL:RX_DFE_VP_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[4]">GTX_CHANNEL:DRP7E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[5]">GTX_CHANNEL:DRP7E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[6]">GTX_CHANNEL:DRP26[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[6]">GTX_CHANNEL:RX_DFE_VP_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[7]">GTX_CHANNEL:DRP26[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[7]">GTX_CHANNEL:RX_DFE_VP_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[6]">GTX_CHANNEL:DRP7E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[7]">GTX_CHANNEL:DRP7E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[8]">GTX_CHANNEL:DRP26[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[8]">GTX_CHANNEL:RX_DFE_VP_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[9]">GTX_CHANNEL:DRP26[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[9]">GTX_CHANNEL:RX_DFE_VP_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[8]">GTX_CHANNEL:DRP7E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[9]">GTX_CHANNEL:DRP7E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[10]">GTX_CHANNEL:DRP26[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[10]">GTX_CHANNEL:RX_DFE_VP_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[11]">GTX_CHANNEL:DRP26[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[11]">GTX_CHANNEL:RX_DFE_VP_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[10]">GTX_CHANNEL:DRP7E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[11]">GTX_CHANNEL:DRP7E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[12]">GTX_CHANNEL:DRP26[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[12]">GTX_CHANNEL:RX_DFE_VP_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[13]">GTX_CHANNEL:DRP26[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[13]">GTX_CHANNEL:RX_DFE_VP_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[12]">GTX_CHANNEL:DRP7E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[13]">GTX_CHANNEL:DRP7E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[14]">GTX_CHANNEL:DRP26[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[14]">GTX_CHANNEL:RX_DFE_VP_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26" title="GTX_CHANNEL:DRP26[15]">GTX_CHANNEL:DRP26[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[15]">GTX_CHANNEL:RX_DFE_VP_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[14]">GTX_CHANNEL:DRP7E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E" title="GTX_CHANNEL:DRP7E[15]">GTX_CHANNEL:DRP7E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[0]">GTX_CHANNEL:DRP27[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG" title="GTX_CHANNEL:RX_DFE_VP_CFG[16]">GTX_CHANNEL:RX_DFE_VP_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[1]">GTX_CHANNEL:DRP27[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[0]">GTX_CHANNEL:DRP7F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[9]">GTX_CHANNEL:RX_DFE_KL_CFG2[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[1]">GTX_CHANNEL:DRP7F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[10]">GTX_CHANNEL:RX_DFE_KL_CFG2[10]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[2]">GTX_CHANNEL:DRP27[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[3]">GTX_CHANNEL:DRP27[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[2]">GTX_CHANNEL:DRP7F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[11]">GTX_CHANNEL:RX_DFE_KL_CFG2[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[3]">GTX_CHANNEL:DRP7F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[12]">GTX_CHANNEL:RX_DFE_KL_CFG2[12]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[4]">GTX_CHANNEL:DRP27[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[0]">GTX_CHANNEL:RX_DFE_VS_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[5]">GTX_CHANNEL:DRP27[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[1]">GTX_CHANNEL:RX_DFE_VS_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[4]">GTX_CHANNEL:DRP7F[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[5]">GTX_CHANNEL:DRP7F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[6]">GTX_CHANNEL:DRP27[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[2]">GTX_CHANNEL:RX_DFE_VS_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[7]">GTX_CHANNEL:DRP27[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[3]">GTX_CHANNEL:RX_DFE_VS_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[6]">GTX_CHANNEL:DRP7F[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[7]">GTX_CHANNEL:DRP7F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[8]">GTX_CHANNEL:DRP27[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[4]">GTX_CHANNEL:RX_DFE_VS_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[9]">GTX_CHANNEL:DRP27[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[5]">GTX_CHANNEL:RX_DFE_VS_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[8]">GTX_CHANNEL:DRP7F[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[9]">GTX_CHANNEL:DRP7F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[10]">GTX_CHANNEL:DRP27[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[6]">GTX_CHANNEL:RX_DFE_VS_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[11]">GTX_CHANNEL:DRP27[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[7]">GTX_CHANNEL:RX_DFE_VS_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[10]">GTX_CHANNEL:DRP7F[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[13]">GTX_CHANNEL:RX_DFE_KL_CFG2[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[11]">GTX_CHANNEL:DRP7F[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[14]">GTX_CHANNEL:RX_DFE_KL_CFG2[14]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[12]">GTX_CHANNEL:DRP27[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG" title="GTX_CHANNEL:RX_DFE_VS_CFG[8]">GTX_CHANNEL:RX_DFE_VS_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[13]">GTX_CHANNEL:DRP27[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[12]">GTX_CHANNEL:DRP7F[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[15]">GTX_CHANNEL:RX_DFE_KL_CFG2[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[13]">GTX_CHANNEL:DRP7F[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[16]">GTX_CHANNEL:RX_DFE_KL_CFG2[16]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[14]">GTX_CHANNEL:DRP27[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27" title="GTX_CHANNEL:DRP27[15]">GTX_CHANNEL:DRP27[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[14]">GTX_CHANNEL:DRP7F[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[17]">GTX_CHANNEL:RX_DFE_KL_CFG2[17]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F" title="GTX_CHANNEL:DRP7F[15]">GTX_CHANNEL:DRP7F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[0]">GTX_CHANNEL:DRP28[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[0]">GTX_CHANNEL:RX_DFE_XYD_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[1]">GTX_CHANNEL:DRP28[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[1]">GTX_CHANNEL:RX_DFE_XYD_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[0]">GTX_CHANNEL:DRP80[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[1]">GTX_CHANNEL:DRP80[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[2]">GTX_CHANNEL:DRP28[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[2]">GTX_CHANNEL:RX_DFE_XYD_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[3]">GTX_CHANNEL:DRP28[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[3]">GTX_CHANNEL:RX_DFE_XYD_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[2]">GTX_CHANNEL:DRP80[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[3]">GTX_CHANNEL:DRP80[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[4]">GTX_CHANNEL:DRP28[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[4]">GTX_CHANNEL:RX_DFE_XYD_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[5]">GTX_CHANNEL:DRP28[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[5]">GTX_CHANNEL:RX_DFE_XYD_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[4]">GTX_CHANNEL:DRP80[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[5]">GTX_CHANNEL:DRP80[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[6]">GTX_CHANNEL:DRP28[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[6]">GTX_CHANNEL:RX_DFE_XYD_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[7]">GTX_CHANNEL:DRP28[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[7]">GTX_CHANNEL:RX_DFE_XYD_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[6]">GTX_CHANNEL:DRP80[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[7]">GTX_CHANNEL:DRP80[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[8]">GTX_CHANNEL:DRP28[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[8]">GTX_CHANNEL:RX_DFE_XYD_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[9]">GTX_CHANNEL:DRP28[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[9]">GTX_CHANNEL:RX_DFE_XYD_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[8]">GTX_CHANNEL:DRP80[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[9]">GTX_CHANNEL:DRP80[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[10]">GTX_CHANNEL:DRP28[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[10]">GTX_CHANNEL:RX_DFE_XYD_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[11]">GTX_CHANNEL:DRP28[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[11]">GTX_CHANNEL:RX_DFE_XYD_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[10]">GTX_CHANNEL:DRP80[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[11]">GTX_CHANNEL:DRP80[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[12]">GTX_CHANNEL:DRP28[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG" title="GTX_CHANNEL:RX_DFE_XYD_CFG[12]">GTX_CHANNEL:RX_DFE_XYD_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[13]">GTX_CHANNEL:DRP28[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[12]">GTX_CHANNEL:DRP80[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[13]">GTX_CHANNEL:DRP80[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[14]">GTX_CHANNEL:DRP28[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28" title="GTX_CHANNEL:DRP28[15]">GTX_CHANNEL:DRP28[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[14]">GTX_CHANNEL:DRP80[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80" title="GTX_CHANNEL:DRP80[15]">GTX_CHANNEL:DRP80[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[0]">GTX_CHANNEL:DRP29[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[0]">GTX_CHANNEL:RX_DFE_LPM_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[1]">GTX_CHANNEL:DRP29[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[1]">GTX_CHANNEL:RX_DFE_LPM_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[0]">GTX_CHANNEL:DRP81[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[1]">GTX_CHANNEL:DRP81[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[2]">GTX_CHANNEL:DRP29[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[2]">GTX_CHANNEL:RX_DFE_LPM_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[3]">GTX_CHANNEL:DRP29[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[3]">GTX_CHANNEL:RX_DFE_LPM_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[2]">GTX_CHANNEL:DRP81[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[3]">GTX_CHANNEL:DRP81[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[4]">GTX_CHANNEL:DRP29[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[4]">GTX_CHANNEL:RX_DFE_LPM_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[5]">GTX_CHANNEL:DRP29[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[5]">GTX_CHANNEL:RX_DFE_LPM_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[4]">GTX_CHANNEL:DRP81[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[5]">GTX_CHANNEL:DRP81[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[6]">GTX_CHANNEL:DRP29[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[6]">GTX_CHANNEL:RX_DFE_LPM_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[7]">GTX_CHANNEL:DRP29[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[7]">GTX_CHANNEL:RX_DFE_LPM_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[6]">GTX_CHANNEL:DRP81[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[7]">GTX_CHANNEL:DRP81[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[8]">GTX_CHANNEL:DRP29[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[8]">GTX_CHANNEL:RX_DFE_LPM_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[9]">GTX_CHANNEL:DRP29[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[9]">GTX_CHANNEL:RX_DFE_LPM_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[8]">GTX_CHANNEL:DRP81[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[9]">GTX_CHANNEL:DRP81[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[10]">GTX_CHANNEL:DRP29[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[10]">GTX_CHANNEL:RX_DFE_LPM_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[11]">GTX_CHANNEL:DRP29[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[11]">GTX_CHANNEL:RX_DFE_LPM_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[10]">GTX_CHANNEL:DRP81[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[11]">GTX_CHANNEL:DRP81[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[12]">GTX_CHANNEL:DRP29[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[12]">GTX_CHANNEL:RX_DFE_LPM_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[13]">GTX_CHANNEL:DRP29[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[13]">GTX_CHANNEL:RX_DFE_LPM_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[12]">GTX_CHANNEL:DRP81[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[13]">GTX_CHANNEL:DRP81[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[14]">GTX_CHANNEL:DRP29[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[14]">GTX_CHANNEL:RX_DFE_LPM_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29" title="GTX_CHANNEL:DRP29[15]">GTX_CHANNEL:DRP29[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG" title="GTX_CHANNEL:RX_DFE_LPM_CFG[15]">GTX_CHANNEL:RX_DFE_LPM_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[14]">GTX_CHANNEL:DRP81[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81" title="GTX_CHANNEL:DRP81[15]">GTX_CHANNEL:DRP81[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[0]">GTX_CHANNEL:DRP2A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[0]">GTX_CHANNEL:RXLPM_HF_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[1]">GTX_CHANNEL:DRP2A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[1]">GTX_CHANNEL:RXLPM_HF_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[0]">GTX_CHANNEL:DRP82[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[0]">GTX_CHANNEL:PMA_RSV2[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[1]">GTX_CHANNEL:DRP82[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[1]">GTX_CHANNEL:PMA_RSV2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[2]">GTX_CHANNEL:DRP2A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[2]">GTX_CHANNEL:RXLPM_HF_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[3]">GTX_CHANNEL:DRP2A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[3]">GTX_CHANNEL:RXLPM_HF_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[2]">GTX_CHANNEL:DRP82[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[2]">GTX_CHANNEL:PMA_RSV2[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[3]">GTX_CHANNEL:DRP82[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[3]">GTX_CHANNEL:PMA_RSV2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[4]">GTX_CHANNEL:DRP2A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[4]">GTX_CHANNEL:RXLPM_HF_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[5]">GTX_CHANNEL:DRP2A[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[5]">GTX_CHANNEL:RXLPM_HF_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[4]">GTX_CHANNEL:DRP82[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[4]">GTX_CHANNEL:PMA_RSV2[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[5]">GTX_CHANNEL:DRP82[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[5]">GTX_CHANNEL:PMA_RSV2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[6]">GTX_CHANNEL:DRP2A[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[6]">GTX_CHANNEL:RXLPM_HF_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[7]">GTX_CHANNEL:DRP2A[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[7]">GTX_CHANNEL:RXLPM_HF_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[6]">GTX_CHANNEL:DRP82[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[6]">GTX_CHANNEL:PMA_RSV2[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[7]">GTX_CHANNEL:DRP82[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[7]">GTX_CHANNEL:PMA_RSV2[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[8]">GTX_CHANNEL:DRP2A[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[8]">GTX_CHANNEL:RXLPM_HF_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[9]">GTX_CHANNEL:DRP2A[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[9]">GTX_CHANNEL:RXLPM_HF_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[8]">GTX_CHANNEL:DRP82[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[8]">GTX_CHANNEL:PMA_RSV2[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[9]">GTX_CHANNEL:DRP82[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[9]">GTX_CHANNEL:PMA_RSV2[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[10]">GTX_CHANNEL:DRP2A[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[10]">GTX_CHANNEL:RXLPM_HF_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[11]">GTX_CHANNEL:DRP2A[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[11]">GTX_CHANNEL:RXLPM_HF_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[10]">GTX_CHANNEL:DRP82[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[10]">GTX_CHANNEL:PMA_RSV2[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[11]">GTX_CHANNEL:DRP82[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[11]">GTX_CHANNEL:PMA_RSV2[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[12]">GTX_CHANNEL:DRP2A[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[12]">GTX_CHANNEL:RXLPM_HF_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[13]">GTX_CHANNEL:DRP2A[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG" title="GTX_CHANNEL:RXLPM_HF_CFG[13]">GTX_CHANNEL:RXLPM_HF_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[12]">GTX_CHANNEL:DRP82[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[12]">GTX_CHANNEL:PMA_RSV2[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[13]">GTX_CHANNEL:DRP82[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[13]">GTX_CHANNEL:PMA_RSV2[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[14]">GTX_CHANNEL:DRP2A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A" title="GTX_CHANNEL:DRP2A[15]">GTX_CHANNEL:DRP2A[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[14]">GTX_CHANNEL:DRP82[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[14]">GTX_CHANNEL:PMA_RSV2[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82" title="GTX_CHANNEL:DRP82[15]">GTX_CHANNEL:DRP82[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2" title="GTX_CHANNEL:PMA_RSV2[15]">GTX_CHANNEL:PMA_RSV2[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[0]">GTX_CHANNEL:DRP2B[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[0]">GTX_CHANNEL:RXLPM_LF_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[1]">GTX_CHANNEL:DRP2B[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[1]">GTX_CHANNEL:RXLPM_LF_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[0]">GTX_CHANNEL:DRP83[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[1]">GTX_CHANNEL:DRP83[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[2]">GTX_CHANNEL:DRP2B[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[2]">GTX_CHANNEL:RXLPM_LF_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[3]">GTX_CHANNEL:DRP2B[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[3]">GTX_CHANNEL:RXLPM_LF_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[2]">GTX_CHANNEL:DRP83[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[3]">GTX_CHANNEL:DRP83[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[4]">GTX_CHANNEL:DRP2B[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[4]">GTX_CHANNEL:RXLPM_LF_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[5]">GTX_CHANNEL:DRP2B[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[5]">GTX_CHANNEL:RXLPM_LF_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[4]">GTX_CHANNEL:DRP83[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[5]">GTX_CHANNEL:DRP83[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[6]">GTX_CHANNEL:DRP2B[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[6]">GTX_CHANNEL:RXLPM_LF_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[7]">GTX_CHANNEL:DRP2B[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[7]">GTX_CHANNEL:RXLPM_LF_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[6]">GTX_CHANNEL:DRP83[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[7]">GTX_CHANNEL:DRP83[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[18]">GTX_CHANNEL:RX_DFE_KL_CFG2[18]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[8]">GTX_CHANNEL:DRP2B[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[8]">GTX_CHANNEL:RXLPM_LF_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[9]">GTX_CHANNEL:DRP2B[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[9]">GTX_CHANNEL:RXLPM_LF_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[8]">GTX_CHANNEL:DRP83[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[19]">GTX_CHANNEL:RX_DFE_KL_CFG2[19]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[9]">GTX_CHANNEL:DRP83[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[20]">GTX_CHANNEL:RX_DFE_KL_CFG2[20]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[10]">GTX_CHANNEL:DRP2B[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[10]">GTX_CHANNEL:RXLPM_LF_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[11]">GTX_CHANNEL:DRP2B[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[11]">GTX_CHANNEL:RXLPM_LF_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[10]">GTX_CHANNEL:DRP83[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[21]">GTX_CHANNEL:RX_DFE_KL_CFG2[21]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[11]">GTX_CHANNEL:DRP83[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[22]">GTX_CHANNEL:RX_DFE_KL_CFG2[22]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[12]">GTX_CHANNEL:DRP2B[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[12]">GTX_CHANNEL:RXLPM_LF_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[13]">GTX_CHANNEL:DRP2B[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG" title="GTX_CHANNEL:RXLPM_LF_CFG[13]">GTX_CHANNEL:RXLPM_LF_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[12]">GTX_CHANNEL:DRP83[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[23]">GTX_CHANNEL:RX_DFE_KL_CFG2[23]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[13]">GTX_CHANNEL:DRP83[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[24]">GTX_CHANNEL:RX_DFE_KL_CFG2[24]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[14]">GTX_CHANNEL:DRP2B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B" title="GTX_CHANNEL:DRP2B[15]">GTX_CHANNEL:DRP2B[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[14]">GTX_CHANNEL:DRP83[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[25]">GTX_CHANNEL:RX_DFE_KL_CFG2[25]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83" title="GTX_CHANNEL:DRP83[15]">GTX_CHANNEL:DRP83[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[26]">GTX_CHANNEL:RX_DFE_KL_CFG2[26]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[0]">GTX_CHANNEL:DRP2C[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[0]">GTX_CHANNEL:ES_QUALIFIER[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[1]">GTX_CHANNEL:DRP2C[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[1]">GTX_CHANNEL:ES_QUALIFIER[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[0]">GTX_CHANNEL:DRP84[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[0]">GTX_CHANNEL:PMA_POWER_SAVE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[1]">GTX_CHANNEL:DRP84[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[1]">GTX_CHANNEL:PMA_POWER_SAVE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[2]">GTX_CHANNEL:DRP2C[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[2]">GTX_CHANNEL:ES_QUALIFIER[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[3]">GTX_CHANNEL:DRP2C[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[3]">GTX_CHANNEL:ES_QUALIFIER[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[2]">GTX_CHANNEL:DRP84[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[2]">GTX_CHANNEL:PMA_POWER_SAVE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[3]">GTX_CHANNEL:DRP84[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[3]">GTX_CHANNEL:PMA_POWER_SAVE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[4]">GTX_CHANNEL:DRP2C[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[4]">GTX_CHANNEL:ES_QUALIFIER[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[5]">GTX_CHANNEL:DRP2C[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[5]">GTX_CHANNEL:ES_QUALIFIER[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[4]">GTX_CHANNEL:DRP84[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[4]">GTX_CHANNEL:PMA_POWER_SAVE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[5]">GTX_CHANNEL:DRP84[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[5]">GTX_CHANNEL:PMA_POWER_SAVE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[6]">GTX_CHANNEL:DRP2C[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[6]">GTX_CHANNEL:ES_QUALIFIER[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[7]">GTX_CHANNEL:DRP2C[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[7]">GTX_CHANNEL:ES_QUALIFIER[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[6]">GTX_CHANNEL:DRP84[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[6]">GTX_CHANNEL:PMA_POWER_SAVE[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[7]">GTX_CHANNEL:DRP84[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[7]">GTX_CHANNEL:PMA_POWER_SAVE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[8]">GTX_CHANNEL:DRP2C[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[8]">GTX_CHANNEL:ES_QUALIFIER[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[9]">GTX_CHANNEL:DRP2C[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[9]">GTX_CHANNEL:ES_QUALIFIER[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[8]">GTX_CHANNEL:DRP84[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[8]">GTX_CHANNEL:PMA_POWER_SAVE[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[9]">GTX_CHANNEL:DRP84[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE" title="GTX_CHANNEL:PMA_POWER_SAVE[9]">GTX_CHANNEL:PMA_POWER_SAVE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[10]">GTX_CHANNEL:DRP2C[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[10]">GTX_CHANNEL:ES_QUALIFIER[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[11]">GTX_CHANNEL:DRP2C[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[11]">GTX_CHANNEL:ES_QUALIFIER[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[10]">GTX_CHANNEL:DRP84[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[11]">GTX_CHANNEL:DRP84[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[12]">GTX_CHANNEL:DRP2C[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[12]">GTX_CHANNEL:ES_QUALIFIER[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[13]">GTX_CHANNEL:DRP2C[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[13]">GTX_CHANNEL:ES_QUALIFIER[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[12]">GTX_CHANNEL:DRP84[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[13]">GTX_CHANNEL:DRP84[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[14]">GTX_CHANNEL:DRP2C[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[14]">GTX_CHANNEL:ES_QUALIFIER[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C" title="GTX_CHANNEL:DRP2C[15]">GTX_CHANNEL:DRP2C[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[15]">GTX_CHANNEL:ES_QUALIFIER[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[14]">GTX_CHANNEL:DRP84[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84" title="GTX_CHANNEL:DRP84[15]">GTX_CHANNEL:DRP84[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[0]">GTX_CHANNEL:DRP2D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[16]">GTX_CHANNEL:ES_QUALIFIER[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[1]">GTX_CHANNEL:DRP2D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[17]">GTX_CHANNEL:ES_QUALIFIER[17]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[0]">GTX_CHANNEL:AMONITOR_CFG[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[0]">GTX_CHANNEL:DRP85[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[1]">GTX_CHANNEL:AMONITOR_CFG[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[1]">GTX_CHANNEL:DRP85[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[2]">GTX_CHANNEL:DRP2D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[18]">GTX_CHANNEL:ES_QUALIFIER[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[3]">GTX_CHANNEL:DRP2D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[19]">GTX_CHANNEL:ES_QUALIFIER[19]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[2]">GTX_CHANNEL:AMONITOR_CFG[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[2]">GTX_CHANNEL:DRP85[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[3]">GTX_CHANNEL:AMONITOR_CFG[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[3]">GTX_CHANNEL:DRP85[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[4]">GTX_CHANNEL:DRP2D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[20]">GTX_CHANNEL:ES_QUALIFIER[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[5]">GTX_CHANNEL:DRP2D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[21]">GTX_CHANNEL:ES_QUALIFIER[21]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[4]">GTX_CHANNEL:AMONITOR_CFG[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[4]">GTX_CHANNEL:DRP85[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[5]">GTX_CHANNEL:AMONITOR_CFG[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[5]">GTX_CHANNEL:DRP85[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[6]">GTX_CHANNEL:DRP2D[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[22]">GTX_CHANNEL:ES_QUALIFIER[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[7]">GTX_CHANNEL:DRP2D[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[23]">GTX_CHANNEL:ES_QUALIFIER[23]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[6]">GTX_CHANNEL:AMONITOR_CFG[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[6]">GTX_CHANNEL:DRP85[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[7]">GTX_CHANNEL:AMONITOR_CFG[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[7]">GTX_CHANNEL:DRP85[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[8]">GTX_CHANNEL:DRP2D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[24]">GTX_CHANNEL:ES_QUALIFIER[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[9]">GTX_CHANNEL:DRP2D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[25]">GTX_CHANNEL:ES_QUALIFIER[25]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[8]">GTX_CHANNEL:AMONITOR_CFG[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[8]">GTX_CHANNEL:DRP85[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[9]">GTX_CHANNEL:AMONITOR_CFG[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[9]">GTX_CHANNEL:DRP85[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[10]">GTX_CHANNEL:DRP2D[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[26]">GTX_CHANNEL:ES_QUALIFIER[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[11]">GTX_CHANNEL:DRP2D[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[27]">GTX_CHANNEL:ES_QUALIFIER[27]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[10]">GTX_CHANNEL:AMONITOR_CFG[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[10]">GTX_CHANNEL:DRP85[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[11]">GTX_CHANNEL:AMONITOR_CFG[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[11]">GTX_CHANNEL:DRP85[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[12]">GTX_CHANNEL:DRP2D[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[28]">GTX_CHANNEL:ES_QUALIFIER[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[13]">GTX_CHANNEL:DRP2D[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[29]">GTX_CHANNEL:ES_QUALIFIER[29]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[12]">GTX_CHANNEL:AMONITOR_CFG[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[12]">GTX_CHANNEL:DRP85[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[13]">GTX_CHANNEL:AMONITOR_CFG[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[13]">GTX_CHANNEL:DRP85[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[14]">GTX_CHANNEL:DRP2D[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[30]">GTX_CHANNEL:ES_QUALIFIER[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D" title="GTX_CHANNEL:DRP2D[15]">GTX_CHANNEL:DRP2D[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[31]">GTX_CHANNEL:ES_QUALIFIER[31]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[14]">GTX_CHANNEL:AMONITOR_CFG[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[14]">GTX_CHANNEL:DRP85[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG" title="GTX_CHANNEL:AMONITOR_CFG[15]">GTX_CHANNEL:AMONITOR_CFG[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85" title="GTX_CHANNEL:DRP85[15]">GTX_CHANNEL:DRP85[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[0]">GTX_CHANNEL:DRP2E[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[32]">GTX_CHANNEL:ES_QUALIFIER[32]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[1]">GTX_CHANNEL:DRP2E[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[33]">GTX_CHANNEL:ES_QUALIFIER[33]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[0]">GTX_CHANNEL:DMONITOR_CFG[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[0]">GTX_CHANNEL:DRP86[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[1]">GTX_CHANNEL:DMONITOR_CFG[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[1]">GTX_CHANNEL:DRP86[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[2]">GTX_CHANNEL:DRP2E[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[34]">GTX_CHANNEL:ES_QUALIFIER[34]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[3]">GTX_CHANNEL:DRP2E[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[35]">GTX_CHANNEL:ES_QUALIFIER[35]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[2]">GTX_CHANNEL:DMONITOR_CFG[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[2]">GTX_CHANNEL:DRP86[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[3]">GTX_CHANNEL:DMONITOR_CFG[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[3]">GTX_CHANNEL:DRP86[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[4]">GTX_CHANNEL:DRP2E[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[36]">GTX_CHANNEL:ES_QUALIFIER[36]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[5]">GTX_CHANNEL:DRP2E[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[37]">GTX_CHANNEL:ES_QUALIFIER[37]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[4]">GTX_CHANNEL:DMONITOR_CFG[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[4]">GTX_CHANNEL:DRP86[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[5]">GTX_CHANNEL:DMONITOR_CFG[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[5]">GTX_CHANNEL:DRP86[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[6]">GTX_CHANNEL:DRP2E[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[38]">GTX_CHANNEL:ES_QUALIFIER[38]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[7]">GTX_CHANNEL:DRP2E[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[39]">GTX_CHANNEL:ES_QUALIFIER[39]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[6]">GTX_CHANNEL:DMONITOR_CFG[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[6]">GTX_CHANNEL:DRP86[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[7]">GTX_CHANNEL:DMONITOR_CFG[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[7]">GTX_CHANNEL:DRP86[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[8]">GTX_CHANNEL:DRP2E[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[40]">GTX_CHANNEL:ES_QUALIFIER[40]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[9]">GTX_CHANNEL:DRP2E[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[41]">GTX_CHANNEL:ES_QUALIFIER[41]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[8]">GTX_CHANNEL:DMONITOR_CFG[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[8]">GTX_CHANNEL:DRP86[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[9]">GTX_CHANNEL:DMONITOR_CFG[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[9]">GTX_CHANNEL:DRP86[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[10]">GTX_CHANNEL:DRP2E[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[42]">GTX_CHANNEL:ES_QUALIFIER[42]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[11]">GTX_CHANNEL:DRP2E[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[43]">GTX_CHANNEL:ES_QUALIFIER[43]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[10]">GTX_CHANNEL:DMONITOR_CFG[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[10]">GTX_CHANNEL:DRP86[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[11]">GTX_CHANNEL:DMONITOR_CFG[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[11]">GTX_CHANNEL:DRP86[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[12]">GTX_CHANNEL:DRP2E[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[44]">GTX_CHANNEL:ES_QUALIFIER[44]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[13]">GTX_CHANNEL:DRP2E[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[45]">GTX_CHANNEL:ES_QUALIFIER[45]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[12]">GTX_CHANNEL:DMONITOR_CFG[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[12]">GTX_CHANNEL:DRP86[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[13]">GTX_CHANNEL:DMONITOR_CFG[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[13]">GTX_CHANNEL:DRP86[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[14]">GTX_CHANNEL:DRP2E[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[46]">GTX_CHANNEL:ES_QUALIFIER[46]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E" title="GTX_CHANNEL:DRP2E[15]">GTX_CHANNEL:DRP2E[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[47]">GTX_CHANNEL:ES_QUALIFIER[47]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[14]">GTX_CHANNEL:DMONITOR_CFG[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[14]">GTX_CHANNEL:DRP86[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[15]">GTX_CHANNEL:DMONITOR_CFG[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86" title="GTX_CHANNEL:DRP86[15]">GTX_CHANNEL:DRP86[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[0]">GTX_CHANNEL:DRP2F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[48]">GTX_CHANNEL:ES_QUALIFIER[48]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[1]">GTX_CHANNEL:DRP2F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[49]">GTX_CHANNEL:ES_QUALIFIER[49]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[16]">GTX_CHANNEL:DMONITOR_CFG[16]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[0]">GTX_CHANNEL:DRP87[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[17]">GTX_CHANNEL:DMONITOR_CFG[17]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[1]">GTX_CHANNEL:DRP87[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[2]">GTX_CHANNEL:DRP2F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[50]">GTX_CHANNEL:ES_QUALIFIER[50]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[3]">GTX_CHANNEL:DRP2F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[51]">GTX_CHANNEL:ES_QUALIFIER[51]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[18]">GTX_CHANNEL:DMONITOR_CFG[18]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[2]">GTX_CHANNEL:DRP87[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[19]">GTX_CHANNEL:DMONITOR_CFG[19]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[3]">GTX_CHANNEL:DRP87[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[4]">GTX_CHANNEL:DRP2F[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[52]">GTX_CHANNEL:ES_QUALIFIER[52]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[5]">GTX_CHANNEL:DRP2F[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[53]">GTX_CHANNEL:ES_QUALIFIER[53]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[20]">GTX_CHANNEL:DMONITOR_CFG[20]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[4]">GTX_CHANNEL:DRP87[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[21]">GTX_CHANNEL:DMONITOR_CFG[21]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[5]">GTX_CHANNEL:DRP87[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[6]">GTX_CHANNEL:DRP2F[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[54]">GTX_CHANNEL:ES_QUALIFIER[54]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[7]">GTX_CHANNEL:DRP2F[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[55]">GTX_CHANNEL:ES_QUALIFIER[55]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[22]">GTX_CHANNEL:DMONITOR_CFG[22]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[6]">GTX_CHANNEL:DRP87[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG" title="GTX_CHANNEL:DMONITOR_CFG[23]">GTX_CHANNEL:DMONITOR_CFG[23]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[7]">GTX_CHANNEL:DRP87[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[8]">GTX_CHANNEL:DRP2F[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[56]">GTX_CHANNEL:ES_QUALIFIER[56]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[9]">GTX_CHANNEL:DRP2F[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[57]">GTX_CHANNEL:ES_QUALIFIER[57]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[8]">GTX_CHANNEL:DRP87[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[9]">GTX_CHANNEL:DRP87[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[10]">GTX_CHANNEL:DRP2F[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[58]">GTX_CHANNEL:ES_QUALIFIER[58]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[11]">GTX_CHANNEL:DRP2F[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[59]">GTX_CHANNEL:ES_QUALIFIER[59]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[10]">GTX_CHANNEL:DRP87[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[11]">GTX_CHANNEL:DRP87[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[12]">GTX_CHANNEL:DRP2F[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[60]">GTX_CHANNEL:ES_QUALIFIER[60]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[13]">GTX_CHANNEL:DRP2F[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[61]">GTX_CHANNEL:ES_QUALIFIER[61]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[12]">GTX_CHANNEL:DRP87[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[13]">GTX_CHANNEL:DRP87[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[14]">GTX_CHANNEL:DRP2F[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[62]">GTX_CHANNEL:ES_QUALIFIER[62]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F" title="GTX_CHANNEL:DRP2F[15]">GTX_CHANNEL:DRP2F[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[63]">GTX_CHANNEL:ES_QUALIFIER[63]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[14]">GTX_CHANNEL:DRP87[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87" title="GTX_CHANNEL:DRP87[15]">GTX_CHANNEL:DRP87[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[0]">GTX_CHANNEL:DRP30[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[64]">GTX_CHANNEL:ES_QUALIFIER[64]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[1]">GTX_CHANNEL:DRP30[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[65]">GTX_CHANNEL:ES_QUALIFIER[65]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[0]">GTX_CHANNEL:DRP88[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOUT_DIV" title="GTX_CHANNEL:RXOUT_DIV[0]">GTX_CHANNEL:RXOUT_DIV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[1]">GTX_CHANNEL:DRP88[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOUT_DIV" title="GTX_CHANNEL:RXOUT_DIV[1]">GTX_CHANNEL:RXOUT_DIV[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[2]">GTX_CHANNEL:DRP30[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[66]">GTX_CHANNEL:ES_QUALIFIER[66]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[3]">GTX_CHANNEL:DRP30[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[67]">GTX_CHANNEL:ES_QUALIFIER[67]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[2]">GTX_CHANNEL:DRP88[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOUT_DIV" title="GTX_CHANNEL:RXOUT_DIV[2]">GTX_CHANNEL:RXOUT_DIV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[3]">GTX_CHANNEL:DRP88[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSIPO_DIV_45" title="GTX_CHANNEL:RXSIPO_DIV_45">GTX_CHANNEL:RXSIPO_DIV_45</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[4]">GTX_CHANNEL:DRP30[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[68]">GTX_CHANNEL:ES_QUALIFIER[68]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[5]">GTX_CHANNEL:DRP30[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[69]">GTX_CHANNEL:ES_QUALIFIER[69]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[4]">GTX_CHANNEL:DRP88[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUT_DIV" title="GTX_CHANNEL:TXOUT_DIV[0]">GTX_CHANNEL:TXOUT_DIV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[5]">GTX_CHANNEL:DRP88[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUT_DIV" title="GTX_CHANNEL:TXOUT_DIV[1]">GTX_CHANNEL:TXOUT_DIV[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[6]">GTX_CHANNEL:DRP30[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[70]">GTX_CHANNEL:ES_QUALIFIER[70]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[7]">GTX_CHANNEL:DRP30[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[71]">GTX_CHANNEL:ES_QUALIFIER[71]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[6]">GTX_CHANNEL:DRP88[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUT_DIV" title="GTX_CHANNEL:TXOUT_DIV[2]">GTX_CHANNEL:TXOUT_DIV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[7]">GTX_CHANNEL:DRP88[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[8]">GTX_CHANNEL:DRP30[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[72]">GTX_CHANNEL:ES_QUALIFIER[72]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[9]">GTX_CHANNEL:DRP30[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[73]">GTX_CHANNEL:ES_QUALIFIER[73]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[8]">GTX_CHANNEL:DRP88[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[9]">GTX_CHANNEL:DRP88[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[10]">GTX_CHANNEL:DRP30[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[74]">GTX_CHANNEL:ES_QUALIFIER[74]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[11]">GTX_CHANNEL:DRP30[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[75]">GTX_CHANNEL:ES_QUALIFIER[75]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[10]">GTX_CHANNEL:DRP88[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[11]">GTX_CHANNEL:DRP88[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[12]">GTX_CHANNEL:DRP30[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[76]">GTX_CHANNEL:ES_QUALIFIER[76]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[13]">GTX_CHANNEL:DRP30[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[77]">GTX_CHANNEL:ES_QUALIFIER[77]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[12]">GTX_CHANNEL:DRP88[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[13]">GTX_CHANNEL:DRP88[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[14]">GTX_CHANNEL:DRP30[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[78]">GTX_CHANNEL:ES_QUALIFIER[78]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30" title="GTX_CHANNEL:DRP30[15]">GTX_CHANNEL:DRP30[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER" title="GTX_CHANNEL:ES_QUALIFIER[79]">GTX_CHANNEL:ES_QUALIFIER[79]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[14]">GTX_CHANNEL:DRP88[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88" title="GTX_CHANNEL:DRP88[15]">GTX_CHANNEL:DRP88[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[0]">GTX_CHANNEL:DRP31[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[0]">GTX_CHANNEL:ES_QUAL_MASK[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[1]">GTX_CHANNEL:DRP31[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[1]">GTX_CHANNEL:ES_QUAL_MASK[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[0]">GTX_CHANNEL:DRP89[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[1]">GTX_CHANNEL:DRP89[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[2]">GTX_CHANNEL:DRP31[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[2]">GTX_CHANNEL:ES_QUAL_MASK[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[3]">GTX_CHANNEL:DRP31[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[3]">GTX_CHANNEL:ES_QUAL_MASK[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[2]">GTX_CHANNEL:DRP89[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[3]">GTX_CHANNEL:DRP89[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[4]">GTX_CHANNEL:DRP31[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[4]">GTX_CHANNEL:ES_QUAL_MASK[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[5]">GTX_CHANNEL:DRP31[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[5]">GTX_CHANNEL:ES_QUAL_MASK[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[4]">GTX_CHANNEL:DRP89[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[5]">GTX_CHANNEL:DRP89[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[6]">GTX_CHANNEL:DRP31[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[6]">GTX_CHANNEL:ES_QUAL_MASK[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[7]">GTX_CHANNEL:DRP31[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[7]">GTX_CHANNEL:ES_QUAL_MASK[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[6]">GTX_CHANNEL:DRP89[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[7]">GTX_CHANNEL:DRP89[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[8]">GTX_CHANNEL:DRP31[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[8]">GTX_CHANNEL:ES_QUAL_MASK[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[9]">GTX_CHANNEL:DRP31[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[9]">GTX_CHANNEL:ES_QUAL_MASK[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[8]">GTX_CHANNEL:DRP89[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[9]">GTX_CHANNEL:DRP89[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[10]">GTX_CHANNEL:DRP31[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[10]">GTX_CHANNEL:ES_QUAL_MASK[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[11]">GTX_CHANNEL:DRP31[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[11]">GTX_CHANNEL:ES_QUAL_MASK[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[10]">GTX_CHANNEL:DRP89[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[11]">GTX_CHANNEL:DRP89[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[12]">GTX_CHANNEL:DRP31[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[12]">GTX_CHANNEL:ES_QUAL_MASK[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[13]">GTX_CHANNEL:DRP31[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[13]">GTX_CHANNEL:ES_QUAL_MASK[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[12]">GTX_CHANNEL:DRP89[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[13]">GTX_CHANNEL:DRP89[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[14]">GTX_CHANNEL:DRP31[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[14]">GTX_CHANNEL:ES_QUAL_MASK[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31" title="GTX_CHANNEL:DRP31[15]">GTX_CHANNEL:DRP31[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[15]">GTX_CHANNEL:ES_QUAL_MASK[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[14]">GTX_CHANNEL:DRP89[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89" title="GTX_CHANNEL:DRP89[15]">GTX_CHANNEL:DRP89[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[0]">GTX_CHANNEL:DRP32[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[16]">GTX_CHANNEL:ES_QUAL_MASK[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[1]">GTX_CHANNEL:DRP32[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[17]">GTX_CHANNEL:ES_QUAL_MASK[17]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[0]">GTX_CHANNEL:DRP8A[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[1]">GTX_CHANNEL:DRP8A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[2]">GTX_CHANNEL:DRP32[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[18]">GTX_CHANNEL:ES_QUAL_MASK[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[3]">GTX_CHANNEL:DRP32[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[19]">GTX_CHANNEL:ES_QUAL_MASK[19]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[2]">GTX_CHANNEL:DRP8A[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[3]">GTX_CHANNEL:DRP8A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[4]">GTX_CHANNEL:DRP32[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[20]">GTX_CHANNEL:ES_QUAL_MASK[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[5]">GTX_CHANNEL:DRP32[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[21]">GTX_CHANNEL:ES_QUAL_MASK[21]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[4]">GTX_CHANNEL:DRP8A[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[5]">GTX_CHANNEL:DRP8A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[6]">GTX_CHANNEL:DRP32[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[22]">GTX_CHANNEL:ES_QUAL_MASK[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[7]">GTX_CHANNEL:DRP32[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[23]">GTX_CHANNEL:ES_QUAL_MASK[23]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[6]">GTX_CHANNEL:DRP8A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[7]">GTX_CHANNEL:DRP8A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[8]">GTX_CHANNEL:DRP32[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[24]">GTX_CHANNEL:ES_QUAL_MASK[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[9]">GTX_CHANNEL:DRP32[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[25]">GTX_CHANNEL:ES_QUAL_MASK[25]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[8]">GTX_CHANNEL:DRP8A[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[9]">GTX_CHANNEL:DRP8A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[10]">GTX_CHANNEL:DRP32[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[26]">GTX_CHANNEL:ES_QUAL_MASK[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[11]">GTX_CHANNEL:DRP32[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[27]">GTX_CHANNEL:ES_QUAL_MASK[27]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[10]">GTX_CHANNEL:DRP8A[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[11]">GTX_CHANNEL:DRP8A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[12]">GTX_CHANNEL:DRP32[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[28]">GTX_CHANNEL:ES_QUAL_MASK[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[13]">GTX_CHANNEL:DRP32[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[29]">GTX_CHANNEL:ES_QUAL_MASK[29]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[12]">GTX_CHANNEL:DRP8A[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[13]">GTX_CHANNEL:DRP8A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[14]">GTX_CHANNEL:DRP32[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[30]">GTX_CHANNEL:ES_QUAL_MASK[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32" title="GTX_CHANNEL:DRP32[15]">GTX_CHANNEL:DRP32[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[31]">GTX_CHANNEL:ES_QUAL_MASK[31]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[14]">GTX_CHANNEL:DRP8A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A" title="GTX_CHANNEL:DRP8A[15]">GTX_CHANNEL:DRP8A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[0]">GTX_CHANNEL:DRP33[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[32]">GTX_CHANNEL:ES_QUAL_MASK[32]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[1]">GTX_CHANNEL:DRP33[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[33]">GTX_CHANNEL:ES_QUAL_MASK[33]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[0]">GTX_CHANNEL:DRP8B[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[1]">GTX_CHANNEL:DRP8B[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[2]">GTX_CHANNEL:DRP33[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[34]">GTX_CHANNEL:ES_QUAL_MASK[34]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[3]">GTX_CHANNEL:DRP33[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[35]">GTX_CHANNEL:ES_QUAL_MASK[35]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[2]">GTX_CHANNEL:DRP8B[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[3]">GTX_CHANNEL:DRP8B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[4]">GTX_CHANNEL:DRP33[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[36]">GTX_CHANNEL:ES_QUAL_MASK[36]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[5]">GTX_CHANNEL:DRP33[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[37]">GTX_CHANNEL:ES_QUAL_MASK[37]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[4]">GTX_CHANNEL:DRP8B[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[5]">GTX_CHANNEL:DRP8B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[6]">GTX_CHANNEL:DRP33[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[38]">GTX_CHANNEL:ES_QUAL_MASK[38]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[7]">GTX_CHANNEL:DRP33[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[39]">GTX_CHANNEL:ES_QUAL_MASK[39]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[6]">GTX_CHANNEL:DRP8B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[7]">GTX_CHANNEL:DRP8B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[8]">GTX_CHANNEL:DRP33[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[40]">GTX_CHANNEL:ES_QUAL_MASK[40]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[9]">GTX_CHANNEL:DRP33[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[41]">GTX_CHANNEL:ES_QUAL_MASK[41]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[8]">GTX_CHANNEL:DRP8B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[9]">GTX_CHANNEL:DRP8B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[10]">GTX_CHANNEL:DRP33[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[42]">GTX_CHANNEL:ES_QUAL_MASK[42]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[11]">GTX_CHANNEL:DRP33[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[43]">GTX_CHANNEL:ES_QUAL_MASK[43]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[10]">GTX_CHANNEL:DRP8B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[11]">GTX_CHANNEL:DRP8B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[12]">GTX_CHANNEL:DRP33[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[44]">GTX_CHANNEL:ES_QUAL_MASK[44]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[13]">GTX_CHANNEL:DRP33[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[45]">GTX_CHANNEL:ES_QUAL_MASK[45]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[12]">GTX_CHANNEL:DRP8B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[13]">GTX_CHANNEL:DRP8B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[14]">GTX_CHANNEL:DRP33[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[46]">GTX_CHANNEL:ES_QUAL_MASK[46]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33" title="GTX_CHANNEL:DRP33[15]">GTX_CHANNEL:DRP33[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[47]">GTX_CHANNEL:ES_QUAL_MASK[47]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[14]">GTX_CHANNEL:DRP8B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B" title="GTX_CHANNEL:DRP8B[15]">GTX_CHANNEL:DRP8B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[0]">GTX_CHANNEL:DRP34[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[48]">GTX_CHANNEL:ES_QUAL_MASK[48]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[1]">GTX_CHANNEL:DRP34[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[49]">GTX_CHANNEL:ES_QUAL_MASK[49]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[0]">GTX_CHANNEL:DRP8C[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[1]">GTX_CHANNEL:DRP8C[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[2]">GTX_CHANNEL:DRP34[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[50]">GTX_CHANNEL:ES_QUAL_MASK[50]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[3]">GTX_CHANNEL:DRP34[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[51]">GTX_CHANNEL:ES_QUAL_MASK[51]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[2]">GTX_CHANNEL:DRP8C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[3]">GTX_CHANNEL:DRP8C[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[27]">GTX_CHANNEL:RX_DFE_KL_CFG2[27]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[4]">GTX_CHANNEL:DRP34[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[52]">GTX_CHANNEL:ES_QUAL_MASK[52]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[5]">GTX_CHANNEL:DRP34[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[53]">GTX_CHANNEL:ES_QUAL_MASK[53]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[4]">GTX_CHANNEL:DRP8C[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[28]">GTX_CHANNEL:RX_DFE_KL_CFG2[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[5]">GTX_CHANNEL:DRP8C[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[29]">GTX_CHANNEL:RX_DFE_KL_CFG2[29]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[6]">GTX_CHANNEL:DRP34[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[54]">GTX_CHANNEL:ES_QUAL_MASK[54]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[7]">GTX_CHANNEL:DRP34[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[55]">GTX_CHANNEL:ES_QUAL_MASK[55]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[6]">GTX_CHANNEL:DRP8C[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[30]">GTX_CHANNEL:RX_DFE_KL_CFG2[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[7]">GTX_CHANNEL:DRP8C[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2" title="GTX_CHANNEL:RX_DFE_KL_CFG2[31]">GTX_CHANNEL:RX_DFE_KL_CFG2[31]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[8]">GTX_CHANNEL:DRP34[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[56]">GTX_CHANNEL:ES_QUAL_MASK[56]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[9]">GTX_CHANNEL:DRP34[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[57]">GTX_CHANNEL:ES_QUAL_MASK[57]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[8]">GTX_CHANNEL:DRP8C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[9]">GTX_CHANNEL:DRP8C[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[10]">GTX_CHANNEL:DRP34[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[58]">GTX_CHANNEL:ES_QUAL_MASK[58]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[11]">GTX_CHANNEL:DRP34[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[59]">GTX_CHANNEL:ES_QUAL_MASK[59]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[10]">GTX_CHANNEL:DRP8C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[11]">GTX_CHANNEL:DRP8C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[12]">GTX_CHANNEL:DRP34[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[60]">GTX_CHANNEL:ES_QUAL_MASK[60]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[13]">GTX_CHANNEL:DRP34[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[61]">GTX_CHANNEL:ES_QUAL_MASK[61]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[12]">GTX_CHANNEL:DRP8C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[13]">GTX_CHANNEL:DRP8C[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[14]">GTX_CHANNEL:DRP34[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[62]">GTX_CHANNEL:ES_QUAL_MASK[62]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34" title="GTX_CHANNEL:DRP34[15]">GTX_CHANNEL:DRP34[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[63]">GTX_CHANNEL:ES_QUAL_MASK[63]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[14]">GTX_CHANNEL:DRP8C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C" title="GTX_CHANNEL:DRP8C[15]">GTX_CHANNEL:DRP8C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[0]">GTX_CHANNEL:DRP35[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[64]">GTX_CHANNEL:ES_QUAL_MASK[64]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[1]">GTX_CHANNEL:DRP35[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[65]">GTX_CHANNEL:ES_QUAL_MASK[65]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[0]">GTX_CHANNEL:DRP8D[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[1]">GTX_CHANNEL:DRP8D[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[2]">GTX_CHANNEL:DRP35[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[66]">GTX_CHANNEL:ES_QUAL_MASK[66]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[3]">GTX_CHANNEL:DRP35[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[67]">GTX_CHANNEL:ES_QUAL_MASK[67]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[2]">GTX_CHANNEL:DRP8D[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[3]">GTX_CHANNEL:DRP8D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[4]">GTX_CHANNEL:DRP35[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[68]">GTX_CHANNEL:ES_QUAL_MASK[68]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[5]">GTX_CHANNEL:DRP35[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[69]">GTX_CHANNEL:ES_QUAL_MASK[69]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[4]">GTX_CHANNEL:DRP8D[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[5]">GTX_CHANNEL:DRP8D[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[6]">GTX_CHANNEL:DRP35[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[70]">GTX_CHANNEL:ES_QUAL_MASK[70]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[7]">GTX_CHANNEL:DRP35[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[71]">GTX_CHANNEL:ES_QUAL_MASK[71]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[6]">GTX_CHANNEL:DRP8D[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[7]">GTX_CHANNEL:DRP8D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[8]">GTX_CHANNEL:DRP35[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[72]">GTX_CHANNEL:ES_QUAL_MASK[72]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[9]">GTX_CHANNEL:DRP35[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[73]">GTX_CHANNEL:ES_QUAL_MASK[73]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[8]">GTX_CHANNEL:DRP8D[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[9]">GTX_CHANNEL:DRP8D[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[10]">GTX_CHANNEL:DRP35[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[74]">GTX_CHANNEL:ES_QUAL_MASK[74]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[11]">GTX_CHANNEL:DRP35[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[75]">GTX_CHANNEL:ES_QUAL_MASK[75]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[10]">GTX_CHANNEL:DRP8D[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[11]">GTX_CHANNEL:DRP8D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[12]">GTX_CHANNEL:DRP35[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[76]">GTX_CHANNEL:ES_QUAL_MASK[76]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[13]">GTX_CHANNEL:DRP35[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[77]">GTX_CHANNEL:ES_QUAL_MASK[77]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[12]">GTX_CHANNEL:DRP8D[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[13]">GTX_CHANNEL:DRP8D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[14]">GTX_CHANNEL:DRP35[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[78]">GTX_CHANNEL:ES_QUAL_MASK[78]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35" title="GTX_CHANNEL:DRP35[15]">GTX_CHANNEL:DRP35[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK" title="GTX_CHANNEL:ES_QUAL_MASK[79]">GTX_CHANNEL:ES_QUAL_MASK[79]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[14]">GTX_CHANNEL:DRP8D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D" title="GTX_CHANNEL:DRP8D[15]">GTX_CHANNEL:DRP8D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[0]">GTX_CHANNEL:DRP36[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[0]">GTX_CHANNEL:ES_SDATA_MASK[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[1]">GTX_CHANNEL:DRP36[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[1]">GTX_CHANNEL:ES_SDATA_MASK[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[0]">GTX_CHANNEL:DRP8E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[1]">GTX_CHANNEL:DRP8E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[2]">GTX_CHANNEL:DRP36[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[2]">GTX_CHANNEL:ES_SDATA_MASK[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[3]">GTX_CHANNEL:DRP36[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[3]">GTX_CHANNEL:ES_SDATA_MASK[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[2]">GTX_CHANNEL:DRP8E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[3]">GTX_CHANNEL:DRP8E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[4]">GTX_CHANNEL:DRP36[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[4]">GTX_CHANNEL:ES_SDATA_MASK[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[5]">GTX_CHANNEL:DRP36[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[5]">GTX_CHANNEL:ES_SDATA_MASK[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[4]">GTX_CHANNEL:DRP8E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[5]">GTX_CHANNEL:DRP8E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[6]">GTX_CHANNEL:DRP36[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[6]">GTX_CHANNEL:ES_SDATA_MASK[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[7]">GTX_CHANNEL:DRP36[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[7]">GTX_CHANNEL:ES_SDATA_MASK[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[6]">GTX_CHANNEL:DRP8E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[7]">GTX_CHANNEL:DRP8E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[8]">GTX_CHANNEL:DRP36[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[8]">GTX_CHANNEL:ES_SDATA_MASK[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[9]">GTX_CHANNEL:DRP36[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[9]">GTX_CHANNEL:ES_SDATA_MASK[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[8]">GTX_CHANNEL:DRP8E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[9]">GTX_CHANNEL:DRP8E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[10]">GTX_CHANNEL:DRP36[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[10]">GTX_CHANNEL:ES_SDATA_MASK[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[11]">GTX_CHANNEL:DRP36[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[11]">GTX_CHANNEL:ES_SDATA_MASK[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[10]">GTX_CHANNEL:DRP8E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[11]">GTX_CHANNEL:DRP8E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[12]">GTX_CHANNEL:DRP36[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[12]">GTX_CHANNEL:ES_SDATA_MASK[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[13]">GTX_CHANNEL:DRP36[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[13]">GTX_CHANNEL:ES_SDATA_MASK[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[12]">GTX_CHANNEL:DRP8E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[13]">GTX_CHANNEL:DRP8E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[14]">GTX_CHANNEL:DRP36[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[14]">GTX_CHANNEL:ES_SDATA_MASK[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36" title="GTX_CHANNEL:DRP36[15]">GTX_CHANNEL:DRP36[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[15]">GTX_CHANNEL:ES_SDATA_MASK[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[14]">GTX_CHANNEL:DRP8E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E" title="GTX_CHANNEL:DRP8E[15]">GTX_CHANNEL:DRP8E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[0]">GTX_CHANNEL:DRP37[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[16]">GTX_CHANNEL:ES_SDATA_MASK[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[1]">GTX_CHANNEL:DRP37[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[17]">GTX_CHANNEL:ES_SDATA_MASK[17]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[0]">GTX_CHANNEL:DRP8F[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[1]">GTX_CHANNEL:DRP8F[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[2]">GTX_CHANNEL:DRP37[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[18]">GTX_CHANNEL:ES_SDATA_MASK[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[3]">GTX_CHANNEL:DRP37[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[19]">GTX_CHANNEL:ES_SDATA_MASK[19]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[2]">GTX_CHANNEL:DRP8F[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[3]">GTX_CHANNEL:DRP8F[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[4]">GTX_CHANNEL:DRP37[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[20]">GTX_CHANNEL:ES_SDATA_MASK[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[5]">GTX_CHANNEL:DRP37[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[21]">GTX_CHANNEL:ES_SDATA_MASK[21]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[4]">GTX_CHANNEL:DRP8F[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[5]">GTX_CHANNEL:DRP8F[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[6]">GTX_CHANNEL:DRP37[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[22]">GTX_CHANNEL:ES_SDATA_MASK[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[7]">GTX_CHANNEL:DRP37[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[23]">GTX_CHANNEL:ES_SDATA_MASK[23]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[6]">GTX_CHANNEL:DRP8F[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[7]">GTX_CHANNEL:DRP8F[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[8]">GTX_CHANNEL:DRP37[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[24]">GTX_CHANNEL:ES_SDATA_MASK[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[9]">GTX_CHANNEL:DRP37[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[25]">GTX_CHANNEL:ES_SDATA_MASK[25]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[8]">GTX_CHANNEL:DRP8F[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[9]">GTX_CHANNEL:DRP8F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[10]">GTX_CHANNEL:DRP37[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[26]">GTX_CHANNEL:ES_SDATA_MASK[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[11]">GTX_CHANNEL:DRP37[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[27]">GTX_CHANNEL:ES_SDATA_MASK[27]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[10]">GTX_CHANNEL:DRP8F[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[11]">GTX_CHANNEL:DRP8F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[12]">GTX_CHANNEL:DRP37[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[28]">GTX_CHANNEL:ES_SDATA_MASK[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[13]">GTX_CHANNEL:DRP37[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[29]">GTX_CHANNEL:ES_SDATA_MASK[29]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[12]">GTX_CHANNEL:DRP8F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[13]">GTX_CHANNEL:DRP8F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[14]">GTX_CHANNEL:DRP37[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[30]">GTX_CHANNEL:ES_SDATA_MASK[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37" title="GTX_CHANNEL:DRP37[15]">GTX_CHANNEL:DRP37[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[31]">GTX_CHANNEL:ES_SDATA_MASK[31]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[14]">GTX_CHANNEL:DRP8F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F" title="GTX_CHANNEL:DRP8F[15]">GTX_CHANNEL:DRP8F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[0]">GTX_CHANNEL:DRP38[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[32]">GTX_CHANNEL:ES_SDATA_MASK[32]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[1]">GTX_CHANNEL:DRP38[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[33]">GTX_CHANNEL:ES_SDATA_MASK[33]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[0]">GTX_CHANNEL:DRP90[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[1]">GTX_CHANNEL:DRP90[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[2]">GTX_CHANNEL:DRP38[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[34]">GTX_CHANNEL:ES_SDATA_MASK[34]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[3]">GTX_CHANNEL:DRP38[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[35]">GTX_CHANNEL:ES_SDATA_MASK[35]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[2]">GTX_CHANNEL:DRP90[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[3]">GTX_CHANNEL:DRP90[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[4]">GTX_CHANNEL:DRP38[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[36]">GTX_CHANNEL:ES_SDATA_MASK[36]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[5]">GTX_CHANNEL:DRP38[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[37]">GTX_CHANNEL:ES_SDATA_MASK[37]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[4]">GTX_CHANNEL:DRP90[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[5]">GTX_CHANNEL:DRP90[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[6]">GTX_CHANNEL:DRP38[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[38]">GTX_CHANNEL:ES_SDATA_MASK[38]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[7]">GTX_CHANNEL:DRP38[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[39]">GTX_CHANNEL:ES_SDATA_MASK[39]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[6]">GTX_CHANNEL:DRP90[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[7]">GTX_CHANNEL:DRP90[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[8]">GTX_CHANNEL:DRP38[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[40]">GTX_CHANNEL:ES_SDATA_MASK[40]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[9]">GTX_CHANNEL:DRP38[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[41]">GTX_CHANNEL:ES_SDATA_MASK[41]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[8]">GTX_CHANNEL:DRP90[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[9]">GTX_CHANNEL:DRP90[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[10]">GTX_CHANNEL:DRP38[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[42]">GTX_CHANNEL:ES_SDATA_MASK[42]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[11]">GTX_CHANNEL:DRP38[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[43]">GTX_CHANNEL:ES_SDATA_MASK[43]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[10]">GTX_CHANNEL:DRP90[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[11]">GTX_CHANNEL:DRP90[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[12]">GTX_CHANNEL:DRP38[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[44]">GTX_CHANNEL:ES_SDATA_MASK[44]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[13]">GTX_CHANNEL:DRP38[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[45]">GTX_CHANNEL:ES_SDATA_MASK[45]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[12]">GTX_CHANNEL:DRP90[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[13]">GTX_CHANNEL:DRP90[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[14]">GTX_CHANNEL:DRP38[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[46]">GTX_CHANNEL:ES_SDATA_MASK[46]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38" title="GTX_CHANNEL:DRP38[15]">GTX_CHANNEL:DRP38[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[47]">GTX_CHANNEL:ES_SDATA_MASK[47]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[14]">GTX_CHANNEL:DRP90[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90" title="GTX_CHANNEL:DRP90[15]">GTX_CHANNEL:DRP90[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[0]">GTX_CHANNEL:DRP39[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[48]">GTX_CHANNEL:ES_SDATA_MASK[48]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[1]">GTX_CHANNEL:DRP39[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[49]">GTX_CHANNEL:ES_SDATA_MASK[49]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[0]">GTX_CHANNEL:DRP91[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[0]">GTX_CHANNEL:PMA_RSV4[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[1]">GTX_CHANNEL:DRP91[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[1]">GTX_CHANNEL:PMA_RSV4[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[2]">GTX_CHANNEL:DRP39[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[50]">GTX_CHANNEL:ES_SDATA_MASK[50]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[3]">GTX_CHANNEL:DRP39[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[51]">GTX_CHANNEL:ES_SDATA_MASK[51]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[2]">GTX_CHANNEL:DRP91[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[2]">GTX_CHANNEL:PMA_RSV4[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[3]">GTX_CHANNEL:DRP91[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[3]">GTX_CHANNEL:PMA_RSV4[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[4]">GTX_CHANNEL:DRP39[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[52]">GTX_CHANNEL:ES_SDATA_MASK[52]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[5]">GTX_CHANNEL:DRP39[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[53]">GTX_CHANNEL:ES_SDATA_MASK[53]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[4]">GTX_CHANNEL:DRP91[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[4]">GTX_CHANNEL:PMA_RSV4[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[5]">GTX_CHANNEL:DRP91[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[5]">GTX_CHANNEL:PMA_RSV4[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[6]">GTX_CHANNEL:DRP39[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[54]">GTX_CHANNEL:ES_SDATA_MASK[54]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[7]">GTX_CHANNEL:DRP39[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[55]">GTX_CHANNEL:ES_SDATA_MASK[55]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[6]">GTX_CHANNEL:DRP91[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[6]">GTX_CHANNEL:PMA_RSV4[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[7]">GTX_CHANNEL:DRP91[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[7]">GTX_CHANNEL:PMA_RSV4[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[8]">GTX_CHANNEL:DRP39[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[56]">GTX_CHANNEL:ES_SDATA_MASK[56]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[9]">GTX_CHANNEL:DRP39[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[57]">GTX_CHANNEL:ES_SDATA_MASK[57]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[8]">GTX_CHANNEL:DRP91[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[8]">GTX_CHANNEL:PMA_RSV4[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[9]">GTX_CHANNEL:DRP91[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[9]">GTX_CHANNEL:PMA_RSV4[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[10]">GTX_CHANNEL:DRP39[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[58]">GTX_CHANNEL:ES_SDATA_MASK[58]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[11]">GTX_CHANNEL:DRP39[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[59]">GTX_CHANNEL:ES_SDATA_MASK[59]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[10]">GTX_CHANNEL:DRP91[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[10]">GTX_CHANNEL:PMA_RSV4[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[11]">GTX_CHANNEL:DRP91[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[11]">GTX_CHANNEL:PMA_RSV4[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[12]">GTX_CHANNEL:DRP39[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[60]">GTX_CHANNEL:ES_SDATA_MASK[60]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[13]">GTX_CHANNEL:DRP39[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[61]">GTX_CHANNEL:ES_SDATA_MASK[61]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[12]">GTX_CHANNEL:DRP91[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[12]">GTX_CHANNEL:PMA_RSV4[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[13]">GTX_CHANNEL:DRP91[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[13]">GTX_CHANNEL:PMA_RSV4[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[14]">GTX_CHANNEL:DRP39[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[62]">GTX_CHANNEL:ES_SDATA_MASK[62]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39" title="GTX_CHANNEL:DRP39[15]">GTX_CHANNEL:DRP39[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[63]">GTX_CHANNEL:ES_SDATA_MASK[63]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[14]">GTX_CHANNEL:DRP91[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[14]">GTX_CHANNEL:PMA_RSV4[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91" title="GTX_CHANNEL:DRP91[15]">GTX_CHANNEL:DRP91[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[15]">GTX_CHANNEL:PMA_RSV4[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[0]">GTX_CHANNEL:DRP3A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[64]">GTX_CHANNEL:ES_SDATA_MASK[64]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[1]">GTX_CHANNEL:DRP3A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[65]">GTX_CHANNEL:ES_SDATA_MASK[65]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[0]">GTX_CHANNEL:DRP92[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[16]">GTX_CHANNEL:PMA_RSV4[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[1]">GTX_CHANNEL:DRP92[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[17]">GTX_CHANNEL:PMA_RSV4[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[2]">GTX_CHANNEL:DRP3A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[66]">GTX_CHANNEL:ES_SDATA_MASK[66]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[3]">GTX_CHANNEL:DRP3A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[67]">GTX_CHANNEL:ES_SDATA_MASK[67]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[2]">GTX_CHANNEL:DRP92[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[18]">GTX_CHANNEL:PMA_RSV4[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[3]">GTX_CHANNEL:DRP92[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[19]">GTX_CHANNEL:PMA_RSV4[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[4]">GTX_CHANNEL:DRP3A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[68]">GTX_CHANNEL:ES_SDATA_MASK[68]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[5]">GTX_CHANNEL:DRP3A[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[69]">GTX_CHANNEL:ES_SDATA_MASK[69]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[4]">GTX_CHANNEL:DRP92[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[20]">GTX_CHANNEL:PMA_RSV4[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[5]">GTX_CHANNEL:DRP92[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[21]">GTX_CHANNEL:PMA_RSV4[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[6]">GTX_CHANNEL:DRP3A[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[70]">GTX_CHANNEL:ES_SDATA_MASK[70]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[7]">GTX_CHANNEL:DRP3A[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[71]">GTX_CHANNEL:ES_SDATA_MASK[71]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[6]">GTX_CHANNEL:DRP92[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[22]">GTX_CHANNEL:PMA_RSV4[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[7]">GTX_CHANNEL:DRP92[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[23]">GTX_CHANNEL:PMA_RSV4[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[8]">GTX_CHANNEL:DRP3A[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[72]">GTX_CHANNEL:ES_SDATA_MASK[72]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[9]">GTX_CHANNEL:DRP3A[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[73]">GTX_CHANNEL:ES_SDATA_MASK[73]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[8]">GTX_CHANNEL:DRP92[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[24]">GTX_CHANNEL:PMA_RSV4[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[9]">GTX_CHANNEL:DRP92[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[25]">GTX_CHANNEL:PMA_RSV4[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[10]">GTX_CHANNEL:DRP3A[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[74]">GTX_CHANNEL:ES_SDATA_MASK[74]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[11]">GTX_CHANNEL:DRP3A[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[75]">GTX_CHANNEL:ES_SDATA_MASK[75]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[10]">GTX_CHANNEL:DRP92[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[26]">GTX_CHANNEL:PMA_RSV4[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[11]">GTX_CHANNEL:DRP92[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[27]">GTX_CHANNEL:PMA_RSV4[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[12]">GTX_CHANNEL:DRP3A[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[76]">GTX_CHANNEL:ES_SDATA_MASK[76]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[13]">GTX_CHANNEL:DRP3A[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[77]">GTX_CHANNEL:ES_SDATA_MASK[77]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[12]">GTX_CHANNEL:DRP92[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[28]">GTX_CHANNEL:PMA_RSV4[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[13]">GTX_CHANNEL:DRP92[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[29]">GTX_CHANNEL:PMA_RSV4[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[14]">GTX_CHANNEL:DRP3A[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[78]">GTX_CHANNEL:ES_SDATA_MASK[78]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A" title="GTX_CHANNEL:DRP3A[15]">GTX_CHANNEL:DRP3A[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK" title="GTX_CHANNEL:ES_SDATA_MASK[79]">GTX_CHANNEL:ES_SDATA_MASK[79]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[14]">GTX_CHANNEL:DRP92[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[30]">GTX_CHANNEL:PMA_RSV4[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92" title="GTX_CHANNEL:DRP92[15]">GTX_CHANNEL:DRP92[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4" title="GTX_CHANNEL:PMA_RSV4[31]">GTX_CHANNEL:PMA_RSV4[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[0]">GTX_CHANNEL:DRP3B[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[0]">GTX_CHANNEL:ES_VERT_OFFSET[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[1]">GTX_CHANNEL:DRP3B[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[1]">GTX_CHANNEL:ES_VERT_OFFSET[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[0]">GTX_CHANNEL:DRP93[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[1]">GTX_CHANNEL:DRP93[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[2]">GTX_CHANNEL:DRP3B[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[2]">GTX_CHANNEL:ES_VERT_OFFSET[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[3]">GTX_CHANNEL:DRP3B[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[3]">GTX_CHANNEL:ES_VERT_OFFSET[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[2]">GTX_CHANNEL:DRP93[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[3]">GTX_CHANNEL:DRP93[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[4]">GTX_CHANNEL:DRP3B[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[4]">GTX_CHANNEL:ES_VERT_OFFSET[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[5]">GTX_CHANNEL:DRP3B[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[5]">GTX_CHANNEL:ES_VERT_OFFSET[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[4]">GTX_CHANNEL:DRP93[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[5]">GTX_CHANNEL:DRP93[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[6]">GTX_CHANNEL:DRP3B[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[6]">GTX_CHANNEL:ES_VERT_OFFSET[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[7]">GTX_CHANNEL:DRP3B[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[7]">GTX_CHANNEL:ES_VERT_OFFSET[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[6]">GTX_CHANNEL:DRP93[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[7]">GTX_CHANNEL:DRP93[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[8]">GTX_CHANNEL:DRP3B[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET" title="GTX_CHANNEL:ES_VERT_OFFSET[8]">GTX_CHANNEL:ES_VERT_OFFSET[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[9]">GTX_CHANNEL:DRP3B[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[8]">GTX_CHANNEL:DRP93[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[9]">GTX_CHANNEL:DRP93[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[10]">GTX_CHANNEL:DRP3B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[11]">GTX_CHANNEL:DRP3B[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE" title="GTX_CHANNEL:ES_PRESCALE[0]">GTX_CHANNEL:ES_PRESCALE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[10]">GTX_CHANNEL:DRP93[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[11]">GTX_CHANNEL:DRP93[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[12]">GTX_CHANNEL:DRP3B[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE" title="GTX_CHANNEL:ES_PRESCALE[1]">GTX_CHANNEL:ES_PRESCALE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[13]">GTX_CHANNEL:DRP3B[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE" title="GTX_CHANNEL:ES_PRESCALE[2]">GTX_CHANNEL:ES_PRESCALE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[12]">GTX_CHANNEL:DRP93[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[13]">GTX_CHANNEL:DRP93[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[14]">GTX_CHANNEL:DRP3B[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE" title="GTX_CHANNEL:ES_PRESCALE[3]">GTX_CHANNEL:ES_PRESCALE[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B" title="GTX_CHANNEL:DRP3B[15]">GTX_CHANNEL:DRP3B[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE" title="GTX_CHANNEL:ES_PRESCALE[4]">GTX_CHANNEL:ES_PRESCALE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[14]">GTX_CHANNEL:DRP93[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93" title="GTX_CHANNEL:DRP93[15]">GTX_CHANNEL:DRP93[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[0]">GTX_CHANNEL:DRP3C[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[0]">GTX_CHANNEL:ES_HORZ_OFFSET[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[1]">GTX_CHANNEL:DRP3C[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[1]">GTX_CHANNEL:ES_HORZ_OFFSET[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[0]">GTX_CHANNEL:DRP94[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[1]">GTX_CHANNEL:DRP94[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[2]">GTX_CHANNEL:DRP3C[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[2]">GTX_CHANNEL:ES_HORZ_OFFSET[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[3]">GTX_CHANNEL:DRP3C[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[3]">GTX_CHANNEL:ES_HORZ_OFFSET[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[2]">GTX_CHANNEL:DRP94[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[3]">GTX_CHANNEL:DRP94[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[4]">GTX_CHANNEL:DRP3C[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[4]">GTX_CHANNEL:ES_HORZ_OFFSET[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[5]">GTX_CHANNEL:DRP3C[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[5]">GTX_CHANNEL:ES_HORZ_OFFSET[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[4]">GTX_CHANNEL:DRP94[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[5]">GTX_CHANNEL:DRP94[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[6]">GTX_CHANNEL:DRP3C[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[6]">GTX_CHANNEL:ES_HORZ_OFFSET[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[7]">GTX_CHANNEL:DRP3C[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[7]">GTX_CHANNEL:ES_HORZ_OFFSET[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[6]">GTX_CHANNEL:DRP94[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[7]">GTX_CHANNEL:DRP94[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[8]">GTX_CHANNEL:DRP3C[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[8]">GTX_CHANNEL:ES_HORZ_OFFSET[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[9]">GTX_CHANNEL:DRP3C[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[9]">GTX_CHANNEL:ES_HORZ_OFFSET[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[8]">GTX_CHANNEL:DRP94[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[9]">GTX_CHANNEL:DRP94[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[10]">GTX_CHANNEL:DRP3C[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[10]">GTX_CHANNEL:ES_HORZ_OFFSET[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[11]">GTX_CHANNEL:DRP3C[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET" title="GTX_CHANNEL:ES_HORZ_OFFSET[11]">GTX_CHANNEL:ES_HORZ_OFFSET[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[10]">GTX_CHANNEL:DRP94[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[11]">GTX_CHANNEL:DRP94[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[12]">GTX_CHANNEL:DRP3C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[13]">GTX_CHANNEL:DRP3C[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[12]">GTX_CHANNEL:DRP94[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[13]">GTX_CHANNEL:DRP94[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[14]">GTX_CHANNEL:DRP3C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C" title="GTX_CHANNEL:DRP3C[15]">GTX_CHANNEL:DRP3C[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[14]">GTX_CHANNEL:DRP94[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94" title="GTX_CHANNEL:DRP94[15]">GTX_CHANNEL:DRP94[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[0]">GTX_CHANNEL:DRP3D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[0]">GTX_CHANNEL:ES_CONTROL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[1]">GTX_CHANNEL:DRP3D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[1]">GTX_CHANNEL:ES_CONTROL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[0]">GTX_CHANNEL:DRP95[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[1]">GTX_CHANNEL:DRP95[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[2]">GTX_CHANNEL:DRP3D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[2]">GTX_CHANNEL:ES_CONTROL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[3]">GTX_CHANNEL:DRP3D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[3]">GTX_CHANNEL:ES_CONTROL[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[2]">GTX_CHANNEL:DRP95[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[3]">GTX_CHANNEL:DRP95[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[4]">GTX_CHANNEL:DRP3D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[4]">GTX_CHANNEL:ES_CONTROL[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[5]">GTX_CHANNEL:DRP3D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL" title="GTX_CHANNEL:ES_CONTROL[5]">GTX_CHANNEL:ES_CONTROL[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[4]">GTX_CHANNEL:DRP95[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[5]">GTX_CHANNEL:DRP95[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[6]">GTX_CHANNEL:DRP3D[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[7]">GTX_CHANNEL:DRP3D[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[6]">GTX_CHANNEL:DRP95[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[7]">GTX_CHANNEL:DRP95[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[8]">GTX_CHANNEL:DRP3D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_EYE_SCAN_EN" title="GTX_CHANNEL:ES_EYE_SCAN_EN">GTX_CHANNEL:ES_EYE_SCAN_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[9]">GTX_CHANNEL:DRP3D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_ERRDET_EN" title="GTX_CHANNEL:ES_ERRDET_EN">GTX_CHANNEL:ES_ERRDET_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[8]">GTX_CHANNEL:DRP95[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[9]">GTX_CHANNEL:DRP95[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[10]">GTX_CHANNEL:DRP3D[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[11]">GTX_CHANNEL:DRP3D[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[10]">GTX_CHANNEL:DRP95[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[11]">GTX_CHANNEL:DRP95[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_VALID_COMMA_ONLY" title="GTX_CHANNEL:DEC_VALID_COMMA_ONLY">GTX_CHANNEL:DEC_VALID_COMMA_ONLY</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[12]">GTX_CHANNEL:DRP3D[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_MCOMMA_DETECT" title="GTX_CHANNEL:DEC_MCOMMA_DETECT">GTX_CHANNEL:DEC_MCOMMA_DETECT</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[13]">GTX_CHANNEL:DRP3D[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[12]">GTX_CHANNEL:DRP95[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[13]">GTX_CHANNEL:DRP95[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_PCOMMA_DETECT" title="GTX_CHANNEL:DEC_PCOMMA_DETECT">GTX_CHANNEL:DEC_PCOMMA_DETECT</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[14]">GTX_CHANNEL:DRP3D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D" title="GTX_CHANNEL:DRP3D[15]">GTX_CHANNEL:DRP3D[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DISPERR_SEQ_MATCH" title="GTX_CHANNEL:RX_DISPERR_SEQ_MATCH">GTX_CHANNEL:RX_DISPERR_SEQ_MATCH</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[14]">GTX_CHANNEL:DRP95[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95" title="GTX_CHANNEL:DRP95[15]">GTX_CHANNEL:DRP95[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[0]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[0]">GTX_CHANNEL:DRP3E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[1]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[1]">GTX_CHANNEL:DRP3E[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[0]">GTX_CHANNEL:DRP96[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[1]">GTX_CHANNEL:DRP96[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[2]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[2]">GTX_CHANNEL:DRP3E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[3]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[3]">GTX_CHANNEL:DRP3E[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[2]">GTX_CHANNEL:DRP96[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[3]">GTX_CHANNEL:DRP96[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[4]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[4]">GTX_CHANNEL:DRP3E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[5]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[5]">GTX_CHANNEL:DRP3E[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[4]">GTX_CHANNEL:DRP96[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[5]">GTX_CHANNEL:DRP96[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[6]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[6]">GTX_CHANNEL:DRP3E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[7]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[7]">GTX_CHANNEL:DRP3E[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[6]">GTX_CHANNEL:DRP96[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[7]">GTX_CHANNEL:DRP96[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[8]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[8]">GTX_CHANNEL:DRP3E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE" title="GTX_CHANNEL:ALIGN_COMMA_ENABLE[9]">GTX_CHANNEL:ALIGN_COMMA_ENABLE[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[9]">GTX_CHANNEL:DRP3E[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[8]">GTX_CHANNEL:DRP96[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[9]">GTX_CHANNEL:DRP96[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[10]">GTX_CHANNEL:DRP3E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[11]">GTX_CHANNEL:DRP3E[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[10]">GTX_CHANNEL:DRP96[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[11]">GTX_CHANNEL:DRP96[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[12]">GTX_CHANNEL:DRP3E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[13]">GTX_CHANNEL:DRP3E[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[12]">GTX_CHANNEL:DRP96[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[13]">GTX_CHANNEL:DRP96[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[14]">GTX_CHANNEL:DRP3E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E" title="GTX_CHANNEL:DRP3E[15]">GTX_CHANNEL:DRP3E[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[14]">GTX_CHANNEL:DRP96[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96" title="GTX_CHANNEL:DRP96[15]">GTX_CHANNEL:DRP96[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[0]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[0]">GTX_CHANNEL:DRP3F[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[1]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[1]">GTX_CHANNEL:DRP3F[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[0]">GTX_CHANNEL:DRP97[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[0]">GTX_CHANNEL:TST_RSV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[1]">GTX_CHANNEL:DRP97[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[1]">GTX_CHANNEL:TST_RSV[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[2]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[2]">GTX_CHANNEL:DRP3F[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[3]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[3]">GTX_CHANNEL:DRP3F[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[2]">GTX_CHANNEL:DRP97[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[2]">GTX_CHANNEL:TST_RSV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[3]">GTX_CHANNEL:DRP97[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[3]">GTX_CHANNEL:TST_RSV[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[4]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[4]">GTX_CHANNEL:DRP3F[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[5]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[5]">GTX_CHANNEL:DRP3F[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[4]">GTX_CHANNEL:DRP97[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[4]">GTX_CHANNEL:TST_RSV[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[5]">GTX_CHANNEL:DRP97[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[5]">GTX_CHANNEL:TST_RSV[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[6]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[6]">GTX_CHANNEL:DRP3F[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[7]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[7]">GTX_CHANNEL:DRP3F[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[6]">GTX_CHANNEL:DRP97[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[6]">GTX_CHANNEL:TST_RSV[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[7]">GTX_CHANNEL:DRP97[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[7]">GTX_CHANNEL:TST_RSV[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[8]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[8]">GTX_CHANNEL:DRP3F[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_MCOMMA_VALUE[9]">GTX_CHANNEL:ALIGN_MCOMMA_VALUE[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[9]">GTX_CHANNEL:DRP3F[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[8]">GTX_CHANNEL:DRP97[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[8]">GTX_CHANNEL:TST_RSV[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[9]">GTX_CHANNEL:DRP97[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[9]">GTX_CHANNEL:TST_RSV[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[10]">GTX_CHANNEL:DRP3F[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[11]">GTX_CHANNEL:DRP3F[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[10]">GTX_CHANNEL:DRP97[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[10]">GTX_CHANNEL:TST_RSV[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[11]">GTX_CHANNEL:DRP97[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[11]">GTX_CHANNEL:TST_RSV[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[12]">GTX_CHANNEL:DRP3F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[13]">GTX_CHANNEL:DRP3F[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[12]">GTX_CHANNEL:DRP97[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[12]">GTX_CHANNEL:TST_RSV[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[13]">GTX_CHANNEL:DRP97[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[13]">GTX_CHANNEL:TST_RSV[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[14]">GTX_CHANNEL:DRP3F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F" title="GTX_CHANNEL:DRP3F[15]">GTX_CHANNEL:DRP3F[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[14]">GTX_CHANNEL:DRP97[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[14]">GTX_CHANNEL:TST_RSV[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97" title="GTX_CHANNEL:DRP97[15]">GTX_CHANNEL:DRP97[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[15]">GTX_CHANNEL:TST_RSV[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[0]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[0]">GTX_CHANNEL:DRP40[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[1]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[1]">GTX_CHANNEL:DRP40[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[0]">GTX_CHANNEL:DRP98[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[16]">GTX_CHANNEL:TST_RSV[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[1]">GTX_CHANNEL:DRP98[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[17]">GTX_CHANNEL:TST_RSV[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[2]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[2]">GTX_CHANNEL:DRP40[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[3]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[3]">GTX_CHANNEL:DRP40[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[2]">GTX_CHANNEL:DRP98[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[18]">GTX_CHANNEL:TST_RSV[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[3]">GTX_CHANNEL:DRP98[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[19]">GTX_CHANNEL:TST_RSV[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[4]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[4]">GTX_CHANNEL:DRP40[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[5]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[5]">GTX_CHANNEL:DRP40[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[4]">GTX_CHANNEL:DRP98[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[20]">GTX_CHANNEL:TST_RSV[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[5]">GTX_CHANNEL:DRP98[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[21]">GTX_CHANNEL:TST_RSV[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[6]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[6]">GTX_CHANNEL:DRP40[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[7]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[7]">GTX_CHANNEL:DRP40[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[6]">GTX_CHANNEL:DRP98[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[22]">GTX_CHANNEL:TST_RSV[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[7]">GTX_CHANNEL:DRP98[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[23]">GTX_CHANNEL:TST_RSV[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[8]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[8]">GTX_CHANNEL:DRP40[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE" title="GTX_CHANNEL:ALIGN_PCOMMA_VALUE[9]">GTX_CHANNEL:ALIGN_PCOMMA_VALUE[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[9]">GTX_CHANNEL:DRP40[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[8]">GTX_CHANNEL:DRP98[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[24]">GTX_CHANNEL:TST_RSV[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[9]">GTX_CHANNEL:DRP98[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[25]">GTX_CHANNEL:TST_RSV[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[10]">GTX_CHANNEL:DRP40[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[11]">GTX_CHANNEL:DRP40[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[10]">GTX_CHANNEL:DRP98[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[26]">GTX_CHANNEL:TST_RSV[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[11]">GTX_CHANNEL:DRP98[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[27]">GTX_CHANNEL:TST_RSV[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[12]">GTX_CHANNEL:DRP40[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[13]">GTX_CHANNEL:DRP40[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[12]">GTX_CHANNEL:DRP98[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[28]">GTX_CHANNEL:TST_RSV[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[13]">GTX_CHANNEL:DRP98[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[29]">GTX_CHANNEL:TST_RSV[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[14]">GTX_CHANNEL:DRP40[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_MODE" title="GTX_CHANNEL:RXSLIDE_MODE[0]">GTX_CHANNEL:RXSLIDE_MODE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40" title="GTX_CHANNEL:DRP40[15]">GTX_CHANNEL:DRP40[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_MODE" title="GTX_CHANNEL:RXSLIDE_MODE[1]">GTX_CHANNEL:RXSLIDE_MODE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[14]">GTX_CHANNEL:DRP98[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[30]">GTX_CHANNEL:TST_RSV[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98" title="GTX_CHANNEL:DRP98[15]">GTX_CHANNEL:DRP98[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV" title="GTX_CHANNEL:TST_RSV[31]">GTX_CHANNEL:TST_RSV[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[0]">GTX_CHANNEL:DRP41[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_AUTO_WAIT" title="GTX_CHANNEL:RXSLIDE_AUTO_WAIT[0]">GTX_CHANNEL:RXSLIDE_AUTO_WAIT[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[1]">GTX_CHANNEL:DRP41[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_AUTO_WAIT" title="GTX_CHANNEL:RXSLIDE_AUTO_WAIT[1]">GTX_CHANNEL:RXSLIDE_AUTO_WAIT[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[0]">GTX_CHANNEL:DRP99[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[0]">GTX_CHANNEL:PMA_RSV[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[1]">GTX_CHANNEL:DRP99[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[1]">GTX_CHANNEL:PMA_RSV[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[2]">GTX_CHANNEL:DRP41[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_AUTO_WAIT" title="GTX_CHANNEL:RXSLIDE_AUTO_WAIT[2]">GTX_CHANNEL:RXSLIDE_AUTO_WAIT[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[3]">GTX_CHANNEL:DRP41[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_AUTO_WAIT" title="GTX_CHANNEL:RXSLIDE_AUTO_WAIT[3]">GTX_CHANNEL:RXSLIDE_AUTO_WAIT[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[2]">GTX_CHANNEL:DRP99[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[2]">GTX_CHANNEL:PMA_RSV[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[3]">GTX_CHANNEL:DRP99[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[3]">GTX_CHANNEL:PMA_RSV[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_DOUBLE" title="GTX_CHANNEL:ALIGN_COMMA_DOUBLE">GTX_CHANNEL:ALIGN_COMMA_DOUBLE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[4]">GTX_CHANNEL:DRP41[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[5]">GTX_CHANNEL:DRP41[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SHOW_REALIGN_COMMA" title="GTX_CHANNEL:SHOW_REALIGN_COMMA">GTX_CHANNEL:SHOW_REALIGN_COMMA</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[4]">GTX_CHANNEL:DRP99[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[4]">GTX_CHANNEL:PMA_RSV[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[5]">GTX_CHANNEL:DRP99[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[5]">GTX_CHANNEL:PMA_RSV[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_DET" title="GTX_CHANNEL:ALIGN_MCOMMA_DET">GTX_CHANNEL:ALIGN_MCOMMA_DET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[6]">GTX_CHANNEL:DRP41[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_DET" title="GTX_CHANNEL:ALIGN_PCOMMA_DET">GTX_CHANNEL:ALIGN_PCOMMA_DET</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[7]">GTX_CHANNEL:DRP41[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[6]">GTX_CHANNEL:DRP99[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[6]">GTX_CHANNEL:PMA_RSV[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[7]">GTX_CHANNEL:DRP99[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[7]">GTX_CHANNEL:PMA_RSV[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[8]">GTX_CHANNEL:DRP41[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY" title="GTX_CHANNEL:RX_SIG_VALID_DLY[0]">GTX_CHANNEL:RX_SIG_VALID_DLY[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[9]">GTX_CHANNEL:DRP41[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY" title="GTX_CHANNEL:RX_SIG_VALID_DLY[1]">GTX_CHANNEL:RX_SIG_VALID_DLY[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[8]">GTX_CHANNEL:DRP99[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[8]">GTX_CHANNEL:PMA_RSV[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[9]">GTX_CHANNEL:DRP99[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[9]">GTX_CHANNEL:PMA_RSV[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[10]">GTX_CHANNEL:DRP41[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY" title="GTX_CHANNEL:RX_SIG_VALID_DLY[2]">GTX_CHANNEL:RX_SIG_VALID_DLY[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[11]">GTX_CHANNEL:DRP41[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY" title="GTX_CHANNEL:RX_SIG_VALID_DLY[3]">GTX_CHANNEL:RX_SIG_VALID_DLY[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[10]">GTX_CHANNEL:DRP99[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[10]">GTX_CHANNEL:PMA_RSV[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[11]">GTX_CHANNEL:DRP99[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[11]">GTX_CHANNEL:PMA_RSV[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[12]">GTX_CHANNEL:DRP41[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY" title="GTX_CHANNEL:RX_SIG_VALID_DLY[4]">GTX_CHANNEL:RX_SIG_VALID_DLY[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_WORD" title="GTX_CHANNEL:ALIGN_COMMA_WORD[0]">GTX_CHANNEL:ALIGN_COMMA_WORD[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[13]">GTX_CHANNEL:DRP41[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[12]">GTX_CHANNEL:DRP99[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[12]">GTX_CHANNEL:PMA_RSV[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[13]">GTX_CHANNEL:DRP99[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[13]">GTX_CHANNEL:PMA_RSV[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_WORD" title="GTX_CHANNEL:ALIGN_COMMA_WORD[1]">GTX_CHANNEL:ALIGN_COMMA_WORD[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[14]">GTX_CHANNEL:DRP41[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_WORD" title="GTX_CHANNEL:ALIGN_COMMA_WORD[2]">GTX_CHANNEL:ALIGN_COMMA_WORD[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41" title="GTX_CHANNEL:DRP41[15]">GTX_CHANNEL:DRP41[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[14]">GTX_CHANNEL:DRP99[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[14]">GTX_CHANNEL:PMA_RSV[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99" title="GTX_CHANNEL:DRP99[15]">GTX_CHANNEL:DRP99[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[15]">GTX_CHANNEL:PMA_RSV[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[0]">GTX_CHANNEL:DRP42[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[1]">GTX_CHANNEL:DRP42[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[0]">GTX_CHANNEL:DRP9A[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[16]">GTX_CHANNEL:PMA_RSV[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[1]">GTX_CHANNEL:DRP9A[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[17]">GTX_CHANNEL:PMA_RSV[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[2]">GTX_CHANNEL:DRP42[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[3]">GTX_CHANNEL:DRP42[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[2]">GTX_CHANNEL:DRP9A[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[18]">GTX_CHANNEL:PMA_RSV[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[3]">GTX_CHANNEL:DRP9A[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[19]">GTX_CHANNEL:PMA_RSV[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[4]">GTX_CHANNEL:DRP42[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[5]">GTX_CHANNEL:DRP42[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[4]">GTX_CHANNEL:DRP9A[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[20]">GTX_CHANNEL:PMA_RSV[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[5]">GTX_CHANNEL:DRP9A[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[21]">GTX_CHANNEL:PMA_RSV[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[6]">GTX_CHANNEL:DRP42[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[7]">GTX_CHANNEL:DRP42[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[6]">GTX_CHANNEL:DRP9A[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[22]">GTX_CHANNEL:PMA_RSV[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[7]">GTX_CHANNEL:DRP9A[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[23]">GTX_CHANNEL:PMA_RSV[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[8]">GTX_CHANNEL:DRP42[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[9]">GTX_CHANNEL:DRP42[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[8]">GTX_CHANNEL:DRP9A[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[24]">GTX_CHANNEL:PMA_RSV[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[9]">GTX_CHANNEL:DRP9A[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[25]">GTX_CHANNEL:PMA_RSV[25]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[10]">GTX_CHANNEL:DRP42[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[11]">GTX_CHANNEL:DRP42[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[10]">GTX_CHANNEL:DRP9A[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[26]">GTX_CHANNEL:PMA_RSV[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[11]">GTX_CHANNEL:DRP9A[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[27]">GTX_CHANNEL:PMA_RSV[27]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[12]">GTX_CHANNEL:DRP42[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[13]">GTX_CHANNEL:DRP42[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[12]">GTX_CHANNEL:DRP9A[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[28]">GTX_CHANNEL:PMA_RSV[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[13]">GTX_CHANNEL:DRP9A[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[29]">GTX_CHANNEL:PMA_RSV[29]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[14]">GTX_CHANNEL:DRP42[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42" title="GTX_CHANNEL:DRP42[15]">GTX_CHANNEL:DRP42[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[14]">GTX_CHANNEL:DRP9A[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[30]">GTX_CHANNEL:PMA_RSV[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A" title="GTX_CHANNEL:DRP9A[15]">GTX_CHANNEL:DRP9A[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV" title="GTX_CHANNEL:PMA_RSV[31]">GTX_CHANNEL:PMA_RSV[31]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[0]">GTX_CHANNEL:DRP43[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[1]">GTX_CHANNEL:DRP43[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[0]">GTX_CHANNEL:DRP9B[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[0]">GTX_CHANNEL:RX_BUFFER_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[1]">GTX_CHANNEL:DRP9B[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[1]">GTX_CHANNEL:RX_BUFFER_CFG[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[2]">GTX_CHANNEL:DRP43[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[3]">GTX_CHANNEL:DRP43[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[2]">GTX_CHANNEL:DRP9B[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[2]">GTX_CHANNEL:RX_BUFFER_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[3]">GTX_CHANNEL:DRP9B[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[3]">GTX_CHANNEL:RX_BUFFER_CFG[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[4]">GTX_CHANNEL:DRP43[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[5]">GTX_CHANNEL:DRP43[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[4]">GTX_CHANNEL:DRP9B[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[4]">GTX_CHANNEL:RX_BUFFER_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[5]">GTX_CHANNEL:DRP9B[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG" title="GTX_CHANNEL:RX_BUFFER_CFG[5]">GTX_CHANNEL:RX_BUFFER_CFG[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[6]">GTX_CHANNEL:DRP43[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[7]">GTX_CHANNEL:DRP43[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[6]">GTX_CHANNEL:DRP9B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[7]">GTX_CHANNEL:DRP9B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[8]">GTX_CHANNEL:DRP43[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[9]">GTX_CHANNEL:DRP43[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[8]">GTX_CHANNEL:DRP9B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[9]">GTX_CHANNEL:DRP9B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[10]">GTX_CHANNEL:DRP43[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[11]">GTX_CHANNEL:DRP43[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[10]">GTX_CHANNEL:DRP9B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[11]">GTX_CHANNEL:DRP9B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[12]">GTX_CHANNEL:DRP43[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[13]">GTX_CHANNEL:DRP43[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[12]">GTX_CHANNEL:DRP9B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[13]">GTX_CHANNEL:DRP9B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[14]">GTX_CHANNEL:DRP43[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43" title="GTX_CHANNEL:DRP43[15]">GTX_CHANNEL:DRP43[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[14]">GTX_CHANNEL:DRP9B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B" title="GTX_CHANNEL:DRP9B[15]">GTX_CHANNEL:DRP9B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[0]">GTX_CHANNEL:CLK_COR_SEQ_1_1[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[0]">GTX_CHANNEL:DRP44[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[1]">GTX_CHANNEL:CLK_COR_SEQ_1_1[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[1]">GTX_CHANNEL:DRP44[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[0]">GTX_CHANNEL:DRP9C[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[0]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[1]">GTX_CHANNEL:DRP9C[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[1]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[2]">GTX_CHANNEL:CLK_COR_SEQ_1_1[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[2]">GTX_CHANNEL:DRP44[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[3]">GTX_CHANNEL:CLK_COR_SEQ_1_1[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[3]">GTX_CHANNEL:DRP44[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[2]">GTX_CHANNEL:DRP9C[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[2]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[3]">GTX_CHANNEL:DRP9C[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[3]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[4]">GTX_CHANNEL:CLK_COR_SEQ_1_1[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[4]">GTX_CHANNEL:DRP44[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[5]">GTX_CHANNEL:CLK_COR_SEQ_1_1[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[5]">GTX_CHANNEL:DRP44[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[4]">GTX_CHANNEL:DRP9C[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[4]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[5]">GTX_CHANNEL:DRP9C[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW" title="GTX_CHANNEL:RXBUF_THRESH_UNDFLW[5]">GTX_CHANNEL:RXBUF_THRESH_UNDFLW[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[6]">GTX_CHANNEL:CLK_COR_SEQ_1_1[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[6]">GTX_CHANNEL:DRP44[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[7]">GTX_CHANNEL:CLK_COR_SEQ_1_1[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[7]">GTX_CHANNEL:DRP44[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[6]">GTX_CHANNEL:DRP9C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[7]">GTX_CHANNEL:DRP9C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[8]">GTX_CHANNEL:CLK_COR_SEQ_1_1[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[8]">GTX_CHANNEL:DRP44[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1" title="GTX_CHANNEL:CLK_COR_SEQ_1_1[9]">GTX_CHANNEL:CLK_COR_SEQ_1_1[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[9]">GTX_CHANNEL:DRP44[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[8]">GTX_CHANNEL:DRP9C[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[0]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[9]">GTX_CHANNEL:DRP9C[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[1]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[0]">GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[10]">GTX_CHANNEL:DRP44[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[1]">GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[11]">GTX_CHANNEL:DRP44[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[10]">GTX_CHANNEL:DRP9C[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[2]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[11]">GTX_CHANNEL:DRP9C[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[3]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[2]">GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[12]">GTX_CHANNEL:DRP44[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[3]">GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[13]">GTX_CHANNEL:DRP44[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[12]">GTX_CHANNEL:DRP9C[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[4]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[13]">GTX_CHANNEL:DRP9C[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW" title="GTX_CHANNEL:RXBUF_THRESH_OVFLW[5]">GTX_CHANNEL:RXBUF_THRESH_OVFLW[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_CORRECT_USE" title="GTX_CHANNEL:CLK_CORRECT_USE">GTX_CHANNEL:CLK_CORRECT_USE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[14]">GTX_CHANNEL:DRP44[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44" title="GTX_CHANNEL:DRP44[15]">GTX_CHANNEL:DRP44[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[14]">GTX_CHANNEL:DRP9C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C" title="GTX_CHANNEL:DRP9C[15]">GTX_CHANNEL:DRP9C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[0]">GTX_CHANNEL:CLK_COR_SEQ_1_2[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[0]">GTX_CHANNEL:DRP45[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[1]">GTX_CHANNEL:CLK_COR_SEQ_1_2[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[1]">GTX_CHANNEL:DRP45[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[0]">GTX_CHANNEL:DRP9D[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEFER_RESET_BUF_EN" title="GTX_CHANNEL:RX_DEFER_RESET_BUF_EN">GTX_CHANNEL:RX_DEFER_RESET_BUF_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[1]">GTX_CHANNEL:DRP9D[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EN" title="GTX_CHANNEL:RXBUF_EN">GTX_CHANNEL:RXBUF_EN</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[2]">GTX_CHANNEL:CLK_COR_SEQ_1_2[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[2]">GTX_CHANNEL:DRP45[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[3]">GTX_CHANNEL:CLK_COR_SEQ_1_2[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[3]">GTX_CHANNEL:DRP45[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[2]">GTX_CHANNEL:DRP9D[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVRD" title="GTX_CHANNEL:RXBUF_THRESH_OVRD">GTX_CHANNEL:RXBUF_THRESH_OVRD</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[3]">GTX_CHANNEL:DRP9D[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_COMMAALIGN" title="GTX_CHANNEL:RXBUF_RESET_ON_COMMAALIGN">GTX_CHANNEL:RXBUF_RESET_ON_COMMAALIGN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[4]">GTX_CHANNEL:CLK_COR_SEQ_1_2[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[4]">GTX_CHANNEL:DRP45[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[5]">GTX_CHANNEL:CLK_COR_SEQ_1_2[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[5]">GTX_CHANNEL:DRP45[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[4]">GTX_CHANNEL:DRP9D[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_RATE_CHANGE" title="GTX_CHANNEL:RXBUF_RESET_ON_RATE_CHANGE">GTX_CHANNEL:RXBUF_RESET_ON_RATE_CHANGE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[5]">GTX_CHANNEL:DRP9D[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_CB_CHANGE" title="GTX_CHANNEL:RXBUF_RESET_ON_CB_CHANGE">GTX_CHANNEL:RXBUF_RESET_ON_CB_CHANGE</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[6]">GTX_CHANNEL:CLK_COR_SEQ_1_2[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[6]">GTX_CHANNEL:DRP45[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[7]">GTX_CHANNEL:CLK_COR_SEQ_1_2[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[7]">GTX_CHANNEL:DRP45[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[6]">GTX_CHANNEL:DRP9D[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_EIDLE" title="GTX_CHANNEL:RXBUF_RESET_ON_EIDLE">GTX_CHANNEL:RXBUF_RESET_ON_EIDLE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[7]">GTX_CHANNEL:DRP9D[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_ADDR_MODE" title="GTX_CHANNEL:RXBUF_ADDR_MODE">GTX_CHANNEL:RXBUF_ADDR_MODE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[8]">GTX_CHANNEL:CLK_COR_SEQ_1_2[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[8]">GTX_CHANNEL:DRP45[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2" title="GTX_CHANNEL:CLK_COR_SEQ_1_2[9]">GTX_CHANNEL:CLK_COR_SEQ_1_2[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[9]">GTX_CHANNEL:DRP45[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[8]">GTX_CHANNEL:DRP9D[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_LO_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[0]">GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[9]">GTX_CHANNEL:DRP9D[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_LO_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[1]">GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[0]">GTX_CHANNEL:CLK_COR_MAX_LAT[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[10]">GTX_CHANNEL:DRP45[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[1]">GTX_CHANNEL:CLK_COR_MAX_LAT[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[11]">GTX_CHANNEL:DRP45[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[10]">GTX_CHANNEL:DRP9D[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_LO_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[2]">GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[11]">GTX_CHANNEL:DRP9D[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_LO_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[3]">GTX_CHANNEL:RXBUF_EIDLE_LO_CNT[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[2]">GTX_CHANNEL:CLK_COR_MAX_LAT[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[12]">GTX_CHANNEL:DRP45[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[3]">GTX_CHANNEL:CLK_COR_MAX_LAT[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[13]">GTX_CHANNEL:DRP45[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[12]">GTX_CHANNEL:DRP9D[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_HI_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[0]">GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[13]">GTX_CHANNEL:DRP9D[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_HI_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[1]">GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[4]">GTX_CHANNEL:CLK_COR_MAX_LAT[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[14]">GTX_CHANNEL:DRP45[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT" title="GTX_CHANNEL:CLK_COR_MAX_LAT[5]">GTX_CHANNEL:CLK_COR_MAX_LAT[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45" title="GTX_CHANNEL:DRP45[15]">GTX_CHANNEL:DRP45[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[14]">GTX_CHANNEL:DRP9D[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_HI_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[2]">GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D" title="GTX_CHANNEL:DRP9D[15]">GTX_CHANNEL:DRP9D[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_HI_CNT" title="GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[3]">GTX_CHANNEL:RXBUF_EIDLE_HI_CNT[3]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[0]">GTX_CHANNEL:CLK_COR_SEQ_1_3[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[0]">GTX_CHANNEL:DRP46[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[1]">GTX_CHANNEL:CLK_COR_SEQ_1_3[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[1]">GTX_CHANNEL:DRP46[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[0]">GTX_CHANNEL:DRP9E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[1]">GTX_CHANNEL:DRP9E[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[2]">GTX_CHANNEL:CLK_COR_SEQ_1_3[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[2]">GTX_CHANNEL:DRP46[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[3]">GTX_CHANNEL:CLK_COR_SEQ_1_3[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[3]">GTX_CHANNEL:DRP46[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[2]">GTX_CHANNEL:DRP9E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[3]">GTX_CHANNEL:DRP9E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[4]">GTX_CHANNEL:CLK_COR_SEQ_1_3[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[4]">GTX_CHANNEL:DRP46[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[5]">GTX_CHANNEL:CLK_COR_SEQ_1_3[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[5]">GTX_CHANNEL:DRP46[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[4]">GTX_CHANNEL:DRP9E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[5]">GTX_CHANNEL:DRP9E[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[6]">GTX_CHANNEL:CLK_COR_SEQ_1_3[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[6]">GTX_CHANNEL:DRP46[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[7]">GTX_CHANNEL:CLK_COR_SEQ_1_3[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[7]">GTX_CHANNEL:DRP46[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[6]">GTX_CHANNEL:DRP9E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[7]">GTX_CHANNEL:DRP9E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[8]">GTX_CHANNEL:CLK_COR_SEQ_1_3[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[8]">GTX_CHANNEL:DRP46[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3" title="GTX_CHANNEL:CLK_COR_SEQ_1_3[9]">GTX_CHANNEL:CLK_COR_SEQ_1_3[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[9]">GTX_CHANNEL:DRP46[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[8]">GTX_CHANNEL:DRP9E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[9]">GTX_CHANNEL:DRP9E[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[0]">GTX_CHANNEL:CLK_COR_MIN_LAT[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[10]">GTX_CHANNEL:DRP46[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[1]">GTX_CHANNEL:CLK_COR_MIN_LAT[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[11]">GTX_CHANNEL:DRP46[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[10]">GTX_CHANNEL:DRP9E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[11]">GTX_CHANNEL:DRP9E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[2]">GTX_CHANNEL:CLK_COR_MIN_LAT[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[12]">GTX_CHANNEL:DRP46[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[3]">GTX_CHANNEL:CLK_COR_MIN_LAT[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[13]">GTX_CHANNEL:DRP46[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[12]">GTX_CHANNEL:DRP9E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[13]">GTX_CHANNEL:DRP9E[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[4]">GTX_CHANNEL:CLK_COR_MIN_LAT[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[14]">GTX_CHANNEL:DRP46[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT" title="GTX_CHANNEL:CLK_COR_MIN_LAT[5]">GTX_CHANNEL:CLK_COR_MIN_LAT[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46" title="GTX_CHANNEL:DRP46[15]">GTX_CHANNEL:DRP46[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[14]">GTX_CHANNEL:DRP9E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E" title="GTX_CHANNEL:DRP9E[15]">GTX_CHANNEL:DRP9E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[0]">GTX_CHANNEL:CLK_COR_SEQ_1_4[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[0]">GTX_CHANNEL:DRP47[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[1]">GTX_CHANNEL:CLK_COR_SEQ_1_4[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[1]">GTX_CHANNEL:DRP47[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[0]">GTX_CHANNEL:DRP9F[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[0]">GTX_CHANNEL:TXDLY_LCFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[1]">GTX_CHANNEL:DRP9F[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[1]">GTX_CHANNEL:TXDLY_LCFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[2]">GTX_CHANNEL:CLK_COR_SEQ_1_4[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[2]">GTX_CHANNEL:DRP47[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[3]">GTX_CHANNEL:CLK_COR_SEQ_1_4[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[3]">GTX_CHANNEL:DRP47[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[2]">GTX_CHANNEL:DRP9F[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[2]">GTX_CHANNEL:TXDLY_LCFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[3]">GTX_CHANNEL:DRP9F[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[3]">GTX_CHANNEL:TXDLY_LCFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[4]">GTX_CHANNEL:CLK_COR_SEQ_1_4[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[4]">GTX_CHANNEL:DRP47[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[5]">GTX_CHANNEL:CLK_COR_SEQ_1_4[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[5]">GTX_CHANNEL:DRP47[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[4]">GTX_CHANNEL:DRP9F[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[4]">GTX_CHANNEL:TXDLY_LCFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[5]">GTX_CHANNEL:DRP9F[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[5]">GTX_CHANNEL:TXDLY_LCFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[6]">GTX_CHANNEL:CLK_COR_SEQ_1_4[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[6]">GTX_CHANNEL:DRP47[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[7]">GTX_CHANNEL:CLK_COR_SEQ_1_4[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[7]">GTX_CHANNEL:DRP47[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[6]">GTX_CHANNEL:DRP9F[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[6]">GTX_CHANNEL:TXDLY_LCFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[7]">GTX_CHANNEL:DRP9F[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[7]">GTX_CHANNEL:TXDLY_LCFG[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[8]">GTX_CHANNEL:CLK_COR_SEQ_1_4[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[8]">GTX_CHANNEL:DRP47[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4" title="GTX_CHANNEL:CLK_COR_SEQ_1_4[9]">GTX_CHANNEL:CLK_COR_SEQ_1_4[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[9]">GTX_CHANNEL:DRP47[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[8]">GTX_CHANNEL:DRP9F[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG" title="GTX_CHANNEL:TXDLY_LCFG[8]">GTX_CHANNEL:TXDLY_LCFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[9]">GTX_CHANNEL:DRP9F[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT" title="GTX_CHANNEL:CLK_COR_REPEAT_WAIT[0]">GTX_CHANNEL:CLK_COR_REPEAT_WAIT[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[10]">GTX_CHANNEL:DRP47[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT" title="GTX_CHANNEL:CLK_COR_REPEAT_WAIT[1]">GTX_CHANNEL:CLK_COR_REPEAT_WAIT[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[11]">GTX_CHANNEL:DRP47[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[10]">GTX_CHANNEL:DRP9F[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[11]">GTX_CHANNEL:DRP9F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT" title="GTX_CHANNEL:CLK_COR_REPEAT_WAIT[2]">GTX_CHANNEL:CLK_COR_REPEAT_WAIT[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[12]">GTX_CHANNEL:DRP47[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT" title="GTX_CHANNEL:CLK_COR_REPEAT_WAIT[3]">GTX_CHANNEL:CLK_COR_REPEAT_WAIT[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[13]">GTX_CHANNEL:DRP47[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[12]">GTX_CHANNEL:DRP9F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[13]">GTX_CHANNEL:DRP9F[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT" title="GTX_CHANNEL:CLK_COR_REPEAT_WAIT[4]">GTX_CHANNEL:CLK_COR_REPEAT_WAIT[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[14]">GTX_CHANNEL:DRP47[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47" title="GTX_CHANNEL:DRP47[15]">GTX_CHANNEL:DRP47[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[14]">GTX_CHANNEL:DRP9F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F" title="GTX_CHANNEL:DRP9F[15]">GTX_CHANNEL:DRP9F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[0]">GTX_CHANNEL:CLK_COR_SEQ_2_1[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[0]">GTX_CHANNEL:DRP48[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[1]">GTX_CHANNEL:CLK_COR_SEQ_2_1[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[1]">GTX_CHANNEL:DRP48[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[0]">GTX_CHANNEL:DRPA0[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[0]">GTX_CHANNEL:RXDLY_LCFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[1]">GTX_CHANNEL:DRPA0[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[1]">GTX_CHANNEL:RXDLY_LCFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[2]">GTX_CHANNEL:CLK_COR_SEQ_2_1[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[2]">GTX_CHANNEL:DRP48[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[3]">GTX_CHANNEL:CLK_COR_SEQ_2_1[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[3]">GTX_CHANNEL:DRP48[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[2]">GTX_CHANNEL:DRPA0[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[2]">GTX_CHANNEL:RXDLY_LCFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[3]">GTX_CHANNEL:DRPA0[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[3]">GTX_CHANNEL:RXDLY_LCFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[4]">GTX_CHANNEL:CLK_COR_SEQ_2_1[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[4]">GTX_CHANNEL:DRP48[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[5]">GTX_CHANNEL:CLK_COR_SEQ_2_1[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[5]">GTX_CHANNEL:DRP48[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[4]">GTX_CHANNEL:DRPA0[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[4]">GTX_CHANNEL:RXDLY_LCFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[5]">GTX_CHANNEL:DRPA0[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[5]">GTX_CHANNEL:RXDLY_LCFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[6]">GTX_CHANNEL:CLK_COR_SEQ_2_1[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[6]">GTX_CHANNEL:DRP48[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[7]">GTX_CHANNEL:CLK_COR_SEQ_2_1[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[7]">GTX_CHANNEL:DRP48[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[6]">GTX_CHANNEL:DRPA0[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[6]">GTX_CHANNEL:RXDLY_LCFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[7]">GTX_CHANNEL:DRPA0[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[7]">GTX_CHANNEL:RXDLY_LCFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[8]">GTX_CHANNEL:CLK_COR_SEQ_2_1[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[8]">GTX_CHANNEL:DRP48[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1" title="GTX_CHANNEL:CLK_COR_SEQ_2_1[9]">GTX_CHANNEL:CLK_COR_SEQ_2_1[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[9]">GTX_CHANNEL:DRP48[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[8]">GTX_CHANNEL:DRPA0[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG" title="GTX_CHANNEL:RXDLY_LCFG[8]">GTX_CHANNEL:RXDLY_LCFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[9]">GTX_CHANNEL:DRPA0[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[0]">GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[10]">GTX_CHANNEL:DRP48[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[1]">GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[11]">GTX_CHANNEL:DRP48[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[10]">GTX_CHANNEL:DRPA0[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[11]">GTX_CHANNEL:DRPA0[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[2]">GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[12]">GTX_CHANNEL:DRP48[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE" title="GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[3]">GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[13]">GTX_CHANNEL:DRP48[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[12]">GTX_CHANNEL:DRPA0[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[13]">GTX_CHANNEL:DRPA0[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_USE" title="GTX_CHANNEL:CLK_COR_SEQ_2_USE">GTX_CHANNEL:CLK_COR_SEQ_2_USE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[14]">GTX_CHANNEL:DRP48[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48" title="GTX_CHANNEL:DRP48[15]">GTX_CHANNEL:DRP48[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[14]">GTX_CHANNEL:DRPA0[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0" title="GTX_CHANNEL:DRPA0[15]">GTX_CHANNEL:DRPA0[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[0]">GTX_CHANNEL:CLK_COR_SEQ_2_2[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[0]">GTX_CHANNEL:DRP49[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[1]">GTX_CHANNEL:CLK_COR_SEQ_2_2[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[1]">GTX_CHANNEL:DRP49[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[0]">GTX_CHANNEL:DRPA1[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[0]">GTX_CHANNEL:RXPH_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[1]">GTX_CHANNEL:DRPA1[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[1]">GTX_CHANNEL:RXPH_CFG[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[2]">GTX_CHANNEL:CLK_COR_SEQ_2_2[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[2]">GTX_CHANNEL:DRP49[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[3]">GTX_CHANNEL:CLK_COR_SEQ_2_2[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[3]">GTX_CHANNEL:DRP49[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[2]">GTX_CHANNEL:DRPA1[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[2]">GTX_CHANNEL:RXPH_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[3]">GTX_CHANNEL:DRPA1[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[3]">GTX_CHANNEL:RXPH_CFG[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[4]">GTX_CHANNEL:CLK_COR_SEQ_2_2[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[4]">GTX_CHANNEL:DRP49[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[5]">GTX_CHANNEL:CLK_COR_SEQ_2_2[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[5]">GTX_CHANNEL:DRP49[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[4]">GTX_CHANNEL:DRPA1[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[4]">GTX_CHANNEL:RXPH_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[5]">GTX_CHANNEL:DRPA1[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[5]">GTX_CHANNEL:RXPH_CFG[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[6]">GTX_CHANNEL:CLK_COR_SEQ_2_2[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[6]">GTX_CHANNEL:DRP49[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[7]">GTX_CHANNEL:CLK_COR_SEQ_2_2[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[7]">GTX_CHANNEL:DRP49[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[6]">GTX_CHANNEL:DRPA1[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[6]">GTX_CHANNEL:RXPH_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[7]">GTX_CHANNEL:DRPA1[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[7]">GTX_CHANNEL:RXPH_CFG[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[8]">GTX_CHANNEL:CLK_COR_SEQ_2_2[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[8]">GTX_CHANNEL:DRP49[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2" title="GTX_CHANNEL:CLK_COR_SEQ_2_2[9]">GTX_CHANNEL:CLK_COR_SEQ_2_2[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[9]">GTX_CHANNEL:DRP49[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[8]">GTX_CHANNEL:DRPA1[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[8]">GTX_CHANNEL:RXPH_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[9]">GTX_CHANNEL:DRPA1[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[9]">GTX_CHANNEL:RXPH_CFG[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_LEN" title="GTX_CHANNEL:CLK_COR_SEQ_LEN[0]">GTX_CHANNEL:CLK_COR_SEQ_LEN[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[10]">GTX_CHANNEL:DRP49[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_LEN" title="GTX_CHANNEL:CLK_COR_SEQ_LEN[1]">GTX_CHANNEL:CLK_COR_SEQ_LEN[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[11]">GTX_CHANNEL:DRP49[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[10]">GTX_CHANNEL:DRPA1[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[10]">GTX_CHANNEL:RXPH_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[11]">GTX_CHANNEL:DRPA1[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[11]">GTX_CHANNEL:RXPH_CFG[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_PRECEDENCE" title="GTX_CHANNEL:CLK_COR_PRECEDENCE">GTX_CHANNEL:CLK_COR_PRECEDENCE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[12]">GTX_CHANNEL:DRP49[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_KEEP_IDLE" title="GTX_CHANNEL:CLK_COR_KEEP_IDLE">GTX_CHANNEL:CLK_COR_KEEP_IDLE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[13]">GTX_CHANNEL:DRP49[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[12]">GTX_CHANNEL:DRPA1[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[12]">GTX_CHANNEL:RXPH_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[13]">GTX_CHANNEL:DRPA1[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[13]">GTX_CHANNEL:RXPH_CFG[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_INSERT_IDLE_FLAG" title="GTX_CHANNEL:CLK_COR_INSERT_IDLE_FLAG">GTX_CHANNEL:CLK_COR_INSERT_IDLE_FLAG</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[14]">GTX_CHANNEL:DRP49[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49" title="GTX_CHANNEL:DRP49[15]">GTX_CHANNEL:DRP49[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[14]">GTX_CHANNEL:DRPA1[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[14]">GTX_CHANNEL:RXPH_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1" title="GTX_CHANNEL:DRPA1[15]">GTX_CHANNEL:DRPA1[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[15]">GTX_CHANNEL:RXPH_CFG[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[0]">GTX_CHANNEL:CLK_COR_SEQ_2_3[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[0]">GTX_CHANNEL:DRP4A[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[1]">GTX_CHANNEL:CLK_COR_SEQ_2_3[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[1]">GTX_CHANNEL:DRP4A[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[0]">GTX_CHANNEL:DRPA2[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[16]">GTX_CHANNEL:RXPH_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[1]">GTX_CHANNEL:DRPA2[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[17]">GTX_CHANNEL:RXPH_CFG[17]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[2]">GTX_CHANNEL:CLK_COR_SEQ_2_3[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[2]">GTX_CHANNEL:DRP4A[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[3]">GTX_CHANNEL:CLK_COR_SEQ_2_3[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[3]">GTX_CHANNEL:DRP4A[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[2]">GTX_CHANNEL:DRPA2[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[18]">GTX_CHANNEL:RXPH_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[3]">GTX_CHANNEL:DRPA2[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[19]">GTX_CHANNEL:RXPH_CFG[19]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[4]">GTX_CHANNEL:CLK_COR_SEQ_2_3[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[4]">GTX_CHANNEL:DRP4A[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[5]">GTX_CHANNEL:CLK_COR_SEQ_2_3[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[5]">GTX_CHANNEL:DRP4A[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[4]">GTX_CHANNEL:DRPA2[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[20]">GTX_CHANNEL:RXPH_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[5]">GTX_CHANNEL:DRPA2[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[21]">GTX_CHANNEL:RXPH_CFG[21]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[6]">GTX_CHANNEL:CLK_COR_SEQ_2_3[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[6]">GTX_CHANNEL:DRP4A[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[7]">GTX_CHANNEL:CLK_COR_SEQ_2_3[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[7]">GTX_CHANNEL:DRP4A[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[6]">GTX_CHANNEL:DRPA2[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[22]">GTX_CHANNEL:RXPH_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[7]">GTX_CHANNEL:DRPA2[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG" title="GTX_CHANNEL:RXPH_CFG[23]">GTX_CHANNEL:RXPH_CFG[23]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[8]">GTX_CHANNEL:CLK_COR_SEQ_2_3[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[8]">GTX_CHANNEL:DRP4A[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3" title="GTX_CHANNEL:CLK_COR_SEQ_2_3[9]">GTX_CHANNEL:CLK_COR_SEQ_2_3[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[9]">GTX_CHANNEL:DRP4A[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[8]">GTX_CHANNEL:DRPA2[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[9]">GTX_CHANNEL:DRPA2[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[10]">GTX_CHANNEL:DRP4A[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[11]">GTX_CHANNEL:DRP4A[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[10]">GTX_CHANNEL:DRPA2[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[11]">GTX_CHANNEL:DRPA2[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[12]">GTX_CHANNEL:DRP4A[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[13]">GTX_CHANNEL:DRP4A[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[12]">GTX_CHANNEL:DRPA2[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[13]">GTX_CHANNEL:DRPA2[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[14]">GTX_CHANNEL:DRP4A[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A" title="GTX_CHANNEL:DRP4A[15]">GTX_CHANNEL:DRP4A[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[14]">GTX_CHANNEL:DRPA2[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2" title="GTX_CHANNEL:DRPA2[15]">GTX_CHANNEL:DRPA2[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[0]">GTX_CHANNEL:CLK_COR_SEQ_2_4[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[0]">GTX_CHANNEL:DRP4B[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[1]">GTX_CHANNEL:CLK_COR_SEQ_2_4[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[1]">GTX_CHANNEL:DRP4B[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[0]">GTX_CHANNEL:DRPA3[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[0]">GTX_CHANNEL:RXPHDLY_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[1]">GTX_CHANNEL:DRPA3[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[1]">GTX_CHANNEL:RXPHDLY_CFG[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[2]">GTX_CHANNEL:CLK_COR_SEQ_2_4[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[2]">GTX_CHANNEL:DRP4B[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[3]">GTX_CHANNEL:CLK_COR_SEQ_2_4[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[3]">GTX_CHANNEL:DRP4B[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[2]">GTX_CHANNEL:DRPA3[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[2]">GTX_CHANNEL:RXPHDLY_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[3]">GTX_CHANNEL:DRPA3[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[3]">GTX_CHANNEL:RXPHDLY_CFG[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[4]">GTX_CHANNEL:CLK_COR_SEQ_2_4[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[4]">GTX_CHANNEL:DRP4B[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[5]">GTX_CHANNEL:CLK_COR_SEQ_2_4[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[5]">GTX_CHANNEL:DRP4B[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[4]">GTX_CHANNEL:DRPA3[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[4]">GTX_CHANNEL:RXPHDLY_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[5]">GTX_CHANNEL:DRPA3[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[5]">GTX_CHANNEL:RXPHDLY_CFG[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[6]">GTX_CHANNEL:CLK_COR_SEQ_2_4[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[6]">GTX_CHANNEL:DRP4B[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[7]">GTX_CHANNEL:CLK_COR_SEQ_2_4[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[7]">GTX_CHANNEL:DRP4B[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[6]">GTX_CHANNEL:DRPA3[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[6]">GTX_CHANNEL:RXPHDLY_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[7]">GTX_CHANNEL:DRPA3[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[7]">GTX_CHANNEL:RXPHDLY_CFG[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[8]">GTX_CHANNEL:CLK_COR_SEQ_2_4[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[8]">GTX_CHANNEL:DRP4B[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4" title="GTX_CHANNEL:CLK_COR_SEQ_2_4[9]">GTX_CHANNEL:CLK_COR_SEQ_2_4[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[9]">GTX_CHANNEL:DRP4B[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[8]">GTX_CHANNEL:DRPA3[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[8]">GTX_CHANNEL:RXPHDLY_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[9]">GTX_CHANNEL:DRPA3[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[9]">GTX_CHANNEL:RXPHDLY_CFG[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[10]">GTX_CHANNEL:DRP4B[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[11]">GTX_CHANNEL:DRP4B[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[10]">GTX_CHANNEL:DRPA3[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[10]">GTX_CHANNEL:RXPHDLY_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[11]">GTX_CHANNEL:DRPA3[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[11]">GTX_CHANNEL:RXPHDLY_CFG[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[12]">GTX_CHANNEL:DRP4B[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[13]">GTX_CHANNEL:DRP4B[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[12]">GTX_CHANNEL:DRPA3[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[12]">GTX_CHANNEL:RXPHDLY_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[13]">GTX_CHANNEL:DRPA3[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[13]">GTX_CHANNEL:RXPHDLY_CFG[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[14]">GTX_CHANNEL:DRP4B[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B" title="GTX_CHANNEL:DRP4B[15]">GTX_CHANNEL:DRP4B[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXGEARBOX_EN" title="GTX_CHANNEL:RXGEARBOX_EN">GTX_CHANNEL:RXGEARBOX_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[14]">GTX_CHANNEL:DRPA3[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[14]">GTX_CHANNEL:RXPHDLY_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3" title="GTX_CHANNEL:DRPA3[15]">GTX_CHANNEL:DRPA3[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[15]">GTX_CHANNEL:RXPHDLY_CFG[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[0]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[0]">GTX_CHANNEL:DRP4C[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[1]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[1]">GTX_CHANNEL:DRP4C[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[0]">GTX_CHANNEL:DRPA4[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[16]">GTX_CHANNEL:RXPHDLY_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[1]">GTX_CHANNEL:DRPA4[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[17]">GTX_CHANNEL:RXPHDLY_CFG[17]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[2]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[2]">GTX_CHANNEL:DRP4C[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[3]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[3]">GTX_CHANNEL:DRP4C[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[2]">GTX_CHANNEL:DRPA4[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[18]">GTX_CHANNEL:RXPHDLY_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[3]">GTX_CHANNEL:DRPA4[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[19]">GTX_CHANNEL:RXPHDLY_CFG[19]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[4]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[4]">GTX_CHANNEL:DRP4C[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[5]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[5]">GTX_CHANNEL:DRP4C[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[4]">GTX_CHANNEL:DRPA4[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[20]">GTX_CHANNEL:RXPHDLY_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[5]">GTX_CHANNEL:DRPA4[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[21]">GTX_CHANNEL:RXPHDLY_CFG[21]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[6]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[6]">GTX_CHANNEL:DRP4C[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[7]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[7]">GTX_CHANNEL:DRP4C[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[6]">GTX_CHANNEL:DRPA4[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[22]">GTX_CHANNEL:RXPHDLY_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[7]">GTX_CHANNEL:DRPA4[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG" title="GTX_CHANNEL:RXPHDLY_CFG[23]">GTX_CHANNEL:RXPHDLY_CFG[23]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[8]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[8]">GTX_CHANNEL:DRP4C[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_1[9]">GTX_CHANNEL:CHAN_BOND_SEQ_1_1[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[9]">GTX_CHANNEL:DRP4C[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[8]">GTX_CHANNEL:DRPA4[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[9]">GTX_CHANNEL:DRPA4[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[10]">GTX_CHANNEL:DRP4C[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[11]">GTX_CHANNEL:DRP4C[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[10]">GTX_CHANNEL:DRPA4[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[11]">GTX_CHANNEL:DRPA4[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[0]">GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[12]">GTX_CHANNEL:DRP4C[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[1]">GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[13]">GTX_CHANNEL:DRP4C[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[12]">GTX_CHANNEL:DRPA4[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[13]">GTX_CHANNEL:DRPA4[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[2]">GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[14]">GTX_CHANNEL:DRP4C[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[3]">GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C" title="GTX_CHANNEL:DRP4C[15]">GTX_CHANNEL:DRP4C[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[14]">GTX_CHANNEL:DRPA4[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4" title="GTX_CHANNEL:DRPA4[15]">GTX_CHANNEL:DRPA4[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[0]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[0]">GTX_CHANNEL:DRP4D[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[1]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[1]">GTX_CHANNEL:DRP4D[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[0]">GTX_CHANNEL:DRPA5[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[0]">GTX_CHANNEL:RX_DEBUG_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[1]">GTX_CHANNEL:DRPA5[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[1]">GTX_CHANNEL:RX_DEBUG_CFG[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[2]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[2]">GTX_CHANNEL:DRP4D[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[3]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[3]">GTX_CHANNEL:DRP4D[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[2]">GTX_CHANNEL:DRPA5[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[2]">GTX_CHANNEL:RX_DEBUG_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[3]">GTX_CHANNEL:DRPA5[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[3]">GTX_CHANNEL:RX_DEBUG_CFG[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[4]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[4]">GTX_CHANNEL:DRP4D[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[5]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[5]">GTX_CHANNEL:DRP4D[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[4]">GTX_CHANNEL:DRPA5[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[4]">GTX_CHANNEL:RX_DEBUG_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[5]">GTX_CHANNEL:DRPA5[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[5]">GTX_CHANNEL:RX_DEBUG_CFG[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[6]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[6]">GTX_CHANNEL:DRP4D[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[7]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[7]">GTX_CHANNEL:DRP4D[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[6]">GTX_CHANNEL:DRPA5[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[6]">GTX_CHANNEL:RX_DEBUG_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[7]">GTX_CHANNEL:DRPA5[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[7]">GTX_CHANNEL:RX_DEBUG_CFG[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[8]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[8]">GTX_CHANNEL:DRP4D[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_2[9]">GTX_CHANNEL:CHAN_BOND_SEQ_1_2[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[9]">GTX_CHANNEL:DRP4D[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[8]">GTX_CHANNEL:DRPA5[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[8]">GTX_CHANNEL:RX_DEBUG_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[9]">GTX_CHANNEL:DRPA5[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[9]">GTX_CHANNEL:RX_DEBUG_CFG[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[10]">GTX_CHANNEL:DRP4D[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[11]">GTX_CHANNEL:DRP4D[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[10]">GTX_CHANNEL:DRPA5[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[10]">GTX_CHANNEL:RX_DEBUG_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[11]">GTX_CHANNEL:DRPA5[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG" title="GTX_CHANNEL:RX_DEBUG_CFG[11]">GTX_CHANNEL:RX_DEBUG_CFG[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[12]">GTX_CHANNEL:DRP4D[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[13]">GTX_CHANNEL:DRP4D[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[12]">GTX_CHANNEL:DRPA5[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[13]">GTX_CHANNEL:DRPA5[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_LEN" title="GTX_CHANNEL:CHAN_BOND_SEQ_LEN[0]">GTX_CHANNEL:CHAN_BOND_SEQ_LEN[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[14]">GTX_CHANNEL:DRP4D[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_LEN" title="GTX_CHANNEL:CHAN_BOND_SEQ_LEN[1]">GTX_CHANNEL:CHAN_BOND_SEQ_LEN[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D" title="GTX_CHANNEL:DRP4D[15]">GTX_CHANNEL:DRP4D[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[14]">GTX_CHANNEL:DRPA5[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5" title="GTX_CHANNEL:DRPA5[15]">GTX_CHANNEL:DRPA5[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[0]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[0]">GTX_CHANNEL:DRP4E[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[1]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[1]">GTX_CHANNEL:DRP4E[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[0]">GTX_CHANNEL:DRPA6[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[0]">GTX_CHANNEL:ES_PMA_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[1]">GTX_CHANNEL:DRPA6[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[1]">GTX_CHANNEL:ES_PMA_CFG[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[2]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[2]">GTX_CHANNEL:DRP4E[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[3]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[3]">GTX_CHANNEL:DRP4E[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[2]">GTX_CHANNEL:DRPA6[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[2]">GTX_CHANNEL:ES_PMA_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[3]">GTX_CHANNEL:DRPA6[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[3]">GTX_CHANNEL:ES_PMA_CFG[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[4]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[4]">GTX_CHANNEL:DRP4E[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[5]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[5]">GTX_CHANNEL:DRP4E[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[4]">GTX_CHANNEL:DRPA6[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[4]">GTX_CHANNEL:ES_PMA_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[5]">GTX_CHANNEL:DRPA6[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[5]">GTX_CHANNEL:ES_PMA_CFG[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[6]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[6]">GTX_CHANNEL:DRP4E[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[7]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[7]">GTX_CHANNEL:DRP4E[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[6]">GTX_CHANNEL:DRPA6[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[6]">GTX_CHANNEL:ES_PMA_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[7]">GTX_CHANNEL:DRPA6[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[7]">GTX_CHANNEL:ES_PMA_CFG[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[8]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[8]">GTX_CHANNEL:DRP4E[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_3[9]">GTX_CHANNEL:CHAN_BOND_SEQ_1_3[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[9]">GTX_CHANNEL:DRP4E[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[8]">GTX_CHANNEL:DRPA6[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[8]">GTX_CHANNEL:ES_PMA_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[9]">GTX_CHANNEL:DRPA6[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG" title="GTX_CHANNEL:ES_PMA_CFG[9]">GTX_CHANNEL:ES_PMA_CFG[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[10]">GTX_CHANNEL:DRP4E[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[11]">GTX_CHANNEL:DRP4E[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[10]">GTX_CHANNEL:DRPA6[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[11]">GTX_CHANNEL:DRPA6[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[12]">GTX_CHANNEL:DRP4E[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[13]">GTX_CHANNEL:DRP4E[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[12]">GTX_CHANNEL:DRPA6[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[13]">GTX_CHANNEL:DRPA6[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[14]">GTX_CHANNEL:DRP4E[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_KEEP_ALIGN" title="GTX_CHANNEL:CHAN_BOND_KEEP_ALIGN">GTX_CHANNEL:CHAN_BOND_KEEP_ALIGN</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E" title="GTX_CHANNEL:DRP4E[15]">GTX_CHANNEL:DRP4E[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[14]">GTX_CHANNEL:DRPA6[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6" title="GTX_CHANNEL:DRPA6[15]">GTX_CHANNEL:DRPA6[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[0]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[0]">GTX_CHANNEL:DRP4F[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[1]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[1]">GTX_CHANNEL:DRP4F[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[0]">GTX_CHANNEL:DRPA7[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[0]">GTX_CHANNEL:RXCDR_LOCK_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[1]">GTX_CHANNEL:DRPA7[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[1]">GTX_CHANNEL:RXCDR_LOCK_CFG[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[2]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[2]">GTX_CHANNEL:DRP4F[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[3]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[3]">GTX_CHANNEL:DRP4F[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[2]">GTX_CHANNEL:DRPA7[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[2]">GTX_CHANNEL:RXCDR_LOCK_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[3]">GTX_CHANNEL:DRPA7[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[3]">GTX_CHANNEL:RXCDR_LOCK_CFG[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[4]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[4]">GTX_CHANNEL:DRP4F[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[5]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[5]">GTX_CHANNEL:DRP4F[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[4]">GTX_CHANNEL:DRPA7[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[4]">GTX_CHANNEL:RXCDR_LOCK_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[5]">GTX_CHANNEL:DRPA7[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG" title="GTX_CHANNEL:RXCDR_LOCK_CFG[5]">GTX_CHANNEL:RXCDR_LOCK_CFG[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[6]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[6]">GTX_CHANNEL:DRP4F[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[7]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[7]">GTX_CHANNEL:DRP4F[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[6]">GTX_CHANNEL:DRPA7[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME" title="GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[0]">GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[7]">GTX_CHANNEL:DRPA7[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME" title="GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[1]">GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[8]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[8]">GTX_CHANNEL:DRP4F[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_1_4[9]">GTX_CHANNEL:CHAN_BOND_SEQ_1_4[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[9]">GTX_CHANNEL:DRP4F[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[8]">GTX_CHANNEL:DRPA7[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME" title="GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[2]">GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[9]">GTX_CHANNEL:DRPA7[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME" title="GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[3]">GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[3]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[10]">GTX_CHANNEL:DRP4F[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[11]">GTX_CHANNEL:DRP4F[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[10]">GTX_CHANNEL:DRPA7[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME" title="GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[4]">GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[11]">GTX_CHANNEL:DRPA7[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_HOLD_DURING_EIDLE" title="GTX_CHANNEL:RXCDR_HOLD_DURING_EIDLE">GTX_CHANNEL:RXCDR_HOLD_DURING_EIDLE</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[12]">GTX_CHANNEL:DRP4F[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[13]">GTX_CHANNEL:DRP4F[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[12]">GTX_CHANNEL:DRPA7[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_FR_RESET_ON_EIDLE" title="GTX_CHANNEL:RXCDR_FR_RESET_ON_EIDLE">GTX_CHANNEL:RXCDR_FR_RESET_ON_EIDLE</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[13]">GTX_CHANNEL:DRPA7[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PH_RESET_ON_EIDLE" title="GTX_CHANNEL:RXCDR_PH_RESET_ON_EIDLE">GTX_CHANNEL:RXCDR_PH_RESET_ON_EIDLE</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[14]">GTX_CHANNEL:DRP4F[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F" title="GTX_CHANNEL:DRP4F[15]">GTX_CHANNEL:DRP4F[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[14]">GTX_CHANNEL:DRPA7[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7" title="GTX_CHANNEL:DRPA7[15]">GTX_CHANNEL:DRPA7[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="33">GTX_CHANNEL bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="32">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[0]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[0]">GTX_CHANNEL:DRP50[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[1]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[1]">GTX_CHANNEL:DRP50[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[0]">GTX_CHANNEL:DRPA8[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[0]">GTX_CHANNEL:RXCDR_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[1]">GTX_CHANNEL:DRPA8[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[1]">GTX_CHANNEL:RXCDR_CFG[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[2]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[2]">GTX_CHANNEL:DRP50[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[3]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[3]">GTX_CHANNEL:DRP50[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[2]">GTX_CHANNEL:DRPA8[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[2]">GTX_CHANNEL:RXCDR_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[3]">GTX_CHANNEL:DRPA8[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[3]">GTX_CHANNEL:RXCDR_CFG[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[4]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[4]">GTX_CHANNEL:DRP50[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[5]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[5]">GTX_CHANNEL:DRP50[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[4]">GTX_CHANNEL:DRPA8[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[4]">GTX_CHANNEL:RXCDR_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[5]">GTX_CHANNEL:DRPA8[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[5]">GTX_CHANNEL:RXCDR_CFG[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[6]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[6]">GTX_CHANNEL:DRP50[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[7]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[7]">GTX_CHANNEL:DRP50[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[6]">GTX_CHANNEL:DRPA8[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[6]">GTX_CHANNEL:RXCDR_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[7]">GTX_CHANNEL:DRPA8[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[7]">GTX_CHANNEL:RXCDR_CFG[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[8]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[8]">GTX_CHANNEL:DRP50[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_1[9]">GTX_CHANNEL:CHAN_BOND_SEQ_2_1[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[9]">GTX_CHANNEL:DRP50[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[8]">GTX_CHANNEL:DRPA8[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[8]">GTX_CHANNEL:RXCDR_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[9]">GTX_CHANNEL:DRPA8[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[9]">GTX_CHANNEL:RXCDR_CFG[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[10]">GTX_CHANNEL:DRP50[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_USE" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_USE">GTX_CHANNEL:CHAN_BOND_SEQ_2_USE</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[11]">GTX_CHANNEL:DRP50[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[10]">GTX_CHANNEL:DRPA8[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[10]">GTX_CHANNEL:RXCDR_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[11]">GTX_CHANNEL:DRPA8[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[11]">GTX_CHANNEL:RXCDR_CFG[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[0]">GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[12]">GTX_CHANNEL:DRP50[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[1]">GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[13]">GTX_CHANNEL:DRP50[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[12]">GTX_CHANNEL:DRPA8[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[12]">GTX_CHANNEL:RXCDR_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[13]">GTX_CHANNEL:DRPA8[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[13]">GTX_CHANNEL:RXCDR_CFG[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[2]">GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[14]">GTX_CHANNEL:DRP50[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[3]">GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50" title="GTX_CHANNEL:DRP50[15]">GTX_CHANNEL:DRP50[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[14]">GTX_CHANNEL:DRPA8[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[14]">GTX_CHANNEL:RXCDR_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8" title="GTX_CHANNEL:DRPA8[15]">GTX_CHANNEL:DRPA8[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[15]">GTX_CHANNEL:RXCDR_CFG[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[0]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[0]">GTX_CHANNEL:DRP51[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[1]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[1]">GTX_CHANNEL:DRP51[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[0]">GTX_CHANNEL:DRPA9[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[16]">GTX_CHANNEL:RXCDR_CFG[16]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[1]">GTX_CHANNEL:DRPA9[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[17]">GTX_CHANNEL:RXCDR_CFG[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[2]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[2]">GTX_CHANNEL:DRP51[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[3]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[3]">GTX_CHANNEL:DRP51[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[2]">GTX_CHANNEL:DRPA9[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[18]">GTX_CHANNEL:RXCDR_CFG[18]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[3]">GTX_CHANNEL:DRPA9[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[19]">GTX_CHANNEL:RXCDR_CFG[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[4]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[4]">GTX_CHANNEL:DRP51[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[5]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[5]">GTX_CHANNEL:DRP51[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[4]">GTX_CHANNEL:DRPA9[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[20]">GTX_CHANNEL:RXCDR_CFG[20]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[5]">GTX_CHANNEL:DRPA9[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[21]">GTX_CHANNEL:RXCDR_CFG[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[6]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[6]">GTX_CHANNEL:DRP51[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[7]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[7]">GTX_CHANNEL:DRP51[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[6]">GTX_CHANNEL:DRPA9[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[22]">GTX_CHANNEL:RXCDR_CFG[22]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[7]">GTX_CHANNEL:DRPA9[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[23]">GTX_CHANNEL:RXCDR_CFG[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[8]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[8]">GTX_CHANNEL:DRP51[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_2[9]">GTX_CHANNEL:CHAN_BOND_SEQ_2_2[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[9]">GTX_CHANNEL:DRP51[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[8]">GTX_CHANNEL:DRPA9[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[24]">GTX_CHANNEL:RXCDR_CFG[24]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[9]">GTX_CHANNEL:DRPA9[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[25]">GTX_CHANNEL:RXCDR_CFG[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[10]">GTX_CHANNEL:DRP51[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[11]">GTX_CHANNEL:DRP51[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_EN" title="GTX_CHANNEL:FTS_LANE_DESKEW_EN">GTX_CHANNEL:FTS_LANE_DESKEW_EN</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[10]">GTX_CHANNEL:DRPA9[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[26]">GTX_CHANNEL:RXCDR_CFG[26]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[11]">GTX_CHANNEL:DRPA9[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[27]">GTX_CHANNEL:RXCDR_CFG[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[12]">GTX_CHANNEL:DRP51[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_CFG" title="GTX_CHANNEL:FTS_LANE_DESKEW_CFG[0]">GTX_CHANNEL:FTS_LANE_DESKEW_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[13]">GTX_CHANNEL:DRP51[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_CFG" title="GTX_CHANNEL:FTS_LANE_DESKEW_CFG[1]">GTX_CHANNEL:FTS_LANE_DESKEW_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[12]">GTX_CHANNEL:DRPA9[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[28]">GTX_CHANNEL:RXCDR_CFG[28]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[13]">GTX_CHANNEL:DRPA9[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[29]">GTX_CHANNEL:RXCDR_CFG[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[14]">GTX_CHANNEL:DRP51[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_CFG" title="GTX_CHANNEL:FTS_LANE_DESKEW_CFG[2]">GTX_CHANNEL:FTS_LANE_DESKEW_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51" title="GTX_CHANNEL:DRP51[15]">GTX_CHANNEL:DRP51[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_CFG" title="GTX_CHANNEL:FTS_LANE_DESKEW_CFG[3]">GTX_CHANNEL:FTS_LANE_DESKEW_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[14]">GTX_CHANNEL:DRPA9[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[30]">GTX_CHANNEL:RXCDR_CFG[30]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9" title="GTX_CHANNEL:DRPA9[15]">GTX_CHANNEL:DRPA9[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[31]">GTX_CHANNEL:RXCDR_CFG[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[0]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[0]">GTX_CHANNEL:DRP52[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[1]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[1]">GTX_CHANNEL:DRP52[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[0]">GTX_CHANNEL:DRPAA[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[32]">GTX_CHANNEL:RXCDR_CFG[32]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[1]">GTX_CHANNEL:DRPAA[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[33]">GTX_CHANNEL:RXCDR_CFG[33]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[2]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[2]">GTX_CHANNEL:DRP52[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[3]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[3]">GTX_CHANNEL:DRP52[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[2]">GTX_CHANNEL:DRPAA[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[34]">GTX_CHANNEL:RXCDR_CFG[34]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[3]">GTX_CHANNEL:DRPAA[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[35]">GTX_CHANNEL:RXCDR_CFG[35]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[4]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[4]">GTX_CHANNEL:DRP52[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[5]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[5]">GTX_CHANNEL:DRP52[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[4]">GTX_CHANNEL:DRPAA[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[36]">GTX_CHANNEL:RXCDR_CFG[36]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[5]">GTX_CHANNEL:DRPAA[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[37]">GTX_CHANNEL:RXCDR_CFG[37]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[6]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[6]">GTX_CHANNEL:DRP52[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[7]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[7]">GTX_CHANNEL:DRP52[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[6]">GTX_CHANNEL:DRPAA[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[38]">GTX_CHANNEL:RXCDR_CFG[38]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[7]">GTX_CHANNEL:DRPAA[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[39]">GTX_CHANNEL:RXCDR_CFG[39]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[8]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[8]">GTX_CHANNEL:DRP52[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_3[9]">GTX_CHANNEL:CHAN_BOND_SEQ_2_3[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[9]">GTX_CHANNEL:DRP52[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[8]">GTX_CHANNEL:DRPAA[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[40]">GTX_CHANNEL:RXCDR_CFG[40]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[9]">GTX_CHANNEL:DRPAA[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[41]">GTX_CHANNEL:RXCDR_CFG[41]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[10]">GTX_CHANNEL:DRP52[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CBCC_DATA_SOURCE_SEL" title="GTX_CHANNEL:CBCC_DATA_SOURCE_SEL">GTX_CHANNEL:CBCC_DATA_SOURCE_SEL</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[11]">GTX_CHANNEL:DRP52[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[10]">GTX_CHANNEL:DRPAA[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[42]">GTX_CHANNEL:RXCDR_CFG[42]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[11]">GTX_CHANNEL:DRPAA[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[43]">GTX_CHANNEL:RXCDR_CFG[43]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[12]">GTX_CHANNEL:DRP52[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE" title="GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[0]">GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[13]">GTX_CHANNEL:DRP52[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE" title="GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[1]">GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[12]">GTX_CHANNEL:DRPAA[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[44]">GTX_CHANNEL:RXCDR_CFG[44]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[13]">GTX_CHANNEL:DRPAA[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[45]">GTX_CHANNEL:RXCDR_CFG[45]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[14]">GTX_CHANNEL:DRP52[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE" title="GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[2]">GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52" title="GTX_CHANNEL:DRP52[15]">GTX_CHANNEL:DRP52[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE" title="GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[3]">GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[14]">GTX_CHANNEL:DRPAA[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[46]">GTX_CHANNEL:RXCDR_CFG[46]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA" title="GTX_CHANNEL:DRPAA[15]">GTX_CHANNEL:DRPAA[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[47]">GTX_CHANNEL:RXCDR_CFG[47]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[0]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[0]">GTX_CHANNEL:DRP53[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[1]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[1]">GTX_CHANNEL:DRP53[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[0]">GTX_CHANNEL:DRPAB[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[48]">GTX_CHANNEL:RXCDR_CFG[48]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[1]">GTX_CHANNEL:DRPAB[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[49]">GTX_CHANNEL:RXCDR_CFG[49]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[2]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[2]">GTX_CHANNEL:DRP53[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[3]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[3]">GTX_CHANNEL:DRP53[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[2]">GTX_CHANNEL:DRPAB[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[50]">GTX_CHANNEL:RXCDR_CFG[50]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[3]">GTX_CHANNEL:DRPAB[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[51]">GTX_CHANNEL:RXCDR_CFG[51]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[4]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[4]">GTX_CHANNEL:DRP53[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[5]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[5]">GTX_CHANNEL:DRP53[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[4]">GTX_CHANNEL:DRPAB[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[52]">GTX_CHANNEL:RXCDR_CFG[52]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[5]">GTX_CHANNEL:DRPAB[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[53]">GTX_CHANNEL:RXCDR_CFG[53]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[6]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[6]">GTX_CHANNEL:DRP53[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[7]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[7]">GTX_CHANNEL:DRP53[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[6]">GTX_CHANNEL:DRPAB[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[54]">GTX_CHANNEL:RXCDR_CFG[54]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[7]">GTX_CHANNEL:DRPAB[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[55]">GTX_CHANNEL:RXCDR_CFG[55]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[8]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[8]">GTX_CHANNEL:DRP53[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4" title="GTX_CHANNEL:CHAN_BOND_SEQ_2_4[9]">GTX_CHANNEL:CHAN_BOND_SEQ_2_4[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[9]">GTX_CHANNEL:DRP53[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[8]">GTX_CHANNEL:DRPAB[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[56]">GTX_CHANNEL:RXCDR_CFG[56]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[9]">GTX_CHANNEL:DRPAB[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[57]">GTX_CHANNEL:RXCDR_CFG[57]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[10]">GTX_CHANNEL:DRP53[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[11]">GTX_CHANNEL:DRP53[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[10]">GTX_CHANNEL:DRPAB[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[58]">GTX_CHANNEL:RXCDR_CFG[58]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[11]">GTX_CHANNEL:DRPAB[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[59]">GTX_CHANNEL:RXCDR_CFG[59]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_MAX_SKEW" title="GTX_CHANNEL:CHAN_BOND_MAX_SKEW[0]">GTX_CHANNEL:CHAN_BOND_MAX_SKEW[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[12]">GTX_CHANNEL:DRP53[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_MAX_SKEW" title="GTX_CHANNEL:CHAN_BOND_MAX_SKEW[1]">GTX_CHANNEL:CHAN_BOND_MAX_SKEW[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[13]">GTX_CHANNEL:DRP53[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[12]">GTX_CHANNEL:DRPAB[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[60]">GTX_CHANNEL:RXCDR_CFG[60]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[13]">GTX_CHANNEL:DRPAB[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[61]">GTX_CHANNEL:RXCDR_CFG[61]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_MAX_SKEW" title="GTX_CHANNEL:CHAN_BOND_MAX_SKEW[2]">GTX_CHANNEL:CHAN_BOND_MAX_SKEW[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[14]">GTX_CHANNEL:DRP53[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_MAX_SKEW" title="GTX_CHANNEL:CHAN_BOND_MAX_SKEW[3]">GTX_CHANNEL:CHAN_BOND_MAX_SKEW[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53" title="GTX_CHANNEL:DRP53[15]">GTX_CHANNEL:DRP53[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[14]">GTX_CHANNEL:DRPAB[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[62]">GTX_CHANNEL:RXCDR_CFG[62]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB" title="GTX_CHANNEL:DRPAB[15]">GTX_CHANNEL:DRPAB[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[63]">GTX_CHANNEL:RXCDR_CFG[63]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[0]">GTX_CHANNEL:DRP54[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[0]">GTX_CHANNEL:RXDLY_TAP_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[1]">GTX_CHANNEL:DRP54[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[1]">GTX_CHANNEL:RXDLY_TAP_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[0]">GTX_CHANNEL:DRPAC[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[64]">GTX_CHANNEL:RXCDR_CFG[64]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[1]">GTX_CHANNEL:DRPAC[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[65]">GTX_CHANNEL:RXCDR_CFG[65]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[2]">GTX_CHANNEL:DRP54[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[2]">GTX_CHANNEL:RXDLY_TAP_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[3]">GTX_CHANNEL:DRP54[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[3]">GTX_CHANNEL:RXDLY_TAP_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[2]">GTX_CHANNEL:DRPAC[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[66]">GTX_CHANNEL:RXCDR_CFG[66]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[3]">GTX_CHANNEL:DRPAC[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[67]">GTX_CHANNEL:RXCDR_CFG[67]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[4]">GTX_CHANNEL:DRP54[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[4]">GTX_CHANNEL:RXDLY_TAP_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[5]">GTX_CHANNEL:DRP54[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[5]">GTX_CHANNEL:RXDLY_TAP_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[4]">GTX_CHANNEL:DRPAC[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[68]">GTX_CHANNEL:RXCDR_CFG[68]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[5]">GTX_CHANNEL:DRPAC[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[69]">GTX_CHANNEL:RXCDR_CFG[69]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[6]">GTX_CHANNEL:DRP54[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[6]">GTX_CHANNEL:RXDLY_TAP_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[7]">GTX_CHANNEL:DRP54[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[7]">GTX_CHANNEL:RXDLY_TAP_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[6]">GTX_CHANNEL:DRPAC[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[70]">GTX_CHANNEL:RXCDR_CFG[70]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[7]">GTX_CHANNEL:DRPAC[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG" title="GTX_CHANNEL:RXCDR_CFG[71]">GTX_CHANNEL:RXCDR_CFG[71]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[8]">GTX_CHANNEL:DRP54[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[8]">GTX_CHANNEL:RXDLY_TAP_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[9]">GTX_CHANNEL:DRP54[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[9]">GTX_CHANNEL:RXDLY_TAP_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[8]">GTX_CHANNEL:DRPAC[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[9]">GTX_CHANNEL:DRPAC[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[10]">GTX_CHANNEL:DRP54[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[10]">GTX_CHANNEL:RXDLY_TAP_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[11]">GTX_CHANNEL:DRP54[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[11]">GTX_CHANNEL:RXDLY_TAP_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[10]">GTX_CHANNEL:DRPAC[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[11]">GTX_CHANNEL:DRPAC[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[12]">GTX_CHANNEL:DRP54[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[12]">GTX_CHANNEL:RXDLY_TAP_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[13]">GTX_CHANNEL:DRP54[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[13]">GTX_CHANNEL:RXDLY_TAP_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[12]">GTX_CHANNEL:DRPAC[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[13]">GTX_CHANNEL:DRPAC[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[14]">GTX_CHANNEL:DRP54[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[14]">GTX_CHANNEL:RXDLY_TAP_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54" title="GTX_CHANNEL:DRP54[15]">GTX_CHANNEL:DRP54[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG" title="GTX_CHANNEL:RXDLY_TAP_CFG[15]">GTX_CHANNEL:RXDLY_TAP_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[14]">GTX_CHANNEL:DRPAC[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC" title="GTX_CHANNEL:DRPAC[15]">GTX_CHANNEL:DRPAC[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[0]">GTX_CHANNEL:DRP55[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[0]">GTX_CHANNEL:RXDLY_CFG[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[1]">GTX_CHANNEL:DRP55[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[1]">GTX_CHANNEL:RXDLY_CFG[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[0]">GTX_CHANNEL:DRPAD[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[1]">GTX_CHANNEL:DRPAD[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[2]">GTX_CHANNEL:DRP55[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[2]">GTX_CHANNEL:RXDLY_CFG[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[3]">GTX_CHANNEL:DRP55[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[3]">GTX_CHANNEL:RXDLY_CFG[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[2]">GTX_CHANNEL:DRPAD[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[3]">GTX_CHANNEL:DRPAD[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[4]">GTX_CHANNEL:DRP55[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[4]">GTX_CHANNEL:RXDLY_CFG[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[5]">GTX_CHANNEL:DRP55[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[5]">GTX_CHANNEL:RXDLY_CFG[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[4]">GTX_CHANNEL:DRPAD[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[5]">GTX_CHANNEL:DRPAD[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[6]">GTX_CHANNEL:DRP55[6]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[6]">GTX_CHANNEL:RXDLY_CFG[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[7]">GTX_CHANNEL:DRP55[7]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[7]">GTX_CHANNEL:RXDLY_CFG[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[6]">GTX_CHANNEL:DRPAD[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[7]">GTX_CHANNEL:DRPAD[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[8]">GTX_CHANNEL:DRP55[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[8]">GTX_CHANNEL:RXDLY_CFG[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[9]">GTX_CHANNEL:DRP55[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[9]">GTX_CHANNEL:RXDLY_CFG[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[8]">GTX_CHANNEL:DRPAD[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[9]">GTX_CHANNEL:DRPAD[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[10]">GTX_CHANNEL:DRP55[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[10]">GTX_CHANNEL:RXDLY_CFG[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[11]">GTX_CHANNEL:DRP55[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[11]">GTX_CHANNEL:RXDLY_CFG[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[10]">GTX_CHANNEL:DRPAD[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[11]">GTX_CHANNEL:DRPAD[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[12]">GTX_CHANNEL:DRP55[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[12]">GTX_CHANNEL:RXDLY_CFG[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[13]">GTX_CHANNEL:DRP55[13]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[13]">GTX_CHANNEL:RXDLY_CFG[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[12]">GTX_CHANNEL:DRPAD[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[13]">GTX_CHANNEL:DRPAD[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[14]">GTX_CHANNEL:DRP55[14]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[14]">GTX_CHANNEL:RXDLY_CFG[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55" title="GTX_CHANNEL:DRP55[15]">GTX_CHANNEL:DRP55[15]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG" title="GTX_CHANNEL:RXDLY_CFG[15]">GTX_CHANNEL:RXDLY_CFG[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[14]">GTX_CHANNEL:DRPAD[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD" title="GTX_CHANNEL:DRPAD[15]">GTX_CHANNEL:DRPAD[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[0]">GTX_CHANNEL:DRP56[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[1]">GTX_CHANNEL:DRP56[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[0]">GTX_CHANNEL:DRPAE[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[1]">GTX_CHANNEL:DRPAE[1]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[2]">GTX_CHANNEL:DRP56[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[3]">GTX_CHANNEL:DRP56[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[2]">GTX_CHANNEL:DRPAE[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[3]">GTX_CHANNEL:DRPAE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[4]">GTX_CHANNEL:DRP56[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[5]">GTX_CHANNEL:DRP56[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[4]">GTX_CHANNEL:DRPAE[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[5]">GTX_CHANNEL:DRPAE[5]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[6]">GTX_CHANNEL:DRP56[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[7]">GTX_CHANNEL:DRP56[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[6]">GTX_CHANNEL:DRPAE[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[7]">GTX_CHANNEL:DRPAE[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[8]">GTX_CHANNEL:DRP56[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[9]">GTX_CHANNEL:DRP56[9]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[8]">GTX_CHANNEL:DRPAE[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[9]">GTX_CHANNEL:DRPAE[9]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[10]">GTX_CHANNEL:DRP56[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[11]">GTX_CHANNEL:DRP56[11]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[10]">GTX_CHANNEL:DRPAE[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[11]">GTX_CHANNEL:DRPAE[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[12]">GTX_CHANNEL:DRP56[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[13]">GTX_CHANNEL:DRP56[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[12]">GTX_CHANNEL:DRPAE[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[13]">GTX_CHANNEL:DRPAE[13]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[14]">GTX_CHANNEL:DRP56[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56" title="GTX_CHANNEL:DRP56[15]">GTX_CHANNEL:DRP56[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[14]">GTX_CHANNEL:DRPAE[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE" title="GTX_CHANNEL:DRPAE[15]">GTX_CHANNEL:DRPAE[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[0]">GTX_CHANNEL:DRP57[0]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[0]">GTX_CHANNEL:RX_DDI_SEL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[1]">GTX_CHANNEL:DRP57[1]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[1]">GTX_CHANNEL:RX_DDI_SEL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[0]">GTX_CHANNEL:DRPAF[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[1]">GTX_CHANNEL:DRPAF[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[2]">GTX_CHANNEL:DRP57[2]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[2]">GTX_CHANNEL:RX_DDI_SEL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[3]">GTX_CHANNEL:DRP57[3]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[3]">GTX_CHANNEL:RX_DDI_SEL[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[2]">GTX_CHANNEL:DRPAF[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[3]">GTX_CHANNEL:DRPAF[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[4]">GTX_CHANNEL:DRP57[4]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[4]">GTX_CHANNEL:RX_DDI_SEL[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[5]">GTX_CHANNEL:DRP57[5]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL" title="GTX_CHANNEL:RX_DDI_SEL[5]">GTX_CHANNEL:RX_DDI_SEL[5]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[4]">GTX_CHANNEL:DRPAF[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[5]">GTX_CHANNEL:DRPAF[5]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[6]">GTX_CHANNEL:DRP57[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[7]">GTX_CHANNEL:DRP57[7]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[6]">GTX_CHANNEL:DRPAF[6]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[7]">GTX_CHANNEL:DRPAF[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[8]">GTX_CHANNEL:DRP57[8]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL" title="GTX_CHANNEL:RXPH_MONITOR_SEL[0]">GTX_CHANNEL:RXPH_MONITOR_SEL[0]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[9]">GTX_CHANNEL:DRP57[9]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL" title="GTX_CHANNEL:RXPH_MONITOR_SEL[1]">GTX_CHANNEL:RXPH_MONITOR_SEL[1]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[8]">GTX_CHANNEL:DRPAF[8]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[9]">GTX_CHANNEL:DRPAF[9]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[10]">GTX_CHANNEL:DRP57[10]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL" title="GTX_CHANNEL:RXPH_MONITOR_SEL[2]">GTX_CHANNEL:RXPH_MONITOR_SEL[2]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[11]">GTX_CHANNEL:DRP57[11]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL" title="GTX_CHANNEL:RXPH_MONITOR_SEL[3]">GTX_CHANNEL:RXPH_MONITOR_SEL[3]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[10]">GTX_CHANNEL:DRPAF[10]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[11]">GTX_CHANNEL:DRPAF[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[12]">GTX_CHANNEL:DRP57[12]</a><br><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL" title="GTX_CHANNEL:RXPH_MONITOR_SEL[4]">GTX_CHANNEL:RXPH_MONITOR_SEL[4]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[13]">GTX_CHANNEL:DRP57[13]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[12]">GTX_CHANNEL:DRPAF[12]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[13]">GTX_CHANNEL:DRPAF[13]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[14]">GTX_CHANNEL:DRP57[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57" title="GTX_CHANNEL:DRP57[15]">GTX_CHANNEL:DRP57[15]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[14]">GTX_CHANNEL:DRPAF[14]</a></td><td><a href="#bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF" title="GTX_CHANNEL:DRPAF[15]">GTX_CHANNEL:DRPAF[15]</a></td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_CPLL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_LOOPBACK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_MASTER"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_PD_AND_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_POLARITY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_PRBS"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_QPI"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXCDR"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXDFE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXDFELPM"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXOUTCLK_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXPHDLY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_RXSYSCLK_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXOUTCLK_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXPHDLY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TXSYSCLK_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AEN_TX_DRIVE_MODE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_DOUBLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_DET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_DET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CFGRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLLOCKEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLPD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_CPLLRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_EYESCANMODE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_EYESCANRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTRESETSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTRXRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_GTTXRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXBUFRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRFREQRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDROVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXCDRRESETRSV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEAGCHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEAGCOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFECM1EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELFHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELFOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFELPMRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP2HOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP2OVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP3HOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP3OVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP4HOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP4OVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP5HOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFETAP5OVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEUTHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEUTOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVPHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVPOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEVSEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDFEXYDOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYBYPASS"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXDLYSRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMHFHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMHFOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMLFHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXLPMLFKLOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOOBRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOSHOLD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOSOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPCSRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHALIGN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHALIGNEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHDLYPD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHDLYRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPHOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPMARESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPOLARITY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSCNTRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_SPARE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDEEMPH"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYBYPASS"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDLYSRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXELECIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXINHIBIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPCSRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHALIGN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHALIGNEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHDLYPD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHDLYRESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHINIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPHOVRDEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPMARESET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOLARITY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSORINV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSFORCEERR"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSORINV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXSWING"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_KEEP_ALIGN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_USE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_CORRECT_USE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_INSERT_IDLE_FLAG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_KEEP_IDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_PRECEDENCE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_USE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_PCD_1UI_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_PCD_2UI_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_MCOMMA_DETECT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_PCOMMA_DETECT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DEC_VALID_COMMA_ONLY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_ERRDET_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_EYE_SCAN_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEN_RXUSRCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEN_TXUSRCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GT_INSTANTIATED"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.CPLLLOCKDETCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.DRPCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.EDTCLOCK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.GTGREFCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.PMASCANCLK4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.RXUSRCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.RXUSRCLK2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.SCANCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TSTCLK0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TSTCLK1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXPHDLYTSTCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXUSRCLK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:INV.TXUSRCLK2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_PCIE_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_CB_CHANGE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_COMMAALIGN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_RESET_ON_RATE_CHANGE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVRD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_FR_RESET_ON_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_HOLD_DURING_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PH_RESET_ON_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXGEARBOX_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPRBS_ERR_LOOPBACK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLKMUX_PD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEFER_RESET_BUF_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_HOLD_DURING_EIDLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DISPERR_SEQ_MATCH"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_INT_DATAWIDTH"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SHOW_REALIGN_COMMA"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_OVRD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXBUF_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXBUF_RESET_ON_RATE_CHANGE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXGEARBOX_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUTCLKPCS_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLKMUX_PD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_INT_DATAWIDTH"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_LOOPBACK_DRIVE_HIZ"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MAINCURSOR_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_PREDRIVER_MODE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_QPI_STATUS_EN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:UCODEER_CLR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:AEN_CPLL</th><th>[1, 28, 25]</th></tr>
<tr><th>GTX_CHANNEL:AEN_LOOPBACK</th><th>[1, 28, 26]</th></tr>
<tr><th>GTX_CHANNEL:AEN_MASTER</th><th>[1, 28, 27]</th></tr>
<tr><th>GTX_CHANNEL:AEN_PD_AND_EIDLE</th><th>[1, 28, 28]</th></tr>
<tr><th>GTX_CHANNEL:AEN_POLARITY</th><th>[1, 28, 29]</th></tr>
<tr><th>GTX_CHANNEL:AEN_PRBS</th><th>[1, 29, 29]</th></tr>
<tr><th>GTX_CHANNEL:AEN_QPI</th><th>[1, 28, 30]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RESET</th><th>[1, 29, 30]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXCDR</th><th>[1, 29, 24]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXDFE</th><th>[1, 29, 25]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXDFELPM</th><th>[1, 29, 26]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXOUTCLK_SEL</th><th>[1, 28, 31]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXPHDLY</th><th>[1, 28, 34]</th></tr>
<tr><th>GTX_CHANNEL:AEN_RXSYSCLK_SEL</th><th>[1, 29, 31]</th></tr>
<tr><th>GTX_CHANNEL:AEN_TXOUTCLK_SEL</th><th>[1, 28, 33]</th></tr>
<tr><th>GTX_CHANNEL:AEN_TXPHDLY</th><th>[1, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:AEN_TXSYSCLK_SEL</th><th>[1, 29, 33]</th></tr>
<tr><th>GTX_CHANNEL:AEN_TX_DRIVE_MODE</th><th>[1, 29, 32]</th></tr>
<tr><th>GTX_CHANNEL:ALIGN_COMMA_DOUBLE</th><th>[8, 28, 10]</th></tr>
<tr><th>GTX_CHANNEL:ALIGN_MCOMMA_DET</th><th>[8, 28, 11]</th></tr>
<tr><th>GTX_CHANNEL:ALIGN_PCOMMA_DET</th><th>[8, 29, 11]</th></tr>
<tr><th>GTX_CHANNEL:A_CFGRESET</th><th>[0, 29, 18]</th></tr>
<tr><th>GTX_CHANNEL:A_CPLLLOCKEN</th><th>[0, 28, 19]</th></tr>
<tr><th>GTX_CHANNEL:A_CPLLPD</th><th>[0, 29, 19]</th></tr>
<tr><th>GTX_CHANNEL:A_CPLLRESET</th><th>[0, 28, 20]</th></tr>
<tr><th>GTX_CHANNEL:A_EYESCANMODE</th><th>[0, 29, 33]</th></tr>
<tr><th>GTX_CHANNEL:A_EYESCANRESET</th><th>[0, 28, 33]</th></tr>
<tr><th>GTX_CHANNEL:A_GTRESETSEL</th><th>[0, 29, 43]</th></tr>
<tr><th>GTX_CHANNEL:A_GTRXRESET</th><th>[0, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:A_GTTXRESET</th><th>[0, 29, 32]</th></tr>
<tr><th>GTX_CHANNEL:A_RXBUFRESET</th><th>[0, 29, 41]</th></tr>
<tr><th>GTX_CHANNEL:A_RXCDRFREQRESET</th><th>[0, 29, 16]</th></tr>
<tr><th>GTX_CHANNEL:A_RXCDRHOLD</th><th>[0, 28, 17]</th></tr>
<tr><th>GTX_CHANNEL:A_RXCDROVRDEN</th><th>[1, 29, 17]</th></tr>
<tr><th>GTX_CHANNEL:A_RXCDRRESET</th><th>[0, 29, 17]</th></tr>
<tr><th>GTX_CHANNEL:A_RXCDRRESETRSV</th><th>[0, 28, 18]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEAGCHOLD</th><th>[0, 29, 20]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEAGCOVRDEN</th><th>[0, 28, 21]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFECM1EN</th><th>[0, 29, 31]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFELFHOLD</th><th>[0, 29, 25]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFELFOVRDEN</th><th>[0, 28, 26]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFELPMRESET</th><th>[0, 29, 27]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP2HOLD</th><th>[0, 29, 21]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP2OVRDEN</th><th>[0, 28, 22]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP3HOLD</th><th>[0, 29, 22]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP3OVRDEN</th><th>[0, 28, 23]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP4HOLD</th><th>[0, 29, 23]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP4OVRDEN</th><th>[0, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP5HOLD</th><th>[0, 29, 24]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFETAP5OVRDEN</th><th>[0, 28, 25]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEUTHOLD</th><th>[0, 28, 28]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEUTOVRDEN</th><th>[0, 29, 28]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEVPHOLD</th><th>[0, 28, 29]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEVPOVRDEN</th><th>[0, 29, 29]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEVSEN</th><th>[1, 28, 18]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEXYDEN</th><th>[0, 28, 31]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEXYDHOLD</th><th>[0, 28, 30]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDFEXYDOVRDEN</th><th>[0, 29, 30]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDLYBYPASS</th><th>[0, 28, 38]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDLYEN</th><th>[0, 29, 39]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDLYOVRDEN</th><th>[0, 29, 38]</th></tr>
<tr><th>GTX_CHANNEL:A_RXDLYSRESET</th><th>[0, 28, 41]</th></tr>
<tr><th>GTX_CHANNEL:A_RXLPMEN</th><th>[0, 28, 43]</th></tr>
<tr><th>GTX_CHANNEL:A_RXLPMHFHOLD</th><th>[0, 29, 35]</th></tr>
<tr><th>GTX_CHANNEL:A_RXLPMHFOVRDEN</th><th>[0, 28, 36]</th></tr>
<tr><th>GTX_CHANNEL:A_RXLPMLFHOLD</th><th>[0, 29, 36]</th></tr>
<tr><th>GTX_CHANNEL:A_RXLPMLFKLOVRDEN</th><th>[0, 28, 37]</th></tr>
<tr><th>GTX_CHANNEL:A_RXOOBRESET</th><th>[0, 28, 44]</th></tr>
<tr><th>GTX_CHANNEL:A_RXOSHOLD</th><th>[0, 29, 26]</th></tr>
<tr><th>GTX_CHANNEL:A_RXOSOVRDEN</th><th>[0, 28, 27]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPCSRESET</th><th>[0, 29, 49]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPHALIGN</th><th>[0, 29, 42]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPHALIGNEN</th><th>[0, 28, 42]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPHDLYPD</th><th>[0, 29, 40]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPHDLYRESET</th><th>[0, 28, 39]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPHOVRDEN</th><th>[0, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPMARESET</th><th>[0, 28, 46]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPOLARITY</th><th>[0, 29, 46]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPRBSCNTRESET</th><th>[0, 29, 37]</th></tr>
<tr><th>GTX_CHANNEL:A_SPARE</th><th>[0, 29, 63]</th></tr>
<tr><th>GTX_CHANNEL:A_TXDEEMPH</th><th>[0, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:A_TXDLYBYPASS</th><th>[0, 28, 51]</th></tr>
<tr><th>GTX_CHANNEL:A_TXDLYEN</th><th>[0, 29, 54]</th></tr>
<tr><th>GTX_CHANNEL:A_TXDLYOVRDEN</th><th>[0, 29, 51]</th></tr>
<tr><th>GTX_CHANNEL:A_TXDLYSRESET</th><th>[0, 28, 54]</th></tr>
<tr><th>GTX_CHANNEL:A_TXELECIDLE</th><th>[0, 29, 58]</th></tr>
<tr><th>GTX_CHANNEL:A_TXINHIBIT</th><th>[0, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPCSRESET</th><th>[1, 29, 13]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHALIGN</th><th>[0, 29, 55]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHALIGNEN</th><th>[0, 28, 55]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHDLYPD</th><th>[0, 29, 53]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHDLYRESET</th><th>[0, 28, 52]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHINIT</th><th>[0, 29, 52]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPHOVRDEN</th><th>[0, 28, 53]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPMARESET</th><th>[1, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPOLARITY</th><th>[1, 29, 8]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPOSTCURSORINV</th><th>[0, 28, 59]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPRBSFORCEERR</th><th>[1, 28, 9]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPRECURSORINV</th><th>[0, 29, 59]</th></tr>
<tr><th>GTX_CHANNEL:A_TXSWING</th><th>[1, 28, 14]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_KEEP_ALIGN</th><th>[9, 29, 55]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_USE</th><th>[10, 29, 5]</th></tr>
<tr><th>GTX_CHANNEL:CLK_CORRECT_USE</th><th>[8, 28, 39]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_INSERT_IDLE_FLAG</th><th>[9, 28, 15]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_KEEP_IDLE</th><th>[9, 29, 14]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_PRECEDENCE</th><th>[9, 28, 14]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_USE</th><th>[9, 28, 7]</th></tr>
<tr><th>GTX_CHANNEL:CPLL_PCD_1UI_CFG</th><th>[0, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:CPLL_PCD_2UI_CFG</th><th>[0, 31, 16]</th></tr>
<tr><th>GTX_CHANNEL:DEC_MCOMMA_DETECT</th><th>[7, 29, 46]</th></tr>
<tr><th>GTX_CHANNEL:DEC_PCOMMA_DETECT</th><th>[7, 28, 47]</th></tr>
<tr><th>GTX_CHANNEL:DEC_VALID_COMMA_ONLY</th><th>[7, 28, 46]</th></tr>
<tr><th>GTX_CHANNEL:ES_ERRDET_EN</th><th>[7, 29, 44]</th></tr>
<tr><th>GTX_CHANNEL:ES_EYE_SCAN_EN</th><th>[7, 28, 44]</th></tr>
<tr><th>GTX_CHANNEL:FTS_LANE_DESKEW_EN</th><th>[10, 29, 13]</th></tr>
<tr><th>GTX_CHANNEL:GEN_RXUSRCLK</th><th>[0, 28, 1]</th></tr>
<tr><th>GTX_CHANNEL:GEN_TXUSRCLK</th><th>[0, 29, 1]</th></tr>
<tr><th>GTX_CHANNEL:GT_INSTANTIATED</th><th>[0, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:INV.CPLLLOCKDETCLK</th><th>[0, 31, 0]</th></tr>
<tr><th>GTX_CHANNEL:INV.DRPCLK</th><th>[0, 31, 1]</th></tr>
<tr><th>GTX_CHANNEL:INV.EDTCLOCK</th><th>[0, 30, 1]</th></tr>
<tr><th>GTX_CHANNEL:INV.GTGREFCLK</th><th>[0, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:INV.PMASCANCLK0</th><th>[0, 30, 2]</th></tr>
<tr><th>GTX_CHANNEL:INV.PMASCANCLK1</th><th>[0, 31, 2]</th></tr>
<tr><th>GTX_CHANNEL:INV.PMASCANCLK2</th><th>[0, 30, 3]</th></tr>
<tr><th>GTX_CHANNEL:INV.PMASCANCLK3</th><th>[0, 31, 3]</th></tr>
<tr><th>GTX_CHANNEL:INV.PMASCANCLK4</th><th>[0, 30, 4]</th></tr>
<tr><th>GTX_CHANNEL:INV.RXUSRCLK</th><th>[0, 31, 4]</th></tr>
<tr><th>GTX_CHANNEL:INV.RXUSRCLK2</th><th>[0, 30, 5]</th></tr>
<tr><th>GTX_CHANNEL:INV.SCANCLK</th><th>[0, 31, 5]</th></tr>
<tr><th>GTX_CHANNEL:INV.TSTCLK0</th><th>[0, 31, 6]</th></tr>
<tr><th>GTX_CHANNEL:INV.TSTCLK1</th><th>[0, 30, 7]</th></tr>
<tr><th>GTX_CHANNEL:INV.TXPHDLYTSTCLK</th><th>[0, 30, 6]</th></tr>
<tr><th>GTX_CHANNEL:INV.TXUSRCLK</th><th>[0, 31, 7]</th></tr>
<tr><th>GTX_CHANNEL:INV.TXUSRCLK2</th><th>[0, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:PCS_PCIE_EN</th><th>[3, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_EN</th><th>[8, 31, 40]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_RESET_ON_CB_CHANGE</th><th>[8, 31, 42]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_RESET_ON_COMMAALIGN</th><th>[8, 31, 41]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_RESET_ON_EIDLE</th><th>[8, 30, 43]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_RESET_ON_RATE_CHANGE</th><th>[8, 30, 42]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_THRESH_OVRD</th><th>[8, 30, 41]</th></tr>
<tr><th>GTX_CHANNEL:RXCDR_FR_RESET_ON_EIDLE</th><th>[9, 30, 62]</th></tr>
<tr><th>GTX_CHANNEL:RXCDR_HOLD_DURING_EIDLE</th><th>[9, 31, 61]</th></tr>
<tr><th>GTX_CHANNEL:RXCDR_PH_RESET_ON_EIDLE</th><th>[9, 31, 62]</th></tr>
<tr><th>GTX_CHANNEL:RXGEARBOX_EN</th><th>[9, 29, 31]</th></tr>
<tr><th>GTX_CHANNEL:RXPRBS_ERR_LOOPBACK</th><th>[2, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:RX_CLKMUX_PD</th><th>[2, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:RX_DEFER_RESET_BUF_EN</th><th>[8, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_LPM_HOLD_DURING_EIDLE</th><th>[3, 28, 55]</th></tr>
<tr><th>GTX_CHANNEL:RX_DISPERR_SEQ_MATCH</th><th>[7, 29, 47]</th></tr>
<tr><th>GTX_CHANNEL:RX_INT_DATAWIDTH</th><th>[2, 28, 15]</th></tr>
<tr><th>GTX_CHANNEL:SHOW_REALIGN_COMMA</th><th>[8, 29, 10]</th></tr>
<tr><th>GTX_CHANNEL:TERM_RCAL_OVRD</th><th>[2, 30, 12]</th></tr>
<tr><th>GTX_CHANNEL:TXBUF_EN</th><th>[3, 28, 39]</th></tr>
<tr><th>GTX_CHANNEL:TXBUF_RESET_ON_RATE_CHANGE</th><th>[3, 29, 39]</th></tr>
<tr><th>GTX_CHANNEL:TXGEARBOX_EN</th><th>[3, 29, 34]</th></tr>
<tr><th>GTX_CHANNEL:TXOUTCLKPCS_SEL</th><th>[0, 30, 12]</th></tr>
<tr><th>GTX_CHANNEL:TX_CLKMUX_PD</th><th>[2, 31, 0]</th></tr>
<tr><th>GTX_CHANNEL:TX_INT_DATAWIDTH</th><th>[2, 30, 26]</th></tr>
<tr><th>GTX_CHANNEL:TX_LOOPBACK_DRIVE_HIZ</th><th>[3, 29, 10]</th></tr>
<tr><th>GTX_CHANNEL:TX_MAINCURSOR_SEL</th><th>[4, 31, 33]</th></tr>
<tr><th>GTX_CHANNEL:TX_PREDRIVER_MODE</th><th>[3, 28, 14]</th></tr>
<tr><th>GTX_CHANNEL:TX_QPI_STATUS_EN</th><th>[2, 31, 31]</th></tr>
<tr><th>GTX_CHANNEL:UCODEER_CLR</th><th>[0, 29, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:AMONITOR_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_LOCK_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP00"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP01"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP02"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP03"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP04"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP05"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP06"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP07"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP08"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP09"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP0F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP10"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP11"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP12"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP13"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP14"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP15"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP16"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP17"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP18"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP19"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP1F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP20"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP21"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP22"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP23"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP24"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP25"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP26"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP27"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP28"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP29"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP2F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP30"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP31"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP32"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP33"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP34"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP35"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP36"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP37"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP38"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP39"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP3F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP40"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP41"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP42"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP43"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP44"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP45"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP46"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP47"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP48"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP49"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP4F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP50"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP51"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP52"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP53"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP54"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP55"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP56"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP57"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP58"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP59"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP5F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP60"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP61"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP62"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP63"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP64"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP65"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP66"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP67"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP68"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP69"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP6F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP70"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP71"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP72"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP73"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP74"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP75"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP76"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP77"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP78"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP79"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP7F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP80"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP81"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP82"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP83"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP84"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP85"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP86"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP87"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP88"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP89"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP8F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP90"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP91"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP92"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP93"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP94"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP95"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP96"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP97"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP98"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP99"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9A"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9B"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9C"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9D"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9E"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRP9F"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA5"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA6"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA7"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA8"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPA9"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAA"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAB"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAC"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DRPAF"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_TAP_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_LPM_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_TAP_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:AMONITOR_CFG</th><th>[5, 31, 47]</th><th>[5, 30, 47]</th><th>[5, 31, 46]</th><th>[5, 30, 46]</th><th>[5, 31, 45]</th><th>[5, 30, 45]</th><th>[5, 31, 44]</th><th>[5, 30, 44]</th><th>[5, 31, 43]</th><th>[5, 30, 43]</th><th>[5, 31, 42]</th><th>[5, 30, 42]</th><th>[5, 31, 41]</th><th>[5, 30, 41]</th><th>[5, 31, 40]</th><th>[5, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:CPLL_LOCK_CFG</th><th>[0, 31, 63]</th><th>[0, 30, 63]</th><th>[0, 31, 62]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th><th>[0, 30, 61]</th><th>[0, 31, 60]</th><th>[0, 30, 60]</th><th>[0, 31, 59]</th><th>[0, 30, 59]</th><th>[0, 31, 58]</th><th>[0, 30, 58]</th><th>[0, 31, 57]</th><th>[0, 30, 57]</th><th>[0, 31, 56]</th><th>[0, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP00</th><th>[0, 29, 7]</th><th>[0, 28, 7]</th><th>[0, 29, 6]</th><th>[0, 28, 6]</th><th>[0, 29, 5]</th><th>[0, 28, 5]</th><th>[0, 29, 4]</th><th>[0, 28, 4]</th><th>[0, 29, 3]</th><th>[0, 28, 3]</th><th>[0, 29, 2]</th><th>[0, 28, 2]</th><th>[0, 29, 1]</th><th>[0, 28, 1]</th><th>[0, 29, 0]</th><th>[0, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP01</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 29, 14]</th><th>[0, 28, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 29, 10]</th><th>[0, 28, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 29, 8]</th><th>[0, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP02</th><th>[0, 29, 23]</th><th>[0, 28, 23]</th><th>[0, 29, 22]</th><th>[0, 28, 22]</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 29, 20]</th><th>[0, 28, 20]</th><th>[0, 29, 19]</th><th>[0, 28, 19]</th><th>[0, 29, 18]</th><th>[0, 28, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th><th>[0, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP03</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 29, 30]</th><th>[0, 28, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 29, 26]</th><th>[0, 28, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 29, 24]</th><th>[0, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP04</th><th>[0, 29, 39]</th><th>[0, 28, 39]</th><th>[0, 29, 38]</th><th>[0, 28, 38]</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th><th>[0, 29, 36]</th><th>[0, 28, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 29, 32]</th><th>[0, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP05</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th><th>[0, 29, 46]</th><th>[0, 28, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th><th>[0, 28, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 29, 42]</th><th>[0, 28, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 29, 40]</th><th>[0, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP06</th><th>[0, 29, 55]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th><th>[0, 28, 54]</th><th>[0, 29, 53]</th><th>[0, 28, 53]</th><th>[0, 29, 52]</th><th>[0, 28, 52]</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 29, 50]</th><th>[0, 28, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 29, 48]</th><th>[0, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP07</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 29, 62]</th><th>[0, 28, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 29, 60]</th><th>[0, 28, 60]</th><th>[0, 29, 59]</th><th>[0, 28, 59]</th><th>[0, 29, 58]</th><th>[0, 28, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 29, 56]</th><th>[0, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP08</th><th>[1, 29, 7]</th><th>[1, 28, 7]</th><th>[1, 29, 6]</th><th>[1, 28, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th><th>[1, 29, 4]</th><th>[1, 28, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP09</th><th>[1, 29, 15]</th><th>[1, 28, 15]</th><th>[1, 29, 14]</th><th>[1, 28, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 29, 8]</th><th>[1, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP0A</th><th>[1, 29, 23]</th><th>[1, 28, 23]</th><th>[1, 29, 22]</th><th>[1, 28, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th><th>[1, 29, 20]</th><th>[1, 28, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 29, 18]</th><th>[1, 28, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th><th>[1, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP0B</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 29, 30]</th><th>[1, 28, 30]</th><th>[1, 29, 29]</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 29, 26]</th><th>[1, 28, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 29, 24]</th><th>[1, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP0C</th><th>[1, 29, 39]</th><th>[1, 28, 39]</th><th>[1, 29, 38]</th><th>[1, 28, 38]</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 29, 36]</th><th>[1, 28, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th><th>[1, 28, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 29, 32]</th><th>[1, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP0D</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP0E</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th><th>[1, 29, 52]</th><th>[1, 28, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 29, 50]</th><th>[1, 28, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 29, 48]</th><th>[1, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP0F</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 29, 62]</th><th>[1, 28, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th><th>[1, 29, 60]</th><th>[1, 28, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 29, 58]</th><th>[1, 28, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 29, 56]</th><th>[1, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP10</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 29, 6]</th><th>[2, 28, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 29, 4]</th><th>[2, 28, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP11</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th><th>[2, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP12</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP13</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 29, 28]</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP14</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th><th>[2, 29, 38]</th><th>[2, 28, 38]</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP15</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 29, 46]</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP16</th><th>[2, 29, 55]</th><th>[2, 28, 55]</th><th>[2, 29, 54]</th><th>[2, 28, 54]</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 29, 52]</th><th>[2, 28, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 29, 50]</th><th>[2, 28, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 29, 48]</th><th>[2, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP17</th><th>[2, 29, 63]</th><th>[2, 28, 63]</th><th>[2, 29, 62]</th><th>[2, 28, 62]</th><th>[2, 29, 61]</th><th>[2, 28, 61]</th><th>[2, 29, 60]</th><th>[2, 28, 60]</th><th>[2, 29, 59]</th><th>[2, 28, 59]</th><th>[2, 29, 58]</th><th>[2, 28, 58]</th><th>[2, 29, 57]</th><th>[2, 28, 57]</th><th>[2, 29, 56]</th><th>[2, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP18</th><th>[3, 29, 7]</th><th>[3, 28, 7]</th><th>[3, 29, 6]</th><th>[3, 28, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th><th>[3, 29, 4]</th><th>[3, 28, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 29, 2]</th><th>[3, 28, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP19</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 29, 14]</th><th>[3, 28, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 29, 10]</th><th>[3, 28, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP1A</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP1B</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th><th>[3, 29, 30]</th><th>[3, 28, 30]</th><th>[3, 29, 29]</th><th>[3, 28, 29]</th><th>[3, 29, 28]</th><th>[3, 28, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 29, 26]</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th><th>[3, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP1C</th><th>[3, 29, 39]</th><th>[3, 28, 39]</th><th>[3, 29, 38]</th><th>[3, 28, 38]</th><th>[3, 29, 37]</th><th>[3, 28, 37]</th><th>[3, 29, 36]</th><th>[3, 28, 36]</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 29, 34]</th><th>[3, 28, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP1D</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP1E</th><th>[3, 29, 55]</th><th>[3, 28, 55]</th><th>[3, 29, 54]</th><th>[3, 28, 54]</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 29, 52]</th><th>[3, 28, 52]</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th><th>[3, 29, 50]</th><th>[3, 28, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 29, 48]</th><th>[3, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP1F</th><th>[3, 29, 63]</th><th>[3, 28, 63]</th><th>[3, 29, 62]</th><th>[3, 28, 62]</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th><th>[3, 29, 60]</th><th>[3, 28, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 29, 58]</th><th>[3, 28, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 29, 56]</th><th>[3, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP20</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 29, 6]</th><th>[4, 28, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 29, 2]</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP21</th><th>[4, 29, 15]</th><th>[4, 28, 15]</th><th>[4, 29, 14]</th><th>[4, 28, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 29, 12]</th><th>[4, 28, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP22</th><th>[4, 29, 23]</th><th>[4, 28, 23]</th><th>[4, 29, 22]</th><th>[4, 28, 22]</th><th>[4, 29, 21]</th><th>[4, 28, 21]</th><th>[4, 29, 20]</th><th>[4, 28, 20]</th><th>[4, 29, 19]</th><th>[4, 28, 19]</th><th>[4, 29, 18]</th><th>[4, 28, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 29, 16]</th><th>[4, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP23</th><th>[4, 29, 31]</th><th>[4, 28, 31]</th><th>[4, 29, 30]</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP24</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 29, 38]</th><th>[4, 28, 38]</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 29, 36]</th><th>[4, 28, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP25</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 29, 46]</th><th>[4, 28, 46]</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP26</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 29, 54]</th><th>[4, 28, 54]</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 29, 52]</th><th>[4, 28, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th><th>[4, 29, 50]</th><th>[4, 28, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 29, 48]</th><th>[4, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP27</th><th>[4, 29, 63]</th><th>[4, 28, 63]</th><th>[4, 29, 62]</th><th>[4, 28, 62]</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 29, 60]</th><th>[4, 28, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th><th>[4, 29, 58]</th><th>[4, 28, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 29, 56]</th><th>[4, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP28</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 29, 6]</th><th>[5, 28, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP29</th><th>[5, 29, 15]</th><th>[5, 28, 15]</th><th>[5, 29, 14]</th><th>[5, 28, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP2A</th><th>[5, 29, 23]</th><th>[5, 28, 23]</th><th>[5, 29, 22]</th><th>[5, 28, 22]</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 29, 20]</th><th>[5, 28, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th><th>[5, 28, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th><th>[5, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP2B</th><th>[5, 29, 31]</th><th>[5, 28, 31]</th><th>[5, 29, 30]</th><th>[5, 28, 30]</th><th>[5, 29, 29]</th><th>[5, 28, 29]</th><th>[5, 29, 28]</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP2C</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th><th>[5, 28, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP2D</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 29, 40]</th><th>[5, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP2E</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 29, 54]</th><th>[5, 28, 54]</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 29, 52]</th><th>[5, 28, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th><th>[5, 29, 50]</th><th>[5, 28, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 29, 48]</th><th>[5, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP2F</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 29, 62]</th><th>[5, 28, 62]</th><th>[5, 29, 61]</th><th>[5, 28, 61]</th><th>[5, 29, 60]</th><th>[5, 28, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 29, 58]</th><th>[5, 28, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 29, 56]</th><th>[5, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP30</th><th>[6, 29, 7]</th><th>[6, 28, 7]</th><th>[6, 29, 6]</th><th>[6, 28, 6]</th><th>[6, 29, 5]</th><th>[6, 28, 5]</th><th>[6, 29, 4]</th><th>[6, 28, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th><th>[6, 29, 2]</th><th>[6, 28, 2]</th><th>[6, 29, 1]</th><th>[6, 28, 1]</th><th>[6, 29, 0]</th><th>[6, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP31</th><th>[6, 29, 15]</th><th>[6, 28, 15]</th><th>[6, 29, 14]</th><th>[6, 28, 14]</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th><th>[6, 29, 12]</th><th>[6, 28, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th><th>[6, 29, 10]</th><th>[6, 28, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 29, 8]</th><th>[6, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP32</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 29, 22]</th><th>[6, 28, 22]</th><th>[6, 29, 21]</th><th>[6, 28, 21]</th><th>[6, 29, 20]</th><th>[6, 28, 20]</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 29, 18]</th><th>[6, 28, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 29, 16]</th><th>[6, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP33</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 29, 30]</th><th>[6, 28, 30]</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 29, 28]</th><th>[6, 28, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 29, 26]</th><th>[6, 28, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 29, 24]</th><th>[6, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP34</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 29, 38]</th><th>[6, 28, 38]</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 29, 36]</th><th>[6, 28, 36]</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 29, 34]</th><th>[6, 28, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 29, 32]</th><th>[6, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP35</th><th>[6, 29, 47]</th><th>[6, 28, 47]</th><th>[6, 29, 46]</th><th>[6, 28, 46]</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 29, 44]</th><th>[6, 28, 44]</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 29, 42]</th><th>[6, 28, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 29, 40]</th><th>[6, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP36</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th><th>[6, 29, 54]</th><th>[6, 28, 54]</th><th>[6, 29, 53]</th><th>[6, 28, 53]</th><th>[6, 29, 52]</th><th>[6, 28, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 29, 50]</th><th>[6, 28, 50]</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 29, 48]</th><th>[6, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP37</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th><th>[6, 29, 62]</th><th>[6, 28, 62]</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 29, 60]</th><th>[6, 28, 60]</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th><th>[6, 29, 58]</th><th>[6, 28, 58]</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 29, 56]</th><th>[6, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP38</th><th>[7, 29, 7]</th><th>[7, 28, 7]</th><th>[7, 29, 6]</th><th>[7, 28, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 29, 4]</th><th>[7, 28, 4]</th><th>[7, 29, 3]</th><th>[7, 28, 3]</th><th>[7, 29, 2]</th><th>[7, 28, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 29, 0]</th><th>[7, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP39</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th><th>[7, 29, 14]</th><th>[7, 28, 14]</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 29, 12]</th><th>[7, 28, 12]</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th><th>[7, 29, 10]</th><th>[7, 28, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 29, 8]</th><th>[7, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP3A</th><th>[7, 29, 23]</th><th>[7, 28, 23]</th><th>[7, 29, 22]</th><th>[7, 28, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 29, 20]</th><th>[7, 28, 20]</th><th>[7, 29, 19]</th><th>[7, 28, 19]</th><th>[7, 29, 18]</th><th>[7, 28, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 29, 16]</th><th>[7, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP3B</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 29, 30]</th><th>[7, 28, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th><th>[7, 29, 28]</th><th>[7, 28, 28]</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 29, 26]</th><th>[7, 28, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 29, 24]</th><th>[7, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP3C</th><th>[7, 29, 39]</th><th>[7, 28, 39]</th><th>[7, 29, 38]</th><th>[7, 28, 38]</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 29, 36]</th><th>[7, 28, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th><th>[7, 29, 34]</th><th>[7, 28, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 29, 32]</th><th>[7, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP3D</th><th>[7, 29, 47]</th><th>[7, 28, 47]</th><th>[7, 29, 46]</th><th>[7, 28, 46]</th><th>[7, 29, 45]</th><th>[7, 28, 45]</th><th>[7, 29, 44]</th><th>[7, 28, 44]</th><th>[7, 29, 43]</th><th>[7, 28, 43]</th><th>[7, 29, 42]</th><th>[7, 28, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 29, 40]</th><th>[7, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP3E</th><th>[7, 29, 55]</th><th>[7, 28, 55]</th><th>[7, 29, 54]</th><th>[7, 28, 54]</th><th>[7, 29, 53]</th><th>[7, 28, 53]</th><th>[7, 29, 52]</th><th>[7, 28, 52]</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 29, 50]</th><th>[7, 28, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 29, 48]</th><th>[7, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP3F</th><th>[7, 29, 63]</th><th>[7, 28, 63]</th><th>[7, 29, 62]</th><th>[7, 28, 62]</th><th>[7, 29, 61]</th><th>[7, 28, 61]</th><th>[7, 29, 60]</th><th>[7, 28, 60]</th><th>[7, 29, 59]</th><th>[7, 28, 59]</th><th>[7, 29, 58]</th><th>[7, 28, 58]</th><th>[7, 29, 57]</th><th>[7, 28, 57]</th><th>[7, 29, 56]</th><th>[7, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP40</th><th>[8, 29, 7]</th><th>[8, 28, 7]</th><th>[8, 29, 6]</th><th>[8, 28, 6]</th><th>[8, 29, 5]</th><th>[8, 28, 5]</th><th>[8, 29, 4]</th><th>[8, 28, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 29, 2]</th><th>[8, 28, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 29, 0]</th><th>[8, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP41</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 29, 14]</th><th>[8, 28, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 29, 12]</th><th>[8, 28, 12]</th><th>[8, 29, 11]</th><th>[8, 28, 11]</th><th>[8, 29, 10]</th><th>[8, 28, 10]</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 29, 8]</th><th>[8, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP42</th><th>[8, 29, 23]</th><th>[8, 28, 23]</th><th>[8, 29, 22]</th><th>[8, 28, 22]</th><th>[8, 29, 21]</th><th>[8, 28, 21]</th><th>[8, 29, 20]</th><th>[8, 28, 20]</th><th>[8, 29, 19]</th><th>[8, 28, 19]</th><th>[8, 29, 18]</th><th>[8, 28, 18]</th><th>[8, 29, 17]</th><th>[8, 28, 17]</th><th>[8, 29, 16]</th><th>[8, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP43</th><th>[8, 29, 31]</th><th>[8, 28, 31]</th><th>[8, 29, 30]</th><th>[8, 28, 30]</th><th>[8, 29, 29]</th><th>[8, 28, 29]</th><th>[8, 29, 28]</th><th>[8, 28, 28]</th><th>[8, 29, 27]</th><th>[8, 28, 27]</th><th>[8, 29, 26]</th><th>[8, 28, 26]</th><th>[8, 29, 25]</th><th>[8, 28, 25]</th><th>[8, 29, 24]</th><th>[8, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP44</th><th>[8, 29, 39]</th><th>[8, 28, 39]</th><th>[8, 29, 38]</th><th>[8, 28, 38]</th><th>[8, 29, 37]</th><th>[8, 28, 37]</th><th>[8, 29, 36]</th><th>[8, 28, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th><th>[8, 29, 34]</th><th>[8, 28, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th><th>[8, 29, 32]</th><th>[8, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP45</th><th>[8, 29, 47]</th><th>[8, 28, 47]</th><th>[8, 29, 46]</th><th>[8, 28, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th><th>[8, 29, 44]</th><th>[8, 28, 44]</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th><th>[8, 29, 42]</th><th>[8, 28, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 29, 40]</th><th>[8, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP46</th><th>[8, 29, 55]</th><th>[8, 28, 55]</th><th>[8, 29, 54]</th><th>[8, 28, 54]</th><th>[8, 29, 53]</th><th>[8, 28, 53]</th><th>[8, 29, 52]</th><th>[8, 28, 52]</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 29, 50]</th><th>[8, 28, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 29, 48]</th><th>[8, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP47</th><th>[8, 29, 63]</th><th>[8, 28, 63]</th><th>[8, 29, 62]</th><th>[8, 28, 62]</th><th>[8, 29, 61]</th><th>[8, 28, 61]</th><th>[8, 29, 60]</th><th>[8, 28, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 29, 58]</th><th>[8, 28, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 29, 56]</th><th>[8, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP48</th><th>[9, 29, 7]</th><th>[9, 28, 7]</th><th>[9, 29, 6]</th><th>[9, 28, 6]</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th><th>[9, 29, 4]</th><th>[9, 28, 4]</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th><th>[9, 29, 2]</th><th>[9, 28, 2]</th><th>[9, 29, 1]</th><th>[9, 28, 1]</th><th>[9, 29, 0]</th><th>[9, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP49</th><th>[9, 29, 15]</th><th>[9, 28, 15]</th><th>[9, 29, 14]</th><th>[9, 28, 14]</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th><th>[9, 29, 12]</th><th>[9, 28, 12]</th><th>[9, 29, 11]</th><th>[9, 28, 11]</th><th>[9, 29, 10]</th><th>[9, 28, 10]</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th><th>[9, 29, 8]</th><th>[9, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP4A</th><th>[9, 29, 23]</th><th>[9, 28, 23]</th><th>[9, 29, 22]</th><th>[9, 28, 22]</th><th>[9, 29, 21]</th><th>[9, 28, 21]</th><th>[9, 29, 20]</th><th>[9, 28, 20]</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 29, 18]</th><th>[9, 28, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 29, 16]</th><th>[9, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP4B</th><th>[9, 29, 31]</th><th>[9, 28, 31]</th><th>[9, 29, 30]</th><th>[9, 28, 30]</th><th>[9, 29, 29]</th><th>[9, 28, 29]</th><th>[9, 29, 28]</th><th>[9, 28, 28]</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 29, 26]</th><th>[9, 28, 26]</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 29, 24]</th><th>[9, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP4C</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 29, 38]</th><th>[9, 28, 38]</th><th>[9, 29, 37]</th><th>[9, 28, 37]</th><th>[9, 29, 36]</th><th>[9, 28, 36]</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 29, 34]</th><th>[9, 28, 34]</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 29, 32]</th><th>[9, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP4D</th><th>[9, 29, 47]</th><th>[9, 28, 47]</th><th>[9, 29, 46]</th><th>[9, 28, 46]</th><th>[9, 29, 45]</th><th>[9, 28, 45]</th><th>[9, 29, 44]</th><th>[9, 28, 44]</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 29, 42]</th><th>[9, 28, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 29, 40]</th><th>[9, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP4E</th><th>[9, 29, 55]</th><th>[9, 28, 55]</th><th>[9, 29, 54]</th><th>[9, 28, 54]</th><th>[9, 29, 53]</th><th>[9, 28, 53]</th><th>[9, 29, 52]</th><th>[9, 28, 52]</th><th>[9, 29, 51]</th><th>[9, 28, 51]</th><th>[9, 29, 50]</th><th>[9, 28, 50]</th><th>[9, 29, 49]</th><th>[9, 28, 49]</th><th>[9, 29, 48]</th><th>[9, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP4F</th><th>[9, 29, 63]</th><th>[9, 28, 63]</th><th>[9, 29, 62]</th><th>[9, 28, 62]</th><th>[9, 29, 61]</th><th>[9, 28, 61]</th><th>[9, 29, 60]</th><th>[9, 28, 60]</th><th>[9, 29, 59]</th><th>[9, 28, 59]</th><th>[9, 29, 58]</th><th>[9, 28, 58]</th><th>[9, 29, 57]</th><th>[9, 28, 57]</th><th>[9, 29, 56]</th><th>[9, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP50</th><th>[10, 29, 7]</th><th>[10, 28, 7]</th><th>[10, 29, 6]</th><th>[10, 28, 6]</th><th>[10, 29, 5]</th><th>[10, 28, 5]</th><th>[10, 29, 4]</th><th>[10, 28, 4]</th><th>[10, 29, 3]</th><th>[10, 28, 3]</th><th>[10, 29, 2]</th><th>[10, 28, 2]</th><th>[10, 29, 1]</th><th>[10, 28, 1]</th><th>[10, 29, 0]</th><th>[10, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP51</th><th>[10, 29, 15]</th><th>[10, 28, 15]</th><th>[10, 29, 14]</th><th>[10, 28, 14]</th><th>[10, 29, 13]</th><th>[10, 28, 13]</th><th>[10, 29, 12]</th><th>[10, 28, 12]</th><th>[10, 29, 11]</th><th>[10, 28, 11]</th><th>[10, 29, 10]</th><th>[10, 28, 10]</th><th>[10, 29, 9]</th><th>[10, 28, 9]</th><th>[10, 29, 8]</th><th>[10, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP52</th><th>[10, 29, 23]</th><th>[10, 28, 23]</th><th>[10, 29, 22]</th><th>[10, 28, 22]</th><th>[10, 29, 21]</th><th>[10, 28, 21]</th><th>[10, 29, 20]</th><th>[10, 28, 20]</th><th>[10, 29, 19]</th><th>[10, 28, 19]</th><th>[10, 29, 18]</th><th>[10, 28, 18]</th><th>[10, 29, 17]</th><th>[10, 28, 17]</th><th>[10, 29, 16]</th><th>[10, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP53</th><th>[10, 29, 31]</th><th>[10, 28, 31]</th><th>[10, 29, 30]</th><th>[10, 28, 30]</th><th>[10, 29, 29]</th><th>[10, 28, 29]</th><th>[10, 29, 28]</th><th>[10, 28, 28]</th><th>[10, 29, 27]</th><th>[10, 28, 27]</th><th>[10, 29, 26]</th><th>[10, 28, 26]</th><th>[10, 29, 25]</th><th>[10, 28, 25]</th><th>[10, 29, 24]</th><th>[10, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP54</th><th>[10, 29, 39]</th><th>[10, 28, 39]</th><th>[10, 29, 38]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 28, 37]</th><th>[10, 29, 36]</th><th>[10, 28, 36]</th><th>[10, 29, 35]</th><th>[10, 28, 35]</th><th>[10, 29, 34]</th><th>[10, 28, 34]</th><th>[10, 29, 33]</th><th>[10, 28, 33]</th><th>[10, 29, 32]</th><th>[10, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP55</th><th>[10, 29, 47]</th><th>[10, 28, 47]</th><th>[10, 29, 46]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 45]</th><th>[10, 29, 44]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 43]</th><th>[10, 29, 42]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 41]</th><th>[10, 29, 40]</th><th>[10, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP56</th><th>[10, 29, 55]</th><th>[10, 28, 55]</th><th>[10, 29, 54]</th><th>[10, 28, 54]</th><th>[10, 29, 53]</th><th>[10, 28, 53]</th><th>[10, 29, 52]</th><th>[10, 28, 52]</th><th>[10, 29, 51]</th><th>[10, 28, 51]</th><th>[10, 29, 50]</th><th>[10, 28, 50]</th><th>[10, 29, 49]</th><th>[10, 28, 49]</th><th>[10, 29, 48]</th><th>[10, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP57</th><th>[10, 29, 63]</th><th>[10, 28, 63]</th><th>[10, 29, 62]</th><th>[10, 28, 62]</th><th>[10, 29, 61]</th><th>[10, 28, 61]</th><th>[10, 29, 60]</th><th>[10, 28, 60]</th><th>[10, 29, 59]</th><th>[10, 28, 59]</th><th>[10, 29, 58]</th><th>[10, 28, 58]</th><th>[10, 29, 57]</th><th>[10, 28, 57]</th><th>[10, 29, 56]</th><th>[10, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP58</th><th>[0, 31, 7]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 6]</th><th>[0, 31, 5]</th><th>[0, 30, 5]</th><th>[0, 31, 4]</th><th>[0, 30, 4]</th><th>[0, 31, 3]</th><th>[0, 30, 3]</th><th>[0, 31, 2]</th><th>[0, 30, 2]</th><th>[0, 31, 1]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th><th>[0, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP59</th><th>[0, 31, 15]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 30, 14]</th><th>[0, 31, 13]</th><th>[0, 30, 13]</th><th>[0, 31, 12]</th><th>[0, 30, 12]</th><th>[0, 31, 11]</th><th>[0, 30, 11]</th><th>[0, 31, 10]</th><th>[0, 30, 10]</th><th>[0, 31, 9]</th><th>[0, 30, 9]</th><th>[0, 31, 8]</th><th>[0, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP5A</th><th>[0, 31, 23]</th><th>[0, 30, 23]</th><th>[0, 31, 22]</th><th>[0, 30, 22]</th><th>[0, 31, 21]</th><th>[0, 30, 21]</th><th>[0, 31, 20]</th><th>[0, 30, 20]</th><th>[0, 31, 19]</th><th>[0, 30, 19]</th><th>[0, 31, 18]</th><th>[0, 30, 18]</th><th>[0, 31, 17]</th><th>[0, 30, 17]</th><th>[0, 31, 16]</th><th>[0, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP5B</th><th>[0, 31, 31]</th><th>[0, 30, 31]</th><th>[0, 31, 30]</th><th>[0, 30, 30]</th><th>[0, 31, 29]</th><th>[0, 30, 29]</th><th>[0, 31, 28]</th><th>[0, 30, 28]</th><th>[0, 31, 27]</th><th>[0, 30, 27]</th><th>[0, 31, 26]</th><th>[0, 30, 26]</th><th>[0, 31, 25]</th><th>[0, 30, 25]</th><th>[0, 31, 24]</th><th>[0, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP5C</th><th>[0, 31, 39]</th><th>[0, 30, 39]</th><th>[0, 31, 38]</th><th>[0, 30, 38]</th><th>[0, 31, 37]</th><th>[0, 30, 37]</th><th>[0, 31, 36]</th><th>[0, 30, 36]</th><th>[0, 31, 35]</th><th>[0, 30, 35]</th><th>[0, 31, 34]</th><th>[0, 30, 34]</th><th>[0, 31, 33]</th><th>[0, 30, 33]</th><th>[0, 31, 32]</th><th>[0, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP5D</th><th>[0, 31, 47]</th><th>[0, 30, 47]</th><th>[0, 31, 46]</th><th>[0, 30, 46]</th><th>[0, 31, 45]</th><th>[0, 30, 45]</th><th>[0, 31, 44]</th><th>[0, 30, 44]</th><th>[0, 31, 43]</th><th>[0, 30, 43]</th><th>[0, 31, 42]</th><th>[0, 30, 42]</th><th>[0, 31, 41]</th><th>[0, 30, 41]</th><th>[0, 31, 40]</th><th>[0, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP5E</th><th>[0, 31, 55]</th><th>[0, 30, 55]</th><th>[0, 31, 54]</th><th>[0, 30, 54]</th><th>[0, 31, 53]</th><th>[0, 30, 53]</th><th>[0, 31, 52]</th><th>[0, 30, 52]</th><th>[0, 31, 51]</th><th>[0, 30, 51]</th><th>[0, 31, 50]</th><th>[0, 30, 50]</th><th>[0, 31, 49]</th><th>[0, 30, 49]</th><th>[0, 31, 48]</th><th>[0, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP5F</th><th>[0, 31, 63]</th><th>[0, 30, 63]</th><th>[0, 31, 62]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th><th>[0, 30, 61]</th><th>[0, 31, 60]</th><th>[0, 30, 60]</th><th>[0, 31, 59]</th><th>[0, 30, 59]</th><th>[0, 31, 58]</th><th>[0, 30, 58]</th><th>[0, 31, 57]</th><th>[0, 30, 57]</th><th>[0, 31, 56]</th><th>[0, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP60</th><th>[1, 31, 7]</th><th>[1, 30, 7]</th><th>[1, 31, 6]</th><th>[1, 30, 6]</th><th>[1, 31, 5]</th><th>[1, 30, 5]</th><th>[1, 31, 4]</th><th>[1, 30, 4]</th><th>[1, 31, 3]</th><th>[1, 30, 3]</th><th>[1, 31, 2]</th><th>[1, 30, 2]</th><th>[1, 31, 1]</th><th>[1, 30, 1]</th><th>[1, 31, 0]</th><th>[1, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP61</th><th>[1, 31, 15]</th><th>[1, 30, 15]</th><th>[1, 31, 14]</th><th>[1, 30, 14]</th><th>[1, 31, 13]</th><th>[1, 30, 13]</th><th>[1, 31, 12]</th><th>[1, 30, 12]</th><th>[1, 31, 11]</th><th>[1, 30, 11]</th><th>[1, 31, 10]</th><th>[1, 30, 10]</th><th>[1, 31, 9]</th><th>[1, 30, 9]</th><th>[1, 31, 8]</th><th>[1, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP62</th><th>[1, 31, 23]</th><th>[1, 30, 23]</th><th>[1, 31, 22]</th><th>[1, 30, 22]</th><th>[1, 31, 21]</th><th>[1, 30, 21]</th><th>[1, 31, 20]</th><th>[1, 30, 20]</th><th>[1, 31, 19]</th><th>[1, 30, 19]</th><th>[1, 31, 18]</th><th>[1, 30, 18]</th><th>[1, 31, 17]</th><th>[1, 30, 17]</th><th>[1, 31, 16]</th><th>[1, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP63</th><th>[1, 31, 31]</th><th>[1, 30, 31]</th><th>[1, 31, 30]</th><th>[1, 30, 30]</th><th>[1, 31, 29]</th><th>[1, 30, 29]</th><th>[1, 31, 28]</th><th>[1, 30, 28]</th><th>[1, 31, 27]</th><th>[1, 30, 27]</th><th>[1, 31, 26]</th><th>[1, 30, 26]</th><th>[1, 31, 25]</th><th>[1, 30, 25]</th><th>[1, 31, 24]</th><th>[1, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP64</th><th>[1, 31, 39]</th><th>[1, 30, 39]</th><th>[1, 31, 38]</th><th>[1, 30, 38]</th><th>[1, 31, 37]</th><th>[1, 30, 37]</th><th>[1, 31, 36]</th><th>[1, 30, 36]</th><th>[1, 31, 35]</th><th>[1, 30, 35]</th><th>[1, 31, 34]</th><th>[1, 30, 34]</th><th>[1, 31, 33]</th><th>[1, 30, 33]</th><th>[1, 31, 32]</th><th>[1, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP65</th><th>[1, 31, 47]</th><th>[1, 30, 47]</th><th>[1, 31, 46]</th><th>[1, 30, 46]</th><th>[1, 31, 45]</th><th>[1, 30, 45]</th><th>[1, 31, 44]</th><th>[1, 30, 44]</th><th>[1, 31, 43]</th><th>[1, 30, 43]</th><th>[1, 31, 42]</th><th>[1, 30, 42]</th><th>[1, 31, 41]</th><th>[1, 30, 41]</th><th>[1, 31, 40]</th><th>[1, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP66</th><th>[1, 31, 55]</th><th>[1, 30, 55]</th><th>[1, 31, 54]</th><th>[1, 30, 54]</th><th>[1, 31, 53]</th><th>[1, 30, 53]</th><th>[1, 31, 52]</th><th>[1, 30, 52]</th><th>[1, 31, 51]</th><th>[1, 30, 51]</th><th>[1, 31, 50]</th><th>[1, 30, 50]</th><th>[1, 31, 49]</th><th>[1, 30, 49]</th><th>[1, 31, 48]</th><th>[1, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP67</th><th>[1, 31, 63]</th><th>[1, 30, 63]</th><th>[1, 31, 62]</th><th>[1, 30, 62]</th><th>[1, 31, 61]</th><th>[1, 30, 61]</th><th>[1, 31, 60]</th><th>[1, 30, 60]</th><th>[1, 31, 59]</th><th>[1, 30, 59]</th><th>[1, 31, 58]</th><th>[1, 30, 58]</th><th>[1, 31, 57]</th><th>[1, 30, 57]</th><th>[1, 31, 56]</th><th>[1, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP68</th><th>[2, 31, 7]</th><th>[2, 30, 7]</th><th>[2, 31, 6]</th><th>[2, 30, 6]</th><th>[2, 31, 5]</th><th>[2, 30, 5]</th><th>[2, 31, 4]</th><th>[2, 30, 4]</th><th>[2, 31, 3]</th><th>[2, 30, 3]</th><th>[2, 31, 2]</th><th>[2, 30, 2]</th><th>[2, 31, 1]</th><th>[2, 30, 1]</th><th>[2, 31, 0]</th><th>[2, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP69</th><th>[2, 31, 15]</th><th>[2, 30, 15]</th><th>[2, 31, 14]</th><th>[2, 30, 14]</th><th>[2, 31, 13]</th><th>[2, 30, 13]</th><th>[2, 31, 12]</th><th>[2, 30, 12]</th><th>[2, 31, 11]</th><th>[2, 30, 11]</th><th>[2, 31, 10]</th><th>[2, 30, 10]</th><th>[2, 31, 9]</th><th>[2, 30, 9]</th><th>[2, 31, 8]</th><th>[2, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP6A</th><th>[2, 31, 23]</th><th>[2, 30, 23]</th><th>[2, 31, 22]</th><th>[2, 30, 22]</th><th>[2, 31, 21]</th><th>[2, 30, 21]</th><th>[2, 31, 20]</th><th>[2, 30, 20]</th><th>[2, 31, 19]</th><th>[2, 30, 19]</th><th>[2, 31, 18]</th><th>[2, 30, 18]</th><th>[2, 31, 17]</th><th>[2, 30, 17]</th><th>[2, 31, 16]</th><th>[2, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP6B</th><th>[2, 31, 31]</th><th>[2, 30, 31]</th><th>[2, 31, 30]</th><th>[2, 30, 30]</th><th>[2, 31, 29]</th><th>[2, 30, 29]</th><th>[2, 31, 28]</th><th>[2, 30, 28]</th><th>[2, 31, 27]</th><th>[2, 30, 27]</th><th>[2, 31, 26]</th><th>[2, 30, 26]</th><th>[2, 31, 25]</th><th>[2, 30, 25]</th><th>[2, 31, 24]</th><th>[2, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP6C</th><th>[2, 31, 39]</th><th>[2, 30, 39]</th><th>[2, 31, 38]</th><th>[2, 30, 38]</th><th>[2, 31, 37]</th><th>[2, 30, 37]</th><th>[2, 31, 36]</th><th>[2, 30, 36]</th><th>[2, 31, 35]</th><th>[2, 30, 35]</th><th>[2, 31, 34]</th><th>[2, 30, 34]</th><th>[2, 31, 33]</th><th>[2, 30, 33]</th><th>[2, 31, 32]</th><th>[2, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP6D</th><th>[2, 31, 47]</th><th>[2, 30, 47]</th><th>[2, 31, 46]</th><th>[2, 30, 46]</th><th>[2, 31, 45]</th><th>[2, 30, 45]</th><th>[2, 31, 44]</th><th>[2, 30, 44]</th><th>[2, 31, 43]</th><th>[2, 30, 43]</th><th>[2, 31, 42]</th><th>[2, 30, 42]</th><th>[2, 31, 41]</th><th>[2, 30, 41]</th><th>[2, 31, 40]</th><th>[2, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP6E</th><th>[2, 31, 55]</th><th>[2, 30, 55]</th><th>[2, 31, 54]</th><th>[2, 30, 54]</th><th>[2, 31, 53]</th><th>[2, 30, 53]</th><th>[2, 31, 52]</th><th>[2, 30, 52]</th><th>[2, 31, 51]</th><th>[2, 30, 51]</th><th>[2, 31, 50]</th><th>[2, 30, 50]</th><th>[2, 31, 49]</th><th>[2, 30, 49]</th><th>[2, 31, 48]</th><th>[2, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP6F</th><th>[2, 31, 63]</th><th>[2, 30, 63]</th><th>[2, 31, 62]</th><th>[2, 30, 62]</th><th>[2, 31, 61]</th><th>[2, 30, 61]</th><th>[2, 31, 60]</th><th>[2, 30, 60]</th><th>[2, 31, 59]</th><th>[2, 30, 59]</th><th>[2, 31, 58]</th><th>[2, 30, 58]</th><th>[2, 31, 57]</th><th>[2, 30, 57]</th><th>[2, 31, 56]</th><th>[2, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP70</th><th>[3, 31, 7]</th><th>[3, 30, 7]</th><th>[3, 31, 6]</th><th>[3, 30, 6]</th><th>[3, 31, 5]</th><th>[3, 30, 5]</th><th>[3, 31, 4]</th><th>[3, 30, 4]</th><th>[3, 31, 3]</th><th>[3, 30, 3]</th><th>[3, 31, 2]</th><th>[3, 30, 2]</th><th>[3, 31, 1]</th><th>[3, 30, 1]</th><th>[3, 31, 0]</th><th>[3, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP71</th><th>[3, 31, 15]</th><th>[3, 30, 15]</th><th>[3, 31, 14]</th><th>[3, 30, 14]</th><th>[3, 31, 13]</th><th>[3, 30, 13]</th><th>[3, 31, 12]</th><th>[3, 30, 12]</th><th>[3, 31, 11]</th><th>[3, 30, 11]</th><th>[3, 31, 10]</th><th>[3, 30, 10]</th><th>[3, 31, 9]</th><th>[3, 30, 9]</th><th>[3, 31, 8]</th><th>[3, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP72</th><th>[3, 31, 23]</th><th>[3, 30, 23]</th><th>[3, 31, 22]</th><th>[3, 30, 22]</th><th>[3, 31, 21]</th><th>[3, 30, 21]</th><th>[3, 31, 20]</th><th>[3, 30, 20]</th><th>[3, 31, 19]</th><th>[3, 30, 19]</th><th>[3, 31, 18]</th><th>[3, 30, 18]</th><th>[3, 31, 17]</th><th>[3, 30, 17]</th><th>[3, 31, 16]</th><th>[3, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP73</th><th>[3, 31, 31]</th><th>[3, 30, 31]</th><th>[3, 31, 30]</th><th>[3, 30, 30]</th><th>[3, 31, 29]</th><th>[3, 30, 29]</th><th>[3, 31, 28]</th><th>[3, 30, 28]</th><th>[3, 31, 27]</th><th>[3, 30, 27]</th><th>[3, 31, 26]</th><th>[3, 30, 26]</th><th>[3, 31, 25]</th><th>[3, 30, 25]</th><th>[3, 31, 24]</th><th>[3, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP74</th><th>[3, 31, 39]</th><th>[3, 30, 39]</th><th>[3, 31, 38]</th><th>[3, 30, 38]</th><th>[3, 31, 37]</th><th>[3, 30, 37]</th><th>[3, 31, 36]</th><th>[3, 30, 36]</th><th>[3, 31, 35]</th><th>[3, 30, 35]</th><th>[3, 31, 34]</th><th>[3, 30, 34]</th><th>[3, 31, 33]</th><th>[3, 30, 33]</th><th>[3, 31, 32]</th><th>[3, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP75</th><th>[3, 31, 47]</th><th>[3, 30, 47]</th><th>[3, 31, 46]</th><th>[3, 30, 46]</th><th>[3, 31, 45]</th><th>[3, 30, 45]</th><th>[3, 31, 44]</th><th>[3, 30, 44]</th><th>[3, 31, 43]</th><th>[3, 30, 43]</th><th>[3, 31, 42]</th><th>[3, 30, 42]</th><th>[3, 31, 41]</th><th>[3, 30, 41]</th><th>[3, 31, 40]</th><th>[3, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP76</th><th>[3, 31, 55]</th><th>[3, 30, 55]</th><th>[3, 31, 54]</th><th>[3, 30, 54]</th><th>[3, 31, 53]</th><th>[3, 30, 53]</th><th>[3, 31, 52]</th><th>[3, 30, 52]</th><th>[3, 31, 51]</th><th>[3, 30, 51]</th><th>[3, 31, 50]</th><th>[3, 30, 50]</th><th>[3, 31, 49]</th><th>[3, 30, 49]</th><th>[3, 31, 48]</th><th>[3, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP77</th><th>[3, 31, 63]</th><th>[3, 30, 63]</th><th>[3, 31, 62]</th><th>[3, 30, 62]</th><th>[3, 31, 61]</th><th>[3, 30, 61]</th><th>[3, 31, 60]</th><th>[3, 30, 60]</th><th>[3, 31, 59]</th><th>[3, 30, 59]</th><th>[3, 31, 58]</th><th>[3, 30, 58]</th><th>[3, 31, 57]</th><th>[3, 30, 57]</th><th>[3, 31, 56]</th><th>[3, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP78</th><th>[4, 31, 7]</th><th>[4, 30, 7]</th><th>[4, 31, 6]</th><th>[4, 30, 6]</th><th>[4, 31, 5]</th><th>[4, 30, 5]</th><th>[4, 31, 4]</th><th>[4, 30, 4]</th><th>[4, 31, 3]</th><th>[4, 30, 3]</th><th>[4, 31, 2]</th><th>[4, 30, 2]</th><th>[4, 31, 1]</th><th>[4, 30, 1]</th><th>[4, 31, 0]</th><th>[4, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP79</th><th>[4, 31, 15]</th><th>[4, 30, 15]</th><th>[4, 31, 14]</th><th>[4, 30, 14]</th><th>[4, 31, 13]</th><th>[4, 30, 13]</th><th>[4, 31, 12]</th><th>[4, 30, 12]</th><th>[4, 31, 11]</th><th>[4, 30, 11]</th><th>[4, 31, 10]</th><th>[4, 30, 10]</th><th>[4, 31, 9]</th><th>[4, 30, 9]</th><th>[4, 31, 8]</th><th>[4, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP7A</th><th>[4, 31, 23]</th><th>[4, 30, 23]</th><th>[4, 31, 22]</th><th>[4, 30, 22]</th><th>[4, 31, 21]</th><th>[4, 30, 21]</th><th>[4, 31, 20]</th><th>[4, 30, 20]</th><th>[4, 31, 19]</th><th>[4, 30, 19]</th><th>[4, 31, 18]</th><th>[4, 30, 18]</th><th>[4, 31, 17]</th><th>[4, 30, 17]</th><th>[4, 31, 16]</th><th>[4, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP7B</th><th>[4, 31, 31]</th><th>[4, 30, 31]</th><th>[4, 31, 30]</th><th>[4, 30, 30]</th><th>[4, 31, 29]</th><th>[4, 30, 29]</th><th>[4, 31, 28]</th><th>[4, 30, 28]</th><th>[4, 31, 27]</th><th>[4, 30, 27]</th><th>[4, 31, 26]</th><th>[4, 30, 26]</th><th>[4, 31, 25]</th><th>[4, 30, 25]</th><th>[4, 31, 24]</th><th>[4, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP7C</th><th>[4, 31, 39]</th><th>[4, 30, 39]</th><th>[4, 31, 38]</th><th>[4, 30, 38]</th><th>[4, 31, 37]</th><th>[4, 30, 37]</th><th>[4, 31, 36]</th><th>[4, 30, 36]</th><th>[4, 31, 35]</th><th>[4, 30, 35]</th><th>[4, 31, 34]</th><th>[4, 30, 34]</th><th>[4, 31, 33]</th><th>[4, 30, 33]</th><th>[4, 31, 32]</th><th>[4, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP7D</th><th>[4, 31, 47]</th><th>[4, 30, 47]</th><th>[4, 31, 46]</th><th>[4, 30, 46]</th><th>[4, 31, 45]</th><th>[4, 30, 45]</th><th>[4, 31, 44]</th><th>[4, 30, 44]</th><th>[4, 31, 43]</th><th>[4, 30, 43]</th><th>[4, 31, 42]</th><th>[4, 30, 42]</th><th>[4, 31, 41]</th><th>[4, 30, 41]</th><th>[4, 31, 40]</th><th>[4, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP7E</th><th>[4, 31, 55]</th><th>[4, 30, 55]</th><th>[4, 31, 54]</th><th>[4, 30, 54]</th><th>[4, 31, 53]</th><th>[4, 30, 53]</th><th>[4, 31, 52]</th><th>[4, 30, 52]</th><th>[4, 31, 51]</th><th>[4, 30, 51]</th><th>[4, 31, 50]</th><th>[4, 30, 50]</th><th>[4, 31, 49]</th><th>[4, 30, 49]</th><th>[4, 31, 48]</th><th>[4, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP7F</th><th>[4, 31, 63]</th><th>[4, 30, 63]</th><th>[4, 31, 62]</th><th>[4, 30, 62]</th><th>[4, 31, 61]</th><th>[4, 30, 61]</th><th>[4, 31, 60]</th><th>[4, 30, 60]</th><th>[4, 31, 59]</th><th>[4, 30, 59]</th><th>[4, 31, 58]</th><th>[4, 30, 58]</th><th>[4, 31, 57]</th><th>[4, 30, 57]</th><th>[4, 31, 56]</th><th>[4, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP80</th><th>[5, 31, 7]</th><th>[5, 30, 7]</th><th>[5, 31, 6]</th><th>[5, 30, 6]</th><th>[5, 31, 5]</th><th>[5, 30, 5]</th><th>[5, 31, 4]</th><th>[5, 30, 4]</th><th>[5, 31, 3]</th><th>[5, 30, 3]</th><th>[5, 31, 2]</th><th>[5, 30, 2]</th><th>[5, 31, 1]</th><th>[5, 30, 1]</th><th>[5, 31, 0]</th><th>[5, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP81</th><th>[5, 31, 15]</th><th>[5, 30, 15]</th><th>[5, 31, 14]</th><th>[5, 30, 14]</th><th>[5, 31, 13]</th><th>[5, 30, 13]</th><th>[5, 31, 12]</th><th>[5, 30, 12]</th><th>[5, 31, 11]</th><th>[5, 30, 11]</th><th>[5, 31, 10]</th><th>[5, 30, 10]</th><th>[5, 31, 9]</th><th>[5, 30, 9]</th><th>[5, 31, 8]</th><th>[5, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP82</th><th>[5, 31, 23]</th><th>[5, 30, 23]</th><th>[5, 31, 22]</th><th>[5, 30, 22]</th><th>[5, 31, 21]</th><th>[5, 30, 21]</th><th>[5, 31, 20]</th><th>[5, 30, 20]</th><th>[5, 31, 19]</th><th>[5, 30, 19]</th><th>[5, 31, 18]</th><th>[5, 30, 18]</th><th>[5, 31, 17]</th><th>[5, 30, 17]</th><th>[5, 31, 16]</th><th>[5, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP83</th><th>[5, 31, 31]</th><th>[5, 30, 31]</th><th>[5, 31, 30]</th><th>[5, 30, 30]</th><th>[5, 31, 29]</th><th>[5, 30, 29]</th><th>[5, 31, 28]</th><th>[5, 30, 28]</th><th>[5, 31, 27]</th><th>[5, 30, 27]</th><th>[5, 31, 26]</th><th>[5, 30, 26]</th><th>[5, 31, 25]</th><th>[5, 30, 25]</th><th>[5, 31, 24]</th><th>[5, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP84</th><th>[5, 31, 39]</th><th>[5, 30, 39]</th><th>[5, 31, 38]</th><th>[5, 30, 38]</th><th>[5, 31, 37]</th><th>[5, 30, 37]</th><th>[5, 31, 36]</th><th>[5, 30, 36]</th><th>[5, 31, 35]</th><th>[5, 30, 35]</th><th>[5, 31, 34]</th><th>[5, 30, 34]</th><th>[5, 31, 33]</th><th>[5, 30, 33]</th><th>[5, 31, 32]</th><th>[5, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP85</th><th>[5, 31, 47]</th><th>[5, 30, 47]</th><th>[5, 31, 46]</th><th>[5, 30, 46]</th><th>[5, 31, 45]</th><th>[5, 30, 45]</th><th>[5, 31, 44]</th><th>[5, 30, 44]</th><th>[5, 31, 43]</th><th>[5, 30, 43]</th><th>[5, 31, 42]</th><th>[5, 30, 42]</th><th>[5, 31, 41]</th><th>[5, 30, 41]</th><th>[5, 31, 40]</th><th>[5, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP86</th><th>[5, 31, 55]</th><th>[5, 30, 55]</th><th>[5, 31, 54]</th><th>[5, 30, 54]</th><th>[5, 31, 53]</th><th>[5, 30, 53]</th><th>[5, 31, 52]</th><th>[5, 30, 52]</th><th>[5, 31, 51]</th><th>[5, 30, 51]</th><th>[5, 31, 50]</th><th>[5, 30, 50]</th><th>[5, 31, 49]</th><th>[5, 30, 49]</th><th>[5, 31, 48]</th><th>[5, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP87</th><th>[5, 31, 63]</th><th>[5, 30, 63]</th><th>[5, 31, 62]</th><th>[5, 30, 62]</th><th>[5, 31, 61]</th><th>[5, 30, 61]</th><th>[5, 31, 60]</th><th>[5, 30, 60]</th><th>[5, 31, 59]</th><th>[5, 30, 59]</th><th>[5, 31, 58]</th><th>[5, 30, 58]</th><th>[5, 31, 57]</th><th>[5, 30, 57]</th><th>[5, 31, 56]</th><th>[5, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP88</th><th>[6, 31, 7]</th><th>[6, 30, 7]</th><th>[6, 31, 6]</th><th>[6, 30, 6]</th><th>[6, 31, 5]</th><th>[6, 30, 5]</th><th>[6, 31, 4]</th><th>[6, 30, 4]</th><th>[6, 31, 3]</th><th>[6, 30, 3]</th><th>[6, 31, 2]</th><th>[6, 30, 2]</th><th>[6, 31, 1]</th><th>[6, 30, 1]</th><th>[6, 31, 0]</th><th>[6, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP89</th><th>[6, 31, 15]</th><th>[6, 30, 15]</th><th>[6, 31, 14]</th><th>[6, 30, 14]</th><th>[6, 31, 13]</th><th>[6, 30, 13]</th><th>[6, 31, 12]</th><th>[6, 30, 12]</th><th>[6, 31, 11]</th><th>[6, 30, 11]</th><th>[6, 31, 10]</th><th>[6, 30, 10]</th><th>[6, 31, 9]</th><th>[6, 30, 9]</th><th>[6, 31, 8]</th><th>[6, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP8A</th><th>[6, 31, 23]</th><th>[6, 30, 23]</th><th>[6, 31, 22]</th><th>[6, 30, 22]</th><th>[6, 31, 21]</th><th>[6, 30, 21]</th><th>[6, 31, 20]</th><th>[6, 30, 20]</th><th>[6, 31, 19]</th><th>[6, 30, 19]</th><th>[6, 31, 18]</th><th>[6, 30, 18]</th><th>[6, 31, 17]</th><th>[6, 30, 17]</th><th>[6, 31, 16]</th><th>[6, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP8B</th><th>[6, 31, 31]</th><th>[6, 30, 31]</th><th>[6, 31, 30]</th><th>[6, 30, 30]</th><th>[6, 31, 29]</th><th>[6, 30, 29]</th><th>[6, 31, 28]</th><th>[6, 30, 28]</th><th>[6, 31, 27]</th><th>[6, 30, 27]</th><th>[6, 31, 26]</th><th>[6, 30, 26]</th><th>[6, 31, 25]</th><th>[6, 30, 25]</th><th>[6, 31, 24]</th><th>[6, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP8C</th><th>[6, 31, 39]</th><th>[6, 30, 39]</th><th>[6, 31, 38]</th><th>[6, 30, 38]</th><th>[6, 31, 37]</th><th>[6, 30, 37]</th><th>[6, 31, 36]</th><th>[6, 30, 36]</th><th>[6, 31, 35]</th><th>[6, 30, 35]</th><th>[6, 31, 34]</th><th>[6, 30, 34]</th><th>[6, 31, 33]</th><th>[6, 30, 33]</th><th>[6, 31, 32]</th><th>[6, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP8D</th><th>[6, 31, 47]</th><th>[6, 30, 47]</th><th>[6, 31, 46]</th><th>[6, 30, 46]</th><th>[6, 31, 45]</th><th>[6, 30, 45]</th><th>[6, 31, 44]</th><th>[6, 30, 44]</th><th>[6, 31, 43]</th><th>[6, 30, 43]</th><th>[6, 31, 42]</th><th>[6, 30, 42]</th><th>[6, 31, 41]</th><th>[6, 30, 41]</th><th>[6, 31, 40]</th><th>[6, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP8E</th><th>[6, 31, 55]</th><th>[6, 30, 55]</th><th>[6, 31, 54]</th><th>[6, 30, 54]</th><th>[6, 31, 53]</th><th>[6, 30, 53]</th><th>[6, 31, 52]</th><th>[6, 30, 52]</th><th>[6, 31, 51]</th><th>[6, 30, 51]</th><th>[6, 31, 50]</th><th>[6, 30, 50]</th><th>[6, 31, 49]</th><th>[6, 30, 49]</th><th>[6, 31, 48]</th><th>[6, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP8F</th><th>[6, 31, 63]</th><th>[6, 30, 63]</th><th>[6, 31, 62]</th><th>[6, 30, 62]</th><th>[6, 31, 61]</th><th>[6, 30, 61]</th><th>[6, 31, 60]</th><th>[6, 30, 60]</th><th>[6, 31, 59]</th><th>[6, 30, 59]</th><th>[6, 31, 58]</th><th>[6, 30, 58]</th><th>[6, 31, 57]</th><th>[6, 30, 57]</th><th>[6, 31, 56]</th><th>[6, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP90</th><th>[7, 31, 7]</th><th>[7, 30, 7]</th><th>[7, 31, 6]</th><th>[7, 30, 6]</th><th>[7, 31, 5]</th><th>[7, 30, 5]</th><th>[7, 31, 4]</th><th>[7, 30, 4]</th><th>[7, 31, 3]</th><th>[7, 30, 3]</th><th>[7, 31, 2]</th><th>[7, 30, 2]</th><th>[7, 31, 1]</th><th>[7, 30, 1]</th><th>[7, 31, 0]</th><th>[7, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP91</th><th>[7, 31, 15]</th><th>[7, 30, 15]</th><th>[7, 31, 14]</th><th>[7, 30, 14]</th><th>[7, 31, 13]</th><th>[7, 30, 13]</th><th>[7, 31, 12]</th><th>[7, 30, 12]</th><th>[7, 31, 11]</th><th>[7, 30, 11]</th><th>[7, 31, 10]</th><th>[7, 30, 10]</th><th>[7, 31, 9]</th><th>[7, 30, 9]</th><th>[7, 31, 8]</th><th>[7, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP92</th><th>[7, 31, 23]</th><th>[7, 30, 23]</th><th>[7, 31, 22]</th><th>[7, 30, 22]</th><th>[7, 31, 21]</th><th>[7, 30, 21]</th><th>[7, 31, 20]</th><th>[7, 30, 20]</th><th>[7, 31, 19]</th><th>[7, 30, 19]</th><th>[7, 31, 18]</th><th>[7, 30, 18]</th><th>[7, 31, 17]</th><th>[7, 30, 17]</th><th>[7, 31, 16]</th><th>[7, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP93</th><th>[7, 31, 31]</th><th>[7, 30, 31]</th><th>[7, 31, 30]</th><th>[7, 30, 30]</th><th>[7, 31, 29]</th><th>[7, 30, 29]</th><th>[7, 31, 28]</th><th>[7, 30, 28]</th><th>[7, 31, 27]</th><th>[7, 30, 27]</th><th>[7, 31, 26]</th><th>[7, 30, 26]</th><th>[7, 31, 25]</th><th>[7, 30, 25]</th><th>[7, 31, 24]</th><th>[7, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP94</th><th>[7, 31, 39]</th><th>[7, 30, 39]</th><th>[7, 31, 38]</th><th>[7, 30, 38]</th><th>[7, 31, 37]</th><th>[7, 30, 37]</th><th>[7, 31, 36]</th><th>[7, 30, 36]</th><th>[7, 31, 35]</th><th>[7, 30, 35]</th><th>[7, 31, 34]</th><th>[7, 30, 34]</th><th>[7, 31, 33]</th><th>[7, 30, 33]</th><th>[7, 31, 32]</th><th>[7, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP95</th><th>[7, 31, 47]</th><th>[7, 30, 47]</th><th>[7, 31, 46]</th><th>[7, 30, 46]</th><th>[7, 31, 45]</th><th>[7, 30, 45]</th><th>[7, 31, 44]</th><th>[7, 30, 44]</th><th>[7, 31, 43]</th><th>[7, 30, 43]</th><th>[7, 31, 42]</th><th>[7, 30, 42]</th><th>[7, 31, 41]</th><th>[7, 30, 41]</th><th>[7, 31, 40]</th><th>[7, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP96</th><th>[7, 31, 55]</th><th>[7, 30, 55]</th><th>[7, 31, 54]</th><th>[7, 30, 54]</th><th>[7, 31, 53]</th><th>[7, 30, 53]</th><th>[7, 31, 52]</th><th>[7, 30, 52]</th><th>[7, 31, 51]</th><th>[7, 30, 51]</th><th>[7, 31, 50]</th><th>[7, 30, 50]</th><th>[7, 31, 49]</th><th>[7, 30, 49]</th><th>[7, 31, 48]</th><th>[7, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP97</th><th>[7, 31, 63]</th><th>[7, 30, 63]</th><th>[7, 31, 62]</th><th>[7, 30, 62]</th><th>[7, 31, 61]</th><th>[7, 30, 61]</th><th>[7, 31, 60]</th><th>[7, 30, 60]</th><th>[7, 31, 59]</th><th>[7, 30, 59]</th><th>[7, 31, 58]</th><th>[7, 30, 58]</th><th>[7, 31, 57]</th><th>[7, 30, 57]</th><th>[7, 31, 56]</th><th>[7, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRP98</th><th>[8, 31, 7]</th><th>[8, 30, 7]</th><th>[8, 31, 6]</th><th>[8, 30, 6]</th><th>[8, 31, 5]</th><th>[8, 30, 5]</th><th>[8, 31, 4]</th><th>[8, 30, 4]</th><th>[8, 31, 3]</th><th>[8, 30, 3]</th><th>[8, 31, 2]</th><th>[8, 30, 2]</th><th>[8, 31, 1]</th><th>[8, 30, 1]</th><th>[8, 31, 0]</th><th>[8, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRP99</th><th>[8, 31, 15]</th><th>[8, 30, 15]</th><th>[8, 31, 14]</th><th>[8, 30, 14]</th><th>[8, 31, 13]</th><th>[8, 30, 13]</th><th>[8, 31, 12]</th><th>[8, 30, 12]</th><th>[8, 31, 11]</th><th>[8, 30, 11]</th><th>[8, 31, 10]</th><th>[8, 30, 10]</th><th>[8, 31, 9]</th><th>[8, 30, 9]</th><th>[8, 31, 8]</th><th>[8, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRP9A</th><th>[8, 31, 23]</th><th>[8, 30, 23]</th><th>[8, 31, 22]</th><th>[8, 30, 22]</th><th>[8, 31, 21]</th><th>[8, 30, 21]</th><th>[8, 31, 20]</th><th>[8, 30, 20]</th><th>[8, 31, 19]</th><th>[8, 30, 19]</th><th>[8, 31, 18]</th><th>[8, 30, 18]</th><th>[8, 31, 17]</th><th>[8, 30, 17]</th><th>[8, 31, 16]</th><th>[8, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRP9B</th><th>[8, 31, 31]</th><th>[8, 30, 31]</th><th>[8, 31, 30]</th><th>[8, 30, 30]</th><th>[8, 31, 29]</th><th>[8, 30, 29]</th><th>[8, 31, 28]</th><th>[8, 30, 28]</th><th>[8, 31, 27]</th><th>[8, 30, 27]</th><th>[8, 31, 26]</th><th>[8, 30, 26]</th><th>[8, 31, 25]</th><th>[8, 30, 25]</th><th>[8, 31, 24]</th><th>[8, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRP9C</th><th>[8, 31, 39]</th><th>[8, 30, 39]</th><th>[8, 31, 38]</th><th>[8, 30, 38]</th><th>[8, 31, 37]</th><th>[8, 30, 37]</th><th>[8, 31, 36]</th><th>[8, 30, 36]</th><th>[8, 31, 35]</th><th>[8, 30, 35]</th><th>[8, 31, 34]</th><th>[8, 30, 34]</th><th>[8, 31, 33]</th><th>[8, 30, 33]</th><th>[8, 31, 32]</th><th>[8, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRP9D</th><th>[8, 31, 47]</th><th>[8, 30, 47]</th><th>[8, 31, 46]</th><th>[8, 30, 46]</th><th>[8, 31, 45]</th><th>[8, 30, 45]</th><th>[8, 31, 44]</th><th>[8, 30, 44]</th><th>[8, 31, 43]</th><th>[8, 30, 43]</th><th>[8, 31, 42]</th><th>[8, 30, 42]</th><th>[8, 31, 41]</th><th>[8, 30, 41]</th><th>[8, 31, 40]</th><th>[8, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRP9E</th><th>[8, 31, 55]</th><th>[8, 30, 55]</th><th>[8, 31, 54]</th><th>[8, 30, 54]</th><th>[8, 31, 53]</th><th>[8, 30, 53]</th><th>[8, 31, 52]</th><th>[8, 30, 52]</th><th>[8, 31, 51]</th><th>[8, 30, 51]</th><th>[8, 31, 50]</th><th>[8, 30, 50]</th><th>[8, 31, 49]</th><th>[8, 30, 49]</th><th>[8, 31, 48]</th><th>[8, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRP9F</th><th>[8, 31, 63]</th><th>[8, 30, 63]</th><th>[8, 31, 62]</th><th>[8, 30, 62]</th><th>[8, 31, 61]</th><th>[8, 30, 61]</th><th>[8, 31, 60]</th><th>[8, 30, 60]</th><th>[8, 31, 59]</th><th>[8, 30, 59]</th><th>[8, 31, 58]</th><th>[8, 30, 58]</th><th>[8, 31, 57]</th><th>[8, 30, 57]</th><th>[8, 31, 56]</th><th>[8, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRPA0</th><th>[9, 31, 7]</th><th>[9, 30, 7]</th><th>[9, 31, 6]</th><th>[9, 30, 6]</th><th>[9, 31, 5]</th><th>[9, 30, 5]</th><th>[9, 31, 4]</th><th>[9, 30, 4]</th><th>[9, 31, 3]</th><th>[9, 30, 3]</th><th>[9, 31, 2]</th><th>[9, 30, 2]</th><th>[9, 31, 1]</th><th>[9, 30, 1]</th><th>[9, 31, 0]</th><th>[9, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRPA1</th><th>[9, 31, 15]</th><th>[9, 30, 15]</th><th>[9, 31, 14]</th><th>[9, 30, 14]</th><th>[9, 31, 13]</th><th>[9, 30, 13]</th><th>[9, 31, 12]</th><th>[9, 30, 12]</th><th>[9, 31, 11]</th><th>[9, 30, 11]</th><th>[9, 31, 10]</th><th>[9, 30, 10]</th><th>[9, 31, 9]</th><th>[9, 30, 9]</th><th>[9, 31, 8]</th><th>[9, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRPA2</th><th>[9, 31, 23]</th><th>[9, 30, 23]</th><th>[9, 31, 22]</th><th>[9, 30, 22]</th><th>[9, 31, 21]</th><th>[9, 30, 21]</th><th>[9, 31, 20]</th><th>[9, 30, 20]</th><th>[9, 31, 19]</th><th>[9, 30, 19]</th><th>[9, 31, 18]</th><th>[9, 30, 18]</th><th>[9, 31, 17]</th><th>[9, 30, 17]</th><th>[9, 31, 16]</th><th>[9, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRPA3</th><th>[9, 31, 31]</th><th>[9, 30, 31]</th><th>[9, 31, 30]</th><th>[9, 30, 30]</th><th>[9, 31, 29]</th><th>[9, 30, 29]</th><th>[9, 31, 28]</th><th>[9, 30, 28]</th><th>[9, 31, 27]</th><th>[9, 30, 27]</th><th>[9, 31, 26]</th><th>[9, 30, 26]</th><th>[9, 31, 25]</th><th>[9, 30, 25]</th><th>[9, 31, 24]</th><th>[9, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRPA4</th><th>[9, 31, 39]</th><th>[9, 30, 39]</th><th>[9, 31, 38]</th><th>[9, 30, 38]</th><th>[9, 31, 37]</th><th>[9, 30, 37]</th><th>[9, 31, 36]</th><th>[9, 30, 36]</th><th>[9, 31, 35]</th><th>[9, 30, 35]</th><th>[9, 31, 34]</th><th>[9, 30, 34]</th><th>[9, 31, 33]</th><th>[9, 30, 33]</th><th>[9, 31, 32]</th><th>[9, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRPA5</th><th>[9, 31, 47]</th><th>[9, 30, 47]</th><th>[9, 31, 46]</th><th>[9, 30, 46]</th><th>[9, 31, 45]</th><th>[9, 30, 45]</th><th>[9, 31, 44]</th><th>[9, 30, 44]</th><th>[9, 31, 43]</th><th>[9, 30, 43]</th><th>[9, 31, 42]</th><th>[9, 30, 42]</th><th>[9, 31, 41]</th><th>[9, 30, 41]</th><th>[9, 31, 40]</th><th>[9, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRPA6</th><th>[9, 31, 55]</th><th>[9, 30, 55]</th><th>[9, 31, 54]</th><th>[9, 30, 54]</th><th>[9, 31, 53]</th><th>[9, 30, 53]</th><th>[9, 31, 52]</th><th>[9, 30, 52]</th><th>[9, 31, 51]</th><th>[9, 30, 51]</th><th>[9, 31, 50]</th><th>[9, 30, 50]</th><th>[9, 31, 49]</th><th>[9, 30, 49]</th><th>[9, 31, 48]</th><th>[9, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRPA7</th><th>[9, 31, 63]</th><th>[9, 30, 63]</th><th>[9, 31, 62]</th><th>[9, 30, 62]</th><th>[9, 31, 61]</th><th>[9, 30, 61]</th><th>[9, 31, 60]</th><th>[9, 30, 60]</th><th>[9, 31, 59]</th><th>[9, 30, 59]</th><th>[9, 31, 58]</th><th>[9, 30, 58]</th><th>[9, 31, 57]</th><th>[9, 30, 57]</th><th>[9, 31, 56]</th><th>[9, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:DRPA8</th><th>[10, 31, 7]</th><th>[10, 30, 7]</th><th>[10, 31, 6]</th><th>[10, 30, 6]</th><th>[10, 31, 5]</th><th>[10, 30, 5]</th><th>[10, 31, 4]</th><th>[10, 30, 4]</th><th>[10, 31, 3]</th><th>[10, 30, 3]</th><th>[10, 31, 2]</th><th>[10, 30, 2]</th><th>[10, 31, 1]</th><th>[10, 30, 1]</th><th>[10, 31, 0]</th><th>[10, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:DRPA9</th><th>[10, 31, 15]</th><th>[10, 30, 15]</th><th>[10, 31, 14]</th><th>[10, 30, 14]</th><th>[10, 31, 13]</th><th>[10, 30, 13]</th><th>[10, 31, 12]</th><th>[10, 30, 12]</th><th>[10, 31, 11]</th><th>[10, 30, 11]</th><th>[10, 31, 10]</th><th>[10, 30, 10]</th><th>[10, 31, 9]</th><th>[10, 30, 9]</th><th>[10, 31, 8]</th><th>[10, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:DRPAA</th><th>[10, 31, 23]</th><th>[10, 30, 23]</th><th>[10, 31, 22]</th><th>[10, 30, 22]</th><th>[10, 31, 21]</th><th>[10, 30, 21]</th><th>[10, 31, 20]</th><th>[10, 30, 20]</th><th>[10, 31, 19]</th><th>[10, 30, 19]</th><th>[10, 31, 18]</th><th>[10, 30, 18]</th><th>[10, 31, 17]</th><th>[10, 30, 17]</th><th>[10, 31, 16]</th><th>[10, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:DRPAB</th><th>[10, 31, 31]</th><th>[10, 30, 31]</th><th>[10, 31, 30]</th><th>[10, 30, 30]</th><th>[10, 31, 29]</th><th>[10, 30, 29]</th><th>[10, 31, 28]</th><th>[10, 30, 28]</th><th>[10, 31, 27]</th><th>[10, 30, 27]</th><th>[10, 31, 26]</th><th>[10, 30, 26]</th><th>[10, 31, 25]</th><th>[10, 30, 25]</th><th>[10, 31, 24]</th><th>[10, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DRPAC</th><th>[10, 31, 39]</th><th>[10, 30, 39]</th><th>[10, 31, 38]</th><th>[10, 30, 38]</th><th>[10, 31, 37]</th><th>[10, 30, 37]</th><th>[10, 31, 36]</th><th>[10, 30, 36]</th><th>[10, 31, 35]</th><th>[10, 30, 35]</th><th>[10, 31, 34]</th><th>[10, 30, 34]</th><th>[10, 31, 33]</th><th>[10, 30, 33]</th><th>[10, 31, 32]</th><th>[10, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:DRPAD</th><th>[10, 31, 47]</th><th>[10, 30, 47]</th><th>[10, 31, 46]</th><th>[10, 30, 46]</th><th>[10, 31, 45]</th><th>[10, 30, 45]</th><th>[10, 31, 44]</th><th>[10, 30, 44]</th><th>[10, 31, 43]</th><th>[10, 30, 43]</th><th>[10, 31, 42]</th><th>[10, 30, 42]</th><th>[10, 31, 41]</th><th>[10, 30, 41]</th><th>[10, 31, 40]</th><th>[10, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:DRPAE</th><th>[10, 31, 55]</th><th>[10, 30, 55]</th><th>[10, 31, 54]</th><th>[10, 30, 54]</th><th>[10, 31, 53]</th><th>[10, 30, 53]</th><th>[10, 31, 52]</th><th>[10, 30, 52]</th><th>[10, 31, 51]</th><th>[10, 30, 51]</th><th>[10, 31, 50]</th><th>[10, 30, 50]</th><th>[10, 31, 49]</th><th>[10, 30, 49]</th><th>[10, 31, 48]</th><th>[10, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:DRPAF</th><th>[10, 31, 63]</th><th>[10, 30, 63]</th><th>[10, 31, 62]</th><th>[10, 30, 62]</th><th>[10, 31, 61]</th><th>[10, 30, 61]</th><th>[10, 31, 60]</th><th>[10, 30, 60]</th><th>[10, 31, 59]</th><th>[10, 30, 59]</th><th>[10, 31, 58]</th><th>[10, 30, 58]</th><th>[10, 31, 57]</th><th>[10, 30, 57]</th><th>[10, 31, 56]</th><th>[10, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:PMA_RSV2</th><th>[5, 31, 23]</th><th>[5, 30, 23]</th><th>[5, 31, 22]</th><th>[5, 30, 22]</th><th>[5, 31, 21]</th><th>[5, 30, 21]</th><th>[5, 31, 20]</th><th>[5, 30, 20]</th><th>[5, 31, 19]</th><th>[5, 30, 19]</th><th>[5, 31, 18]</th><th>[5, 30, 18]</th><th>[5, 31, 17]</th><th>[5, 30, 17]</th><th>[5, 31, 16]</th><th>[5, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:RXDLY_CFG</th><th>[10, 29, 47]</th><th>[10, 28, 47]</th><th>[10, 29, 46]</th><th>[10, 28, 46]</th><th>[10, 29, 45]</th><th>[10, 28, 45]</th><th>[10, 29, 44]</th><th>[10, 28, 44]</th><th>[10, 29, 43]</th><th>[10, 28, 43]</th><th>[10, 29, 42]</th><th>[10, 28, 42]</th><th>[10, 29, 41]</th><th>[10, 28, 41]</th><th>[10, 29, 40]</th><th>[10, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:RXDLY_TAP_CFG</th><th>[10, 29, 39]</th><th>[10, 28, 39]</th><th>[10, 29, 38]</th><th>[10, 28, 38]</th><th>[10, 29, 37]</th><th>[10, 28, 37]</th><th>[10, 29, 36]</th><th>[10, 28, 36]</th><th>[10, 29, 35]</th><th>[10, 28, 35]</th><th>[10, 29, 34]</th><th>[10, 28, 34]</th><th>[10, 29, 33]</th><th>[10, 28, 33]</th><th>[10, 29, 32]</th><th>[10, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_LPM_CFG</th><th>[5, 29, 15]</th><th>[5, 28, 15]</th><th>[5, 29, 14]</th><th>[5, 28, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 29, 12]</th><th>[5, 28, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 29, 10]</th><th>[5, 28, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 29, 8]</th><th>[5, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:TXDLY_CFG</th><th>[1, 31, 23]</th><th>[1, 30, 23]</th><th>[1, 31, 22]</th><th>[1, 30, 22]</th><th>[1, 31, 21]</th><th>[1, 30, 21]</th><th>[1, 31, 20]</th><th>[1, 30, 20]</th><th>[1, 31, 19]</th><th>[1, 30, 19]</th><th>[1, 31, 18]</th><th>[1, 30, 18]</th><th>[1, 31, 17]</th><th>[1, 30, 17]</th><th>[1, 31, 16]</th><th>[1, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:TXDLY_TAP_CFG</th><th>[1, 31, 31]</th><th>[1, 30, 31]</th><th>[1, 31, 30]</th><th>[1, 30, 30]</th><th>[1, 31, 29]</th><th>[1, 30, 29]</th><th>[1, 31, 28]</th><th>[1, 30, 28]</th><th>[1, 31, 27]</th><th>[1, 30, 27]</th><th>[1, 31, 26]</th><th>[1, 30, 26]</th><th>[1, 31, 25]</th><th>[1, 30, 25]</th><th>[1, 31, 24]</th><th>[1, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:TXPH_CFG</th><th>[1, 31, 39]</th><th>[1, 30, 39]</th><th>[1, 31, 38]</th><th>[1, 30, 38]</th><th>[1, 31, 37]</th><th>[1, 30, 37]</th><th>[1, 31, 36]</th><th>[1, 30, 36]</th><th>[1, 31, 35]</th><th>[1, 30, 35]</th><th>[1, 31, 34]</th><th>[1, 30, 34]</th><th>[1, 31, 33]</th><th>[1, 30, 33]</th><th>[1, 31, 32]</th><th>[1, 30, 32]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_LOOPBACK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXOUTCLKSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPRBSSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXBUFDIFFCTRL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMARGIN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXOUTCLKSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRBSSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:GEARBOX_MODE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_TRIM"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_VAL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_EIDLE_VAL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SP_REFCLK_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_REF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:A_LOOPBACK</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th><th>[0, 28, 34]</th></tr>
<tr><th>GTX_CHANNEL:A_RXOUTCLKSEL</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPRBSSEL</th><th>[0, 28, 49]</th><th>[0, 29, 48]</th><th>[0, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:A_TXBUFDIFFCTRL</th><th>[1, 28, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th></tr>
<tr><th>GTX_CHANNEL:A_TXMARGIN</th><th>[1, 28, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th></tr>
<tr><th>GTX_CHANNEL:A_TXOUTCLKSEL</th><th>[1, 29, 7]</th><th>[1, 28, 7]</th><th>[1, 29, 6]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPRBSSEL</th><th>[1, 29, 10]</th><th>[1, 28, 10]</th><th>[1, 29, 9]</th></tr>
<tr><th>GTX_CHANNEL:GEARBOX_MODE</th><th>[3, 28, 33]</th><th>[3, 29, 32]</th><th>[3, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:RX_CM_TRIM</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 29, 8]</th></tr>
<tr><th>GTX_CHANNEL:SATA_BURST_VAL</th><th>[2, 29, 20]</th><th>[2, 28, 20]</th><th>[2, 29, 19]</th></tr>
<tr><th>GTX_CHANNEL:SATA_EIDLE_VAL</th><th>[2, 28, 25]</th><th>[2, 29, 24]</th><th>[2, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:SP_REFCLK_CFG</th><th>[0, 31, 15]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th></tr>
<tr><th>GTX_CHANNEL:TX_EIDLE_ASSERT_DELAY</th><th>[3, 28, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th></tr>
<tr><th>GTX_CHANNEL:TX_EIDLE_DEASSERT_DELAY</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 29, 12]</th></tr>
<tr><th>GTX_CHANNEL:TX_RXDETECT_REF</th><th>[4, 30, 37]</th><th>[4, 31, 36]</th><th>[4, 30, 36]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXMONITORSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXPD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_RXSYSCLKSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPD"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXSYSCLKSEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:OUTREFCLK_SEL_INV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CM_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:A_RXMONITORSEL</th><th>[1, 28, 17]</th><th>[1, 29, 16]</th></tr>
<tr><th>GTX_CHANNEL:A_RXPD</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th></tr>
<tr><th>GTX_CHANNEL:A_RXSYSCLKSEL</th><th>[0, 29, 50]</th><th>[0, 28, 50]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPD</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th></tr>
<tr><th>GTX_CHANNEL:A_TXSYSCLKSEL</th><th>[1, 28, 15]</th><th>[1, 29, 14]</th></tr>
<tr><th>GTX_CHANNEL:OUTREFCLK_SEL_INV</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th></tr>
<tr><th>GTX_CHANNEL:PMA_RSV3</th><th>[4, 31, 32]</th><th>[4, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:RX_CM_SEL</th><th>[2, 29, 10]</th><th>[2, 28, 10]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXMAINCURSOR"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDFELPMRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOOB_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MAX_COM"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_FULL_4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_MARGIN_LOW_4"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:A_TXMAINCURSOR</th><th>[0, 28, 63]</th><th>[0, 29, 62]</th><th>[0, 28, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 29, 60]</th><th>[0, 28, 60]</th></tr>
<tr><th>GTX_CHANNEL:RXCDRRESET_TIME</th><th>[2, 28, 3]</th><th>[2, 29, 2]</th><th>[2, 28, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 29, 0]</th><th>[2, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:RXDFELPMRESET_TIME</th><th>[1, 29, 50]</th><th>[1, 28, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 29, 48]</th><th>[1, 28, 48]</th><th>[1, 29, 47]</th></tr>
<tr><th>GTX_CHANNEL:RXOOB_CFG</th><th>[2, 28, 19]</th><th>[2, 29, 18]</th><th>[2, 28, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 29, 16]</th><th>[2, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:SAS_MAX_COM</th><th>[2, 28, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 29, 44]</th><th>[2, 28, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_FULL_0</th><th>[3, 30, 43]</th><th>[3, 31, 42]</th><th>[3, 30, 42]</th><th>[3, 31, 41]</th><th>[3, 30, 41]</th><th>[3, 31, 40]</th><th>[3, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_FULL_1</th><th>[3, 30, 47]</th><th>[3, 31, 46]</th><th>[3, 30, 46]</th><th>[3, 31, 45]</th><th>[3, 30, 45]</th><th>[3, 31, 44]</th><th>[3, 30, 44]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_FULL_2</th><th>[3, 30, 51]</th><th>[3, 31, 50]</th><th>[3, 30, 50]</th><th>[3, 31, 49]</th><th>[3, 30, 49]</th><th>[3, 31, 48]</th><th>[3, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_FULL_3</th><th>[3, 30, 55]</th><th>[3, 31, 54]</th><th>[3, 30, 54]</th><th>[3, 31, 53]</th><th>[3, 30, 53]</th><th>[3, 31, 52]</th><th>[3, 30, 52]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_FULL_4</th><th>[3, 30, 59]</th><th>[3, 31, 58]</th><th>[3, 30, 58]</th><th>[3, 31, 57]</th><th>[3, 30, 57]</th><th>[3, 31, 56]</th><th>[3, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_LOW_0</th><th>[3, 30, 63]</th><th>[3, 31, 62]</th><th>[3, 30, 62]</th><th>[3, 31, 61]</th><th>[3, 30, 61]</th><th>[3, 31, 60]</th><th>[3, 30, 60]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_LOW_1</th><th>[4, 30, 3]</th><th>[4, 31, 2]</th><th>[4, 30, 2]</th><th>[4, 31, 1]</th><th>[4, 30, 1]</th><th>[4, 31, 0]</th><th>[4, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_LOW_2</th><th>[4, 30, 7]</th><th>[4, 31, 6]</th><th>[4, 30, 6]</th><th>[4, 31, 5]</th><th>[4, 30, 5]</th><th>[4, 31, 4]</th><th>[4, 30, 4]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_LOW_3</th><th>[4, 30, 11]</th><th>[4, 31, 10]</th><th>[4, 30, 10]</th><th>[4, 31, 9]</th><th>[4, 30, 9]</th><th>[4, 31, 8]</th><th>[4, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:TX_MARGIN_LOW_4</th><th>[4, 30, 15]</th><th>[4, 31, 14]</th><th>[4, 30, 14]</th><th>[4, 31, 13]</th><th>[4, 30, 13]</th><th>[4, 31, 12]</th><th>[4, 30, 12]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXDIFFCTRL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_MAX_SKEW"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:FTS_LANE_DESKEW_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_HI_CNT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_EIDLE_LO_CNT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_AUTO_WAIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_BURST_SEQ_LEN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:A_TXDIFFCTRL</th><th>[0, 28, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 29, 56]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_MAX_SKEW</th><th>[10, 29, 31]</th><th>[10, 28, 31]</th><th>[10, 29, 30]</th><th>[10, 28, 30]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_1_ENABLE</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 29, 38]</th><th>[9, 28, 38]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_ENABLE</th><th>[10, 29, 7]</th><th>[10, 28, 7]</th><th>[10, 29, 6]</th><th>[10, 28, 6]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_1_ENABLE</th><th>[8, 29, 38]</th><th>[8, 28, 38]</th><th>[8, 29, 37]</th><th>[8, 28, 37]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_ENABLE</th><th>[9, 29, 6]</th><th>[9, 28, 6]</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th></tr>
<tr><th>GTX_CHANNEL:FTS_DESKEW_SEQ_ENABLE</th><th>[10, 29, 23]</th><th>[10, 28, 23]</th><th>[10, 29, 22]</th><th>[10, 28, 22]</th></tr>
<tr><th>GTX_CHANNEL:FTS_LANE_DESKEW_CFG</th><th>[10, 29, 15]</th><th>[10, 28, 15]</th><th>[10, 29, 14]</th><th>[10, 28, 14]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_EIDLE_HI_CNT</th><th>[8, 31, 47]</th><th>[8, 30, 47]</th><th>[8, 31, 46]</th><th>[8, 30, 46]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_EIDLE_LO_CNT</th><th>[8, 31, 45]</th><th>[8, 30, 45]</th><th>[8, 31, 44]</th><th>[8, 30, 44]</th></tr>
<tr><th>GTX_CHANNEL:RXSLIDE_AUTO_WAIT</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 29, 8]</th><th>[8, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:SATA_BURST_SEQ_LEN</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 29, 22]</th><th>[2, 28, 22]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_XCLK_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_XCLK_SEL</th><th>[0, 30, 11]</th></tr>
<tr><td>RXREC</td><td>0</td></tr>
<tr><td>RXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_INIT_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:DMONITOR_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPHDLY_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPHDLY_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CPLL_CFG</th><th>[0, 31, 47]</th><th>[0, 30, 47]</th><th>[0, 31, 46]</th><th>[0, 30, 46]</th><th>[0, 31, 45]</th><th>[0, 30, 45]</th><th>[0, 31, 44]</th><th>[0, 30, 44]</th><th>[0, 31, 43]</th><th>[0, 30, 43]</th><th>[0, 31, 42]</th><th>[0, 30, 42]</th><th>[0, 31, 41]</th><th>[0, 30, 41]</th><th>[0, 31, 40]</th><th>[0, 30, 40]</th><th>[0, 31, 39]</th><th>[0, 30, 39]</th><th>[0, 31, 38]</th><th>[0, 30, 38]</th><th>[0, 31, 37]</th><th>[0, 30, 37]</th><th>[0, 31, 36]</th><th>[0, 30, 36]</th></tr>
<tr><th>GTX_CHANNEL:CPLL_INIT_CFG</th><th>[0, 31, 35]</th><th>[0, 30, 35]</th><th>[0, 31, 34]</th><th>[0, 30, 34]</th><th>[0, 31, 33]</th><th>[0, 30, 33]</th><th>[0, 31, 32]</th><th>[0, 30, 32]</th><th>[0, 31, 31]</th><th>[0, 30, 31]</th><th>[0, 31, 30]</th><th>[0, 30, 30]</th><th>[0, 31, 29]</th><th>[0, 30, 29]</th><th>[0, 31, 28]</th><th>[0, 30, 28]</th><th>[0, 31, 27]</th><th>[0, 30, 27]</th><th>[0, 31, 26]</th><th>[0, 30, 26]</th><th>[0, 31, 25]</th><th>[0, 30, 25]</th><th>[0, 31, 24]</th><th>[0, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:DMONITOR_CFG</th><th>[5, 31, 59]</th><th>[5, 30, 59]</th><th>[5, 31, 58]</th><th>[5, 30, 58]</th><th>[5, 31, 57]</th><th>[5, 30, 57]</th><th>[5, 31, 56]</th><th>[5, 30, 56]</th><th>[5, 31, 55]</th><th>[5, 30, 55]</th><th>[5, 31, 54]</th><th>[5, 30, 54]</th><th>[5, 31, 53]</th><th>[5, 30, 53]</th><th>[5, 31, 52]</th><th>[5, 30, 52]</th><th>[5, 31, 51]</th><th>[5, 30, 51]</th><th>[5, 31, 50]</th><th>[5, 30, 50]</th><th>[5, 31, 49]</th><th>[5, 30, 49]</th><th>[5, 31, 48]</th><th>[5, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:RXPHDLY_CFG</th><th>[9, 31, 35]</th><th>[9, 30, 35]</th><th>[9, 31, 34]</th><th>[9, 30, 34]</th><th>[9, 31, 33]</th><th>[9, 30, 33]</th><th>[9, 31, 32]</th><th>[9, 30, 32]</th><th>[9, 31, 31]</th><th>[9, 30, 31]</th><th>[9, 31, 30]</th><th>[9, 30, 30]</th><th>[9, 31, 29]</th><th>[9, 30, 29]</th><th>[9, 31, 28]</th><th>[9, 30, 28]</th><th>[9, 31, 27]</th><th>[9, 30, 27]</th><th>[9, 31, 26]</th><th>[9, 30, 26]</th><th>[9, 31, 25]</th><th>[9, 30, 25]</th><th>[9, 31, 24]</th><th>[9, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:RXPH_CFG</th><th>[9, 31, 19]</th><th>[9, 30, 19]</th><th>[9, 31, 18]</th><th>[9, 30, 18]</th><th>[9, 31, 17]</th><th>[9, 30, 17]</th><th>[9, 31, 16]</th><th>[9, 30, 16]</th><th>[9, 31, 15]</th><th>[9, 30, 15]</th><th>[9, 31, 14]</th><th>[9, 30, 14]</th><th>[9, 31, 13]</th><th>[9, 30, 13]</th><th>[9, 31, 12]</th><th>[9, 30, 12]</th><th>[9, 31, 11]</th><th>[9, 30, 11]</th><th>[9, 31, 10]</th><th>[9, 30, 10]</th><th>[9, 31, 9]</th><th>[9, 30, 9]</th><th>[9, 31, 8]</th><th>[9, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:TXPHDLY_CFG</th><th>[1, 31, 11]</th><th>[1, 30, 11]</th><th>[1, 31, 10]</th><th>[1, 30, 10]</th><th>[1, 31, 9]</th><th>[1, 30, 9]</th><th>[1, 31, 8]</th><th>[1, 30, 8]</th><th>[1, 31, 7]</th><th>[1, 30, 7]</th><th>[1, 31, 6]</th><th>[1, 30, 6]</th><th>[1, 31, 5]</th><th>[1, 30, 5]</th><th>[1, 31, 4]</th><th>[1, 30, 4]</th><th>[1, 31, 3]</th><th>[1, 30, 3]</th><th>[1, 31, 2]</th><th>[1, 30, 2]</th><th>[1, 31, 1]</th><th>[1, 30, 1]</th><th>[1, 31, 0]</th><th>[1, 30, 0]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_REFCLK_DIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CPLL_FBDIV</th><th>[0, 30, 50]</th><th>[0, 31, 49]</th><th>[0, 30, 49]</th><th>[0, 31, 48]</th><th>[0, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:CPLL_REFCLK_DIV</th><th>[0, 30, 54]</th><th>[0, 31, 53]</th><th>[0, 30, 53]</th><th>[0, 31, 52]</th><th>[0, 30, 52]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_CPLL_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:SATA_CPLL_CFG</th><th>[0, 31, 55]</th><th>[0, 30, 55]</th></tr>
<tr><td>VCO_3000MHZ</td><td>0</td><td>0</td></tr>
<tr><td>VCO_1500MHZ</td><td>0</td><td>1</td></tr>
<tr><td>VCO_750MHZ</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_STATIC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CPLLREFCLKSEL_STATIC</th><th>[0, 31, 10]</th><th>[0, 30, 10]</th><th>[0, 31, 9]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTREFCLK0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GTREFCLK1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GTNORTHREFCLK0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GTNORTHREFCLK1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GTSOUTHREFCLK0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GTSOUTHREFCLK1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTGREFCLK</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_XCLK_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:TX_XCLK_SEL</th><th>[0, 31, 11]</th></tr>
<tr><td>TXOUT</td><td>0</td></tr>
<tr><td>TXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPLL_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPLL_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXPLL_SEL</th><th>[3, 29, 55]</th></tr>
<tr><th>GTX_CHANNEL:TXPLL_SEL</th><th>[0, 31, 12]</th></tr>
<tr><td>CPLL</td><td>0</td></tr>
<tr><td>QPLL</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLL_FBDIV_45"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSIPO_DIV_45"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPISO_DIV_45"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CPLL_FBDIV_45</th><th>[0, 31, 51]</th></tr>
<tr><th>GTX_CHANNEL:RXSIPO_DIV_45</th><th>[6, 31, 1]</th></tr>
<tr><th>GTX_CHANNEL:TXPISO_DIV_45</th><th>[2, 30, 1]</th></tr>
<tr><td>4</td><td>0</td></tr>
<tr><td>5</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CPLLREFCLKSEL_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CPLLREFCLKSEL_MODE</th><th>[0, 31, 54]</th></tr>
<tr><td>STATIC</td><td>0</td></tr>
<tr><td>DYNAMIC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPOSTCURSOR"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:A_TXPRECURSOR"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_REPEAT_WAIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PRESCALE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUFRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRFREQRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDRPHRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXISCANRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPCSRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPH_MONITOR_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXPMARESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_CLK25_DIV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_SIG_VALID_DLY"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TERM_RCAL_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPCSRESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPH_MONITOR_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXPMARESET_TIME"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_CLK25_DIV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH0"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DEEMPH1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:A_TXPOSTCURSOR</th><th>[1, 28, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 29, 0]</th><th>[1, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:A_TXPRECURSOR</th><th>[1, 29, 4]</th><th>[1, 28, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 29, 2]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_REPEAT_WAIT</th><th>[8, 28, 63]</th><th>[8, 29, 62]</th><th>[8, 28, 62]</th><th>[8, 29, 61]</th><th>[8, 28, 61]</th></tr>
<tr><th>GTX_CHANNEL:ES_PRESCALE</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 29, 30]</th><th>[7, 28, 30]</th><th>[7, 29, 29]</th></tr>
<tr><th>GTX_CHANNEL:RXBUFRESET_TIME</th><th>[1, 28, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 29, 40]</th><th>[1, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:RXCDRFREQRESET_TIME</th><th>[1, 29, 44]</th><th>[1, 28, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 29, 42]</th></tr>
<tr><th>GTX_CHANNEL:RXCDRPHRESET_TIME</th><th>[1, 28, 47]</th><th>[1, 29, 46]</th><th>[1, 28, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th></tr>
<tr><th>GTX_CHANNEL:RXCDR_PCIERESET_WAIT_TIME</th><th>[9, 30, 61]</th><th>[9, 31, 60]</th><th>[9, 30, 60]</th><th>[9, 31, 59]</th><th>[9, 30, 59]</th></tr>
<tr><th>GTX_CHANNEL:RXISCANRESET_TIME</th><th>[1, 28, 63]</th><th>[1, 29, 62]</th><th>[1, 28, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th></tr>
<tr><th>GTX_CHANNEL:RXPCSRESET_TIME</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 54]</th><th>[1, 29, 53]</th></tr>
<tr><th>GTX_CHANNEL:RXPH_MONITOR_SEL</th><th>[10, 28, 62]</th><th>[10, 29, 61]</th><th>[10, 28, 61]</th><th>[10, 29, 60]</th><th>[10, 28, 60]</th></tr>
<tr><th>GTX_CHANNEL:RXPMARESET_TIME</th><th>[1, 28, 53]</th><th>[1, 29, 52]</th><th>[1, 28, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th></tr>
<tr><th>GTX_CHANNEL:RX_CLK25_DIV</th><th>[2, 28, 13]</th><th>[2, 29, 12]</th><th>[2, 28, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th></tr>
<tr><th>GTX_CHANNEL:RX_SIG_VALID_DLY</th><th>[8, 28, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 29, 12]</th><th>[8, 28, 12]</th></tr>
<tr><th>GTX_CHANNEL:TERM_RCAL_CFG</th><th>[2, 30, 10]</th><th>[2, 31, 9]</th><th>[2, 30, 9]</th><th>[2, 31, 8]</th><th>[2, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:TXPCSRESET_TIME</th><th>[1, 29, 60]</th><th>[1, 28, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 29, 58]</th></tr>
<tr><th>GTX_CHANNEL:TXPH_MONITOR_SEL</th><th>[1, 30, 46]</th><th>[1, 31, 45]</th><th>[1, 30, 45]</th><th>[1, 31, 44]</th><th>[1, 30, 44]</th></tr>
<tr><th>GTX_CHANNEL:TXPMARESET_TIME</th><th>[1, 28, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 29, 56]</th><th>[1, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:TX_CLK25_DIV</th><th>[2, 30, 18]</th><th>[2, 31, 17]</th><th>[2, 30, 17]</th><th>[2, 31, 16]</th><th>[2, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:TX_DEEMPH0</th><th>[4, 30, 18]</th><th>[4, 31, 17]</th><th>[4, 30, 17]</th><th>[4, 31, 16]</th><th>[4, 30, 16]</th></tr>
<tr><th>GTX_CHANNEL:TX_DEEMPH1</th><th>[4, 30, 22]</th><th>[4, 31, 21]</th><th>[4, 30, 21]</th><th>[4, 31, 20]</th><th>[4, 30, 20]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_HORZ_OFFSET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_FROM_P2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BIAS_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DEBUG_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H2_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H3_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:ES_HORZ_OFFSET</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 29, 36]</th><th>[7, 28, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th><th>[7, 29, 34]</th><th>[7, 28, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 29, 32]</th><th>[7, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:PD_TRANS_TIME_FROM_P2</th><th>[3, 28, 30]</th><th>[3, 29, 29]</th><th>[3, 28, 29]</th><th>[3, 29, 28]</th><th>[3, 28, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 29, 26]</th><th>[3, 28, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 29, 24]</th></tr>
<tr><th>GTX_CHANNEL:RX_BIAS_CFG</th><th>[1, 31, 53]</th><th>[1, 30, 53]</th><th>[1, 31, 52]</th><th>[1, 30, 52]</th><th>[1, 31, 51]</th><th>[1, 30, 51]</th><th>[1, 31, 50]</th><th>[1, 30, 50]</th><th>[1, 31, 49]</th><th>[1, 30, 49]</th><th>[1, 31, 48]</th><th>[1, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:RX_DEBUG_CFG</th><th>[9, 31, 45]</th><th>[9, 30, 45]</th><th>[9, 31, 44]</th><th>[9, 30, 44]</th><th>[9, 31, 43]</th><th>[9, 30, 43]</th><th>[9, 31, 42]</th><th>[9, 30, 42]</th><th>[9, 31, 41]</th><th>[9, 30, 41]</th><th>[9, 31, 40]</th><th>[9, 30, 40]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_H2_CFG</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th><th>[3, 29, 60]</th><th>[3, 28, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 29, 58]</th><th>[3, 28, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 29, 56]</th><th>[3, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_H3_CFG</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 29, 4]</th><th>[4, 28, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 29, 2]</th><th>[4, 28, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 29, 0]</th><th>[4, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MAX_LAT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_MIN_LAT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_CONTROL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_OVFLW"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_THRESH_UNDFLW"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_LOCK_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_BUFFER_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DDI_SEL"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SAS_MIN_COM"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_BURST"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_INIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MAX_WAKE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_BURST"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_INIT"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:SATA_MIN_WAKE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CLK_COR_MAX_LAT</th><th>[8, 29, 47]</th><th>[8, 28, 47]</th><th>[8, 29, 46]</th><th>[8, 28, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_MIN_LAT</th><th>[8, 29, 55]</th><th>[8, 28, 55]</th><th>[8, 29, 54]</th><th>[8, 28, 54]</th><th>[8, 29, 53]</th><th>[8, 28, 53]</th></tr>
<tr><th>GTX_CHANNEL:ES_CONTROL</th><th>[7, 29, 42]</th><th>[7, 28, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 29, 40]</th><th>[7, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_THRESH_OVFLW</th><th>[8, 31, 38]</th><th>[8, 30, 38]</th><th>[8, 31, 37]</th><th>[8, 30, 37]</th><th>[8, 31, 36]</th><th>[8, 30, 36]</th></tr>
<tr><th>GTX_CHANNEL:RXBUF_THRESH_UNDFLW</th><th>[8, 31, 34]</th><th>[8, 30, 34]</th><th>[8, 31, 33]</th><th>[8, 30, 33]</th><th>[8, 31, 32]</th><th>[8, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:RXCDR_LOCK_CFG</th><th>[9, 31, 58]</th><th>[9, 30, 58]</th><th>[9, 31, 57]</th><th>[9, 30, 57]</th><th>[9, 31, 56]</th><th>[9, 30, 56]</th></tr>
<tr><th>GTX_CHANNEL:RX_BUFFER_CFG</th><th>[8, 31, 26]</th><th>[8, 30, 26]</th><th>[8, 31, 25]</th><th>[8, 30, 25]</th><th>[8, 31, 24]</th><th>[8, 30, 24]</th></tr>
<tr><th>GTX_CHANNEL:RX_DDI_SEL</th><th>[10, 29, 58]</th><th>[10, 28, 58]</th><th>[10, 29, 57]</th><th>[10, 28, 57]</th><th>[10, 29, 56]</th><th>[10, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:SAS_MIN_COM</th><th>[2, 28, 31]</th><th>[2, 29, 30]</th><th>[2, 28, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 29, 28]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MAX_BURST</th><th>[2, 29, 42]</th><th>[2, 28, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 29, 40]</th><th>[2, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MAX_INIT</th><th>[2, 29, 50]</th><th>[2, 28, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 29, 48]</th><th>[2, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MAX_WAKE</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 29, 52]</th><th>[2, 28, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MIN_BURST</th><th>[2, 28, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 29, 26]</th><th>[2, 28, 26]</th><th>[2, 29, 25]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MIN_INIT</th><th>[2, 29, 34]</th><th>[2, 28, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 29, 32]</th><th>[2, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:SATA_MIN_WAKE</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 29, 36]</th><th>[2, 28, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DATA_WIDTH"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_DATA_WIDTH</th><th>[2, 29, 14]</th><th>[2, 28, 14]</th><th>[2, 29, 13]</th></tr>
<tr><th>GTX_CHANNEL:TX_DATA_WIDTH</th><th>[2, 30, 25]</th><th>[2, 31, 24]</th><th>[2, 30, 24]</th></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>32</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>40</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>80</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PCS_RSVD_ATTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:PCS_RSVD_ATTR</th><th>[3, 31, 15]</th><th>[3, 30, 15]</th><th>[3, 31, 14]</th><th>[3, 30, 14]</th><th>[3, 31, 13]</th><th>[3, 30, 13]</th><th>[3, 31, 12]</th><th>[3, 30, 12]</th><th>[3, 31, 11]</th><th>[3, 30, 11]</th><th>[3, 31, 10]</th><th>[3, 30, 10]</th><th>[3, 31, 9]</th><th>[3, 30, 9]</th><th>[3, 31, 8]</th><th>[3, 30, 8]</th><th>[3, 31, 7]</th><th>[3, 30, 7]</th><th>[3, 31, 6]</th><th>[3, 30, 6]</th><th>[3, 31, 5]</th><th>[3, 30, 5]</th><th>[3, 31, 4]</th><th>[3, 30, 4]</th><th>[3, 31, 3]</th><th>[3, 30, 3]</th><th>[3, 31, 2]</th><th>[3, 30, 2]</th><th>[3, 31, 1]</th><th>[3, 30, 1]</th><th>[3, 31, 0]</th><th>[3, 30, 0]</th><th>[2, 31, 63]</th><th>[2, 30, 63]</th><th>[2, 31, 62]</th><th>[2, 30, 62]</th><th>[2, 31, 61]</th><th>[2, 30, 61]</th><th>[2, 31, 60]</th><th>[2, 30, 60]</th><th>[2, 31, 59]</th><th>[2, 30, 59]</th><th>[2, 31, 58]</th><th>[2, 30, 58]</th><th>[2, 31, 57]</th><th>[2, 30, 57]</th><th>[2, 31, 56]</th><th>[2, 30, 56]</th></tr>
<tr><td>Non-inverted</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_NONE_P2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PD_TRANS_TIME_TO_P2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TRANS_TIME_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:PD_TRANS_TIME_NONE_P2</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 29, 18]</th><th>[3, 28, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 29, 16]</th><th>[3, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:PD_TRANS_TIME_TO_P2</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 29, 22]</th><th>[3, 28, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 29, 20]</th><th>[3, 28, 20]</th></tr>
<tr><th>GTX_CHANNEL:TRANS_TIME_RATE</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 29, 2]</th><th>[3, 28, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 29, 0]</th><th>[3, 28, 0]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_DRIVE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:TX_DRIVE_MODE</th><th>[3, 29, 8]</th><th>[3, 28, 8]</th></tr>
<tr><td>DIRECT</td><td>0</td><td>0</td></tr>
<tr><td>PIPE</td><td>0</td><td>1</td></tr>
<tr><td>PIPEGEN3</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_GAIN_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_DFE_GAIN_CFG</th><th>[3, 28, 51]</th><th>[3, 29, 50]</th><th>[3, 28, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 29, 48]</th><th>[3, 28, 48]</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 29, 46]</th><th>[3, 28, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 29, 44]</th><th>[3, 28, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 29, 42]</th><th>[3, 28, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 29, 40]</th><th>[3, 28, 40]</th></tr>
<tr><td>Non-inverted</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_RSV4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TST_RSV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:PMA_RSV</th><th>[8, 31, 23]</th><th>[8, 30, 23]</th><th>[8, 31, 22]</th><th>[8, 30, 22]</th><th>[8, 31, 21]</th><th>[8, 30, 21]</th><th>[8, 31, 20]</th><th>[8, 30, 20]</th><th>[8, 31, 19]</th><th>[8, 30, 19]</th><th>[8, 31, 18]</th><th>[8, 30, 18]</th><th>[8, 31, 17]</th><th>[8, 30, 17]</th><th>[8, 31, 16]</th><th>[8, 30, 16]</th><th>[8, 31, 15]</th><th>[8, 30, 15]</th><th>[8, 31, 14]</th><th>[8, 30, 14]</th><th>[8, 31, 13]</th><th>[8, 30, 13]</th><th>[8, 31, 12]</th><th>[8, 30, 12]</th><th>[8, 31, 11]</th><th>[8, 30, 11]</th><th>[8, 31, 10]</th><th>[8, 30, 10]</th><th>[8, 31, 9]</th><th>[8, 30, 9]</th><th>[8, 31, 8]</th><th>[8, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:PMA_RSV4</th><th>[7, 31, 23]</th><th>[7, 30, 23]</th><th>[7, 31, 22]</th><th>[7, 30, 22]</th><th>[7, 31, 21]</th><th>[7, 30, 21]</th><th>[7, 31, 20]</th><th>[7, 30, 20]</th><th>[7, 31, 19]</th><th>[7, 30, 19]</th><th>[7, 31, 18]</th><th>[7, 30, 18]</th><th>[7, 31, 17]</th><th>[7, 30, 17]</th><th>[7, 31, 16]</th><th>[7, 30, 16]</th><th>[7, 31, 15]</th><th>[7, 30, 15]</th><th>[7, 31, 14]</th><th>[7, 30, 14]</th><th>[7, 31, 13]</th><th>[7, 30, 13]</th><th>[7, 31, 12]</th><th>[7, 30, 12]</th><th>[7, 31, 11]</th><th>[7, 30, 11]</th><th>[7, 31, 10]</th><th>[7, 30, 10]</th><th>[7, 31, 9]</th><th>[7, 30, 9]</th><th>[7, 31, 8]</th><th>[7, 30, 8]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_KL_CFG2</th><th>[6, 31, 35]</th><th>[6, 30, 35]</th><th>[6, 31, 34]</th><th>[6, 30, 34]</th><th>[6, 31, 33]</th><th>[5, 31, 31]</th><th>[5, 30, 31]</th><th>[5, 31, 30]</th><th>[5, 30, 30]</th><th>[5, 31, 29]</th><th>[5, 30, 29]</th><th>[5, 31, 28]</th><th>[5, 30, 28]</th><th>[5, 31, 27]</th><th>[4, 30, 63]</th><th>[4, 31, 62]</th><th>[4, 30, 62]</th><th>[4, 31, 61]</th><th>[4, 30, 61]</th><th>[4, 31, 57]</th><th>[4, 30, 57]</th><th>[4, 31, 56]</th><th>[4, 30, 56]</th><th>[3, 31, 39]</th><th>[3, 30, 39]</th><th>[3, 31, 38]</th><th>[3, 30, 38]</th><th>[3, 31, 37]</th><th>[3, 31, 33]</th><th>[3, 30, 33]</th><th>[3, 31, 32]</th><th>[3, 30, 32]</th></tr>
<tr><th>GTX_CHANNEL:TST_RSV</th><th>[8, 31, 7]</th><th>[8, 30, 7]</th><th>[8, 31, 6]</th><th>[8, 30, 6]</th><th>[8, 31, 5]</th><th>[8, 30, 5]</th><th>[8, 31, 4]</th><th>[8, 30, 4]</th><th>[8, 31, 3]</th><th>[8, 30, 3]</th><th>[8, 31, 2]</th><th>[8, 30, 2]</th><th>[8, 31, 1]</th><th>[8, 30, 1]</th><th>[8, 31, 0]</th><th>[8, 30, 0]</th><th>[7, 31, 63]</th><th>[7, 30, 63]</th><th>[7, 31, 62]</th><th>[7, 30, 62]</th><th>[7, 31, 61]</th><th>[7, 30, 61]</th><th>[7, 31, 60]</th><th>[7, 30, 60]</th><th>[7, 31, 59]</th><th>[7, 30, 59]</th><th>[7, 31, 58]</th><th>[7, 30, 58]</th><th>[7, 31, 57]</th><th>[7, 30, 57]</th><th>[7, 31, 56]</th><th>[7, 30, 56]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H4_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_H5_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_DFE_H4_CFG</th><th>[4, 28, 13]</th><th>[4, 29, 12]</th><th>[4, 28, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 29, 10]</th><th>[4, 28, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 29, 8]</th><th>[4, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_H5_CFG</th><th>[4, 28, 21]</th><th>[4, 29, 20]</th><th>[4, 28, 20]</th><th>[4, 29, 19]</th><th>[4, 28, 19]</th><th>[4, 29, 18]</th><th>[4, 28, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 29, 16]</th><th>[4, 28, 16]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_KL_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_XYD_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_OS_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_DFE_KL_CFG</th><th>[4, 28, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 29, 28]</th><th>[4, 28, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 29, 26]</th><th>[4, 28, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 29, 24]</th><th>[4, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_XYD_CFG</th><th>[5, 28, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 29, 4]</th><th>[5, 28, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 29, 2]</th><th>[5, 28, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 29, 0]</th><th>[5, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:RX_OS_CFG</th><th>[4, 28, 38]</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 29, 36]</th><th>[4, 28, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 29, 34]</th><th>[4, 28, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 29, 32]</th><th>[4, 28, 32]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_UT_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VP_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RX_DFE_UT_CFG</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 29, 46]</th><th>[4, 28, 46]</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 29, 44]</th><th>[4, 28, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 29, 42]</th><th>[4, 28, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 29, 40]</th><th>[4, 28, 40]</th><th>[4, 29, 39]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_VP_CFG</th><th>[4, 28, 56]</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 29, 54]</th><th>[4, 28, 54]</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 29, 52]</th><th>[4, 28, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th><th>[4, 29, 50]</th><th>[4, 28, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 29, 48]</th><th>[4, 28, 48]</th></tr>
<tr><td>Non-inverted</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_VERT_OFFSET"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXDLY_LCFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RX_DFE_VS_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXDLY_LCFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:ES_VERT_OFFSET</th><th>[7, 28, 28]</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 29, 26]</th><th>[7, 28, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 29, 24]</th><th>[7, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:RXDLY_LCFG</th><th>[9, 30, 4]</th><th>[9, 31, 3]</th><th>[9, 30, 3]</th><th>[9, 31, 2]</th><th>[9, 30, 2]</th><th>[9, 31, 1]</th><th>[9, 30, 1]</th><th>[9, 31, 0]</th><th>[9, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:RX_DFE_VS_CFG</th><th>[4, 28, 62]</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 29, 60]</th><th>[4, 28, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th><th>[4, 29, 58]</th><th>[4, 28, 58]</th></tr>
<tr><th>GTX_CHANNEL:TXDLY_LCFG</th><th>[8, 30, 60]</th><th>[8, 31, 59]</th><th>[8, 30, 59]</th><th>[8, 31, 58]</th><th>[8, 30, 58]</th><th>[8, 31, 57]</th><th>[8, 30, 57]</th><th>[8, 31, 56]</th><th>[8, 30, 56]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_HF_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXLPM_LF_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TX_RXDETECT_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXLPM_HF_CFG</th><th>[5, 29, 22]</th><th>[5, 28, 22]</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 29, 20]</th><th>[5, 28, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 29, 18]</th><th>[5, 28, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 29, 16]</th><th>[5, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:RXLPM_LF_CFG</th><th>[5, 29, 30]</th><th>[5, 28, 30]</th><th>[5, 29, 29]</th><th>[5, 28, 29]</th><th>[5, 29, 28]</th><th>[5, 28, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 29, 26]</th><th>[5, 28, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 29, 24]</th><th>[5, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:TX_RXDETECT_CFG</th><th>[4, 31, 46]</th><th>[4, 30, 46]</th><th>[4, 31, 45]</th><th>[4, 30, 45]</th><th>[4, 31, 44]</th><th>[4, 30, 44]</th><th>[4, 31, 43]</th><th>[4, 30, 43]</th><th>[4, 31, 42]</th><th>[4, 30, 42]</th><th>[4, 31, 41]</th><th>[4, 30, 41]</th><th>[4, 31, 40]</th><th>[4, 30, 40]</th></tr>
<tr><td>Non-inverted</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUALIFIER"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_QUAL_MASK"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_SDATA_MASK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:ES_QUALIFIER</th><th>[6, 29, 7]</th><th>[6, 28, 7]</th><th>[6, 29, 6]</th><th>[6, 28, 6]</th><th>[6, 29, 5]</th><th>[6, 28, 5]</th><th>[6, 29, 4]</th><th>[6, 28, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th><th>[6, 29, 2]</th><th>[6, 28, 2]</th><th>[6, 29, 1]</th><th>[6, 28, 1]</th><th>[6, 29, 0]</th><th>[6, 28, 0]</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 29, 62]</th><th>[5, 28, 62]</th><th>[5, 29, 61]</th><th>[5, 28, 61]</th><th>[5, 29, 60]</th><th>[5, 28, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 29, 58]</th><th>[5, 28, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 29, 56]</th><th>[5, 28, 56]</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 29, 54]</th><th>[5, 28, 54]</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 29, 52]</th><th>[5, 28, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th><th>[5, 29, 50]</th><th>[5, 28, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 29, 48]</th><th>[5, 28, 48]</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 29, 46]</th><th>[5, 28, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 29, 44]</th><th>[5, 28, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 29, 42]</th><th>[5, 28, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 29, 40]</th><th>[5, 28, 40]</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 29, 38]</th><th>[5, 28, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 29, 36]</th><th>[5, 28, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 29, 34]</th><th>[5, 28, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 29, 32]</th><th>[5, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:ES_QUAL_MASK</th><th>[6, 29, 47]</th><th>[6, 28, 47]</th><th>[6, 29, 46]</th><th>[6, 28, 46]</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 29, 44]</th><th>[6, 28, 44]</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 29, 42]</th><th>[6, 28, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 29, 40]</th><th>[6, 28, 40]</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 29, 38]</th><th>[6, 28, 38]</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 29, 36]</th><th>[6, 28, 36]</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 29, 34]</th><th>[6, 28, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 29, 32]</th><th>[6, 28, 32]</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 29, 30]</th><th>[6, 28, 30]</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 29, 28]</th><th>[6, 28, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 29, 26]</th><th>[6, 28, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 29, 24]</th><th>[6, 28, 24]</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 29, 22]</th><th>[6, 28, 22]</th><th>[6, 29, 21]</th><th>[6, 28, 21]</th><th>[6, 29, 20]</th><th>[6, 28, 20]</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 29, 18]</th><th>[6, 28, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 29, 16]</th><th>[6, 28, 16]</th><th>[6, 29, 15]</th><th>[6, 28, 15]</th><th>[6, 29, 14]</th><th>[6, 28, 14]</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th><th>[6, 29, 12]</th><th>[6, 28, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th><th>[6, 29, 10]</th><th>[6, 28, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 29, 8]</th><th>[6, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:ES_SDATA_MASK</th><th>[7, 29, 23]</th><th>[7, 28, 23]</th><th>[7, 29, 22]</th><th>[7, 28, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 29, 20]</th><th>[7, 28, 20]</th><th>[7, 29, 19]</th><th>[7, 28, 19]</th><th>[7, 29, 18]</th><th>[7, 28, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 29, 16]</th><th>[7, 28, 16]</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th><th>[7, 29, 14]</th><th>[7, 28, 14]</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 29, 12]</th><th>[7, 28, 12]</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th><th>[7, 29, 10]</th><th>[7, 28, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 29, 8]</th><th>[7, 28, 8]</th><th>[7, 29, 7]</th><th>[7, 28, 7]</th><th>[7, 29, 6]</th><th>[7, 28, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 29, 4]</th><th>[7, 28, 4]</th><th>[7, 29, 3]</th><th>[7, 28, 3]</th><th>[7, 29, 2]</th><th>[7, 28, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 29, 0]</th><th>[7, 28, 0]</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th><th>[6, 29, 62]</th><th>[6, 28, 62]</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 29, 60]</th><th>[6, 28, 60]</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th><th>[6, 29, 58]</th><th>[6, 28, 58]</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 29, 56]</th><th>[6, 28, 56]</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th><th>[6, 29, 54]</th><th>[6, 28, 54]</th><th>[6, 29, 53]</th><th>[6, 28, 53]</th><th>[6, 29, 52]</th><th>[6, 28, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 29, 50]</th><th>[6, 28, 50]</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 29, 48]</th><th>[6, 28, 48]</th></tr>
<tr><td>Non-inverted</td><td>[79]</td><td>[78]</td><td>[77]</td><td>[76]</td><td>[75]</td><td>[74]</td><td>[73]</td><td>[72]</td><td>[71]</td><td>[70]</td><td>[69]</td><td>[68]</td><td>[67]</td><td>[66]</td><td>[65]</td><td>[64]</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_ENABLE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_MCOMMA_VALUE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_PCOMMA_VALUE"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_1_4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_2_4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_1_4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_1"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_2"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_3"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_2_4"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ES_PMA_CFG"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:PMA_POWER_SAVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:ALIGN_COMMA_ENABLE</th><th>[7, 29, 52]</th><th>[7, 28, 52]</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 29, 50]</th><th>[7, 28, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 29, 48]</th><th>[7, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:ALIGN_MCOMMA_VALUE</th><th>[7, 29, 60]</th><th>[7, 28, 60]</th><th>[7, 29, 59]</th><th>[7, 28, 59]</th><th>[7, 29, 58]</th><th>[7, 28, 58]</th><th>[7, 29, 57]</th><th>[7, 28, 57]</th><th>[7, 29, 56]</th><th>[7, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:ALIGN_PCOMMA_VALUE</th><th>[8, 29, 4]</th><th>[8, 28, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 29, 2]</th><th>[8, 28, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 29, 0]</th><th>[8, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_1_1</th><th>[9, 29, 36]</th><th>[9, 28, 36]</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 29, 34]</th><th>[9, 28, 34]</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 29, 32]</th><th>[9, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_1_2</th><th>[9, 29, 44]</th><th>[9, 28, 44]</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 29, 42]</th><th>[9, 28, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 29, 40]</th><th>[9, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_1_3</th><th>[9, 29, 52]</th><th>[9, 28, 52]</th><th>[9, 29, 51]</th><th>[9, 28, 51]</th><th>[9, 29, 50]</th><th>[9, 28, 50]</th><th>[9, 29, 49]</th><th>[9, 28, 49]</th><th>[9, 29, 48]</th><th>[9, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_1_4</th><th>[9, 29, 60]</th><th>[9, 28, 60]</th><th>[9, 29, 59]</th><th>[9, 28, 59]</th><th>[9, 29, 58]</th><th>[9, 28, 58]</th><th>[9, 29, 57]</th><th>[9, 28, 57]</th><th>[9, 29, 56]</th><th>[9, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_1</th><th>[10, 29, 4]</th><th>[10, 28, 4]</th><th>[10, 29, 3]</th><th>[10, 28, 3]</th><th>[10, 29, 2]</th><th>[10, 28, 2]</th><th>[10, 29, 1]</th><th>[10, 28, 1]</th><th>[10, 29, 0]</th><th>[10, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_2</th><th>[10, 29, 12]</th><th>[10, 28, 12]</th><th>[10, 29, 11]</th><th>[10, 28, 11]</th><th>[10, 29, 10]</th><th>[10, 28, 10]</th><th>[10, 29, 9]</th><th>[10, 28, 9]</th><th>[10, 29, 8]</th><th>[10, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_3</th><th>[10, 29, 20]</th><th>[10, 28, 20]</th><th>[10, 29, 19]</th><th>[10, 28, 19]</th><th>[10, 29, 18]</th><th>[10, 28, 18]</th><th>[10, 29, 17]</th><th>[10, 28, 17]</th><th>[10, 29, 16]</th><th>[10, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_2_4</th><th>[10, 29, 28]</th><th>[10, 28, 28]</th><th>[10, 29, 27]</th><th>[10, 28, 27]</th><th>[10, 29, 26]</th><th>[10, 28, 26]</th><th>[10, 29, 25]</th><th>[10, 28, 25]</th><th>[10, 29, 24]</th><th>[10, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_1_1</th><th>[8, 29, 36]</th><th>[8, 28, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th><th>[8, 29, 34]</th><th>[8, 28, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th><th>[8, 29, 32]</th><th>[8, 28, 32]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_1_2</th><th>[8, 29, 44]</th><th>[8, 28, 44]</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th><th>[8, 29, 42]</th><th>[8, 28, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 29, 40]</th><th>[8, 28, 40]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_1_3</th><th>[8, 29, 52]</th><th>[8, 28, 52]</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 29, 50]</th><th>[8, 28, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 29, 48]</th><th>[8, 28, 48]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_1_4</th><th>[8, 29, 60]</th><th>[8, 28, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 29, 58]</th><th>[8, 28, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 29, 56]</th><th>[8, 28, 56]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_1</th><th>[9, 29, 4]</th><th>[9, 28, 4]</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th><th>[9, 29, 2]</th><th>[9, 28, 2]</th><th>[9, 29, 1]</th><th>[9, 28, 1]</th><th>[9, 29, 0]</th><th>[9, 28, 0]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_2</th><th>[9, 29, 12]</th><th>[9, 28, 12]</th><th>[9, 29, 11]</th><th>[9, 28, 11]</th><th>[9, 29, 10]</th><th>[9, 28, 10]</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th><th>[9, 29, 8]</th><th>[9, 28, 8]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_3</th><th>[9, 29, 20]</th><th>[9, 28, 20]</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 29, 18]</th><th>[9, 28, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 29, 16]</th><th>[9, 28, 16]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_2_4</th><th>[9, 29, 28]</th><th>[9, 28, 28]</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 29, 26]</th><th>[9, 28, 26]</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 29, 24]</th><th>[9, 28, 24]</th></tr>
<tr><th>GTX_CHANNEL:ES_PMA_CFG</th><th>[9, 31, 52]</th><th>[9, 30, 52]</th><th>[9, 31, 51]</th><th>[9, 30, 51]</th><th>[9, 31, 50]</th><th>[9, 30, 50]</th><th>[9, 31, 49]</th><th>[9, 30, 49]</th><th>[9, 31, 48]</th><th>[9, 30, 48]</th></tr>
<tr><th>GTX_CHANNEL:PMA_POWER_SAVE</th><th>[5, 31, 36]</th><th>[5, 30, 36]</th><th>[5, 31, 35]</th><th>[5, 30, 35]</th><th>[5, 31, 34]</th><th>[5, 30, 34]</th><th>[5, 31, 33]</th><th>[5, 30, 33]</th><th>[5, 31, 32]</th><th>[5, 30, 32]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXOUT_DIV"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:TXOUT_DIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXOUT_DIV</th><th>[6, 30, 1]</th><th>[6, 31, 0]</th><th>[6, 30, 0]</th></tr>
<tr><th>GTX_CHANNEL:TXOUT_DIV</th><th>[6, 30, 3]</th><th>[6, 31, 2]</th><th>[6, 30, 2]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>16</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXSLIDE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXSLIDE_MODE</th><th>[8, 29, 7]</th><th>[8, 28, 7]</th></tr>
<tr><td>#OFF</td><td>0</td><td>0</td></tr>
<tr><td>AUTO</td><td>0</td><td>1</td></tr>
<tr><td>PCS</td><td>1</td><td>0</td></tr>
<tr><td>PMA</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:ALIGN_COMMA_WORD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:ALIGN_COMMA_WORD</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 29, 14]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXBUF_ADDR_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXBUF_ADDR_MODE</th><th>[8, 31, 43]</th></tr>
<tr><td>FULL</td><td>0</td></tr>
<tr><td>FAST</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CHAN_BOND_SEQ_LEN"></div>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CLK_COR_SEQ_LEN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CHAN_BOND_SEQ_LEN</th><th>[9, 29, 47]</th><th>[9, 28, 47]</th></tr>
<tr><th>GTX_CHANNEL:CLK_COR_SEQ_LEN</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:CBCC_DATA_SOURCE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:CBCC_DATA_SOURCE_SEL</th><th>[10, 29, 21]</th></tr>
<tr><td>ENCODED</td><td>0</td></tr>
<tr><td>DECODED</td><td>1</td></tr>
</table>
<div id="bits-xc7v-GTX_CHANNEL-GTX_CHANNEL:RXCDR_CFG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTX_CHANNEL:RXCDR_CFG</th><th>[10, 31, 35]</th><th>[10, 30, 35]</th><th>[10, 31, 34]</th><th>[10, 30, 34]</th><th>[10, 31, 33]</th><th>[10, 30, 33]</th><th>[10, 31, 32]</th><th>[10, 30, 32]</th><th>[10, 31, 31]</th><th>[10, 30, 31]</th><th>[10, 31, 30]</th><th>[10, 30, 30]</th><th>[10, 31, 29]</th><th>[10, 30, 29]</th><th>[10, 31, 28]</th><th>[10, 30, 28]</th><th>[10, 31, 27]</th><th>[10, 30, 27]</th><th>[10, 31, 26]</th><th>[10, 30, 26]</th><th>[10, 31, 25]</th><th>[10, 30, 25]</th><th>[10, 31, 24]</th><th>[10, 30, 24]</th><th>[10, 31, 23]</th><th>[10, 30, 23]</th><th>[10, 31, 22]</th><th>[10, 30, 22]</th><th>[10, 31, 21]</th><th>[10, 30, 21]</th><th>[10, 31, 20]</th><th>[10, 30, 20]</th><th>[10, 31, 19]</th><th>[10, 30, 19]</th><th>[10, 31, 18]</th><th>[10, 30, 18]</th><th>[10, 31, 17]</th><th>[10, 30, 17]</th><th>[10, 31, 16]</th><th>[10, 30, 16]</th><th>[10, 31, 15]</th><th>[10, 30, 15]</th><th>[10, 31, 14]</th><th>[10, 30, 14]</th><th>[10, 31, 13]</th><th>[10, 30, 13]</th><th>[10, 31, 12]</th><th>[10, 30, 12]</th><th>[10, 31, 11]</th><th>[10, 30, 11]</th><th>[10, 31, 10]</th><th>[10, 30, 10]</th><th>[10, 31, 9]</th><th>[10, 30, 9]</th><th>[10, 31, 8]</th><th>[10, 30, 8]</th><th>[10, 31, 7]</th><th>[10, 30, 7]</th><th>[10, 31, 6]</th><th>[10, 30, 6]</th><th>[10, 31, 5]</th><th>[10, 30, 5]</th><th>[10, 31, 4]</th><th>[10, 30, 4]</th><th>[10, 31, 3]</th><th>[10, 30, 3]</th><th>[10, 31, 2]</th><th>[10, 30, 2]</th><th>[10, 31, 1]</th><th>[10, 30, 1]</th><th>[10, 31, 0]</th><th>[10, 30, 0]</th></tr>
<tr><td>Non-inverted</td><td>[71]</td><td>[70]</td><td>[69]</td><td>[68]</td><td>[67]</td><td>[66]</td><td>[65]</td><td>[64]</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="gtp.html" class="btn btn-neutral float-left" title="GTP transceivers" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="gth.html" class="btn btn-neutral float-right" title="GTH transceivers" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>