//===========================================================================
// Verilog file generated by Clarity Designer    11/10/2020    23:38:20  
// Filename  : dut_inst.v                                                
// IP package: Byte to Pixel Converter 1.3                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================
ORCAPP returned error!
