// Seed: 1921600487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  id_11(
      1, id_5,
  );
  wire id_12, id_13;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    id_4,
    output tri1 id_2
);
  pmos (.id_0(1'd0), .id_1(1));
  assign id_2 = -1;
  wire id_5;
  not primCall (id_2, id_4);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
