// Seed: 3238124026
module module_0;
  integer id_1;
  ;
  wire module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_0 #(
    parameter id_3 = 32'd38,
    parameter id_4 = 32'd71
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    module_1,
    id_7
);
  output wire id_7;
  buf primCall (id_1, id_5);
  input logic [7:0] id_6;
  inout logic [7:0] id_5;
  module_0 modCall_1 ();
  inout wire _id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_5[-1] = id_6[1==id_4+:id_3];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
endmodule
