{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706161996623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706161996623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 13:53:16 2024 " "Processing started: Thu Jan 25 13:53:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706161996623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706161996623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706161996623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706161997049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706161997050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_motor_encoder " "Found entity 1: step_motor_encoder" {  } { { "../RTL/step_motor_encoder.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_encoder.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "step_motor_control.v(1276) " "Verilog HDL information at step_motor_control.v(1276): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 1276 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706162002319 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BASE_LOGIC_START base_logic_start step_motor_control.v(184) " "Verilog HDL Declaration information at step_motor_control.v(184): object \"BASE_LOGIC_START\" differs only in case from object \"base_logic_start\" in the same scope" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706162002319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_motor_control " "Found entity 1: step_motor_control" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_base_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/step_motor_base_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_motor_base_logic " "Found entity 1: step_motor_base_logic" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/sensor_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/sensor_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_debounce " "Found entity 1: sensor_debounce" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/gpio_port_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/gpio_port_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_port_out " "Found entity 1: gpio_port_out" {  } { { "../RTL/gpio_port_out.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/gpio_port_out.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/gpio_port_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/gpio_port_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_port_in " "Found entity 1: gpio_port_in" {  } { { "../RTL/gpio_port_in.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/gpio_port_in.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/fsmc_write_cmd_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/fsmc_write_cmd_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsmc_write_cmd_process " "Found entity 1: fsmc_write_cmd_process" {  } { { "../RTL/fsmc_write_cmd_process.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_write_cmd_process.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/fsmc_comm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/fsmc_comm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsmc_comm_interface " "Found entity 1: fsmc_comm_interface" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/led_breath.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/led_breath.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_breath " "Found entity 1: led_breath" {  } { { "../RTL/led_breath.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/led_breath.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/led_flashing.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/led_flashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_flashing " "Found entity 1: led_flashing" {  } { { "../RTL/led_flashing.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/led_flashing.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/h1200_stepmotorcontrol_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/rtl/h1200_stepmotorcontrol_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 H1200_StepMotorControl_GHRD " "Found entity 1: H1200_StepMotorControl_GHRD" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_pll_50m/clk_50m_pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_pll_50m/clk_50m_pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_50m_pll_ip " "Found entity 1: clk_50m_pll_ip" {  } { { "../IP/IP_PLL_50M/clk_50m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_50M/clk_50m_pll_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_pll_24m/clk_24m_pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_pll_24m/clk_24m_pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_24m_pll_ip " "Found entity 1: clk_24m_pll_ip" {  } { { "../IP/IP_PLL_24M/clk_24m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_24M/clk_24m_pll_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_step_motor_ram/step_motor_table_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_step_motor_ram/step_motor_table_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_motor_table_ram " "Found entity 1: step_motor_table_ram" {  } { { "../IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_mul_pos " "Found entity 1: motor_encoder_mul_pos" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (motor_encoder_mul_pos) " "Found design unit 1: dspba_library_package (motor_encoder_mul_pos)" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library_package.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_encoder_mul_pos_0002-normal " "Found design unit 1: motor_encoder_mul_pos_0002-normal" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002560 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_mul_pos_0002 " "Found entity 1: motor_encoder_mul_pos_0002" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_fp_to_int " "Found entity 1: motor_encoder_fp_to_int" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (motor_encoder_fp_to_int) " "Found design unit 1: dspba_library_package (motor_encoder_fp_to_int)" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library_package.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_encoder_fp_to_int_0002-normal " "Found design unit 1: motor_encoder_fp_to_int_0002-normal" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002566 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_fp_to_int_0002 " "Found entity 1: motor_encoder_fp_to_int_0002" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v 1 1 " "Found 1 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_int_to_fp " "Found entity 1: motor_encoder_int_to_fp" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (motor_encoder_int_to_fp) " "Found design unit 1: dspba_library_package (motor_encoder_int_to_fp)" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library_package.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lh_local/02-development/software/h1200/embeddedsoftwaredevelop/v1.0/actionfpga_stepmotorencoder/code/ip/ip_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_encoder_int_to_fp_0002-normal " "Found design unit 1: motor_encoder_int_to_fp_0002-normal" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002573 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor_encoder_int_to_fp_0002 " "Found entity 1: motor_encoder_int_to_fp_0002" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "H1200_StepMotorControl_GHRD " "Elaborating entity \"H1200_StepMotorControl_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706162002722 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fsmc_comm_nwait H1200_StepMotorControl_GHRD.v(27) " "Output port \"fsmc_comm_nwait\" at H1200_StepMotorControl_GHRD.v(27) has no driver" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1706162002733 "|H1200_StepMotorControl_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50m_pll_ip clk_50m_pll_ip:clk_50m_pll_ip_inst " "Elaborating entity \"clk_50m_pll_ip\" for hierarchy \"clk_50m_pll_ip:clk_50m_pll_ip_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "clk_50m_pll_ip_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\"" {  } { { "../IP/IP_PLL_50M/clk_50m_pll_ip.v" "altpll_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_50M/clk_50m_pll_ip.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\"" {  } { { "../IP/IP_PLL_50M/clk_50m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_50M/clk_50m_pll_ip.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2500 " "Parameter \"clk2_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_50m_pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_50m_pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002763 ""}  } { { "../IP/IP_PLL_50M/clk_50m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_50M/clk_50m_pll_ip.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162002763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_50m_pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_50m_pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_50m_pll_ip_altpll " "Found entity 1: clk_50m_pll_ip_altpll" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50m_pll_ip_altpll clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated " "Elaborating entity \"clk_50m_pll_ip_altpll\" for hierarchy \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_24m_pll_ip clk_24m_pll_ip:clk_24m_pll_ip_inst " "Elaborating entity \"clk_24m_pll_ip\" for hierarchy \"clk_24m_pll_ip:clk_24m_pll_ip_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "clk_24m_pll_ip_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\"" {  } { { "../IP/IP_PLL_24M/clk_24m_pll_ip.v" "altpll_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_24M/clk_24m_pll_ip.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\"" {  } { { "../IP/IP_PLL_24M/clk_24m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_24M/clk_24m_pll_ip.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 12 " "Parameter \"clk4_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 25 " "Parameter \"clk4_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_24m_pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_24m_pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002807 ""}  } { { "../IP/IP_PLL_24M/clk_24m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_24M/clk_24m_pll_ip.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162002807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_24m_pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_24m_pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_24m_pll_ip_altpll " "Found entity 1: clk_24m_pll_ip_altpll" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_24m_pll_ip_altpll clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated " "Elaborating entity \"clk_24m_pll_ip_altpll\" for hierarchy \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_breath led_breath:led_breath_1_inst " "Elaborating entity \"led_breath\" for hierarchy \"led_breath:led_breath_1_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "led_breath_1_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmc_comm_interface fsmc_comm_interface:fsmc_comm_interface_inst " "Elaborating entity \"fsmc_comm_interface\" for hierarchy \"fsmc_comm_interface:fsmc_comm_interface_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "fsmc_comm_interface_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmc_write_cmd_process fsmc_write_cmd_process:fsmc_write_cmd_process_inst " "Elaborating entity \"fsmc_write_cmd_process\" for hierarchy \"fsmc_write_cmd_process:fsmc_write_cmd_process_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "fsmc_write_cmd_process_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_port_in gpio_port_in:gpio_port_in_group_a_inst " "Elaborating entity \"gpio_port_in\" for hierarchy \"gpio_port_in:gpio_port_in_group_a_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "gpio_port_in_group_a_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_port_out gpio_port_out:gpio_port_out_group_a_inst " "Elaborating entity \"gpio_port_out\" for hierarchy \"gpio_port_out:gpio_port_out_group_a_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "gpio_port_out_group_a_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_motor_control step_motor_control:step_motor_control_1_inst " "Elaborating entity \"step_motor_control\" for hierarchy \"step_motor_control:step_motor_control_1_inst\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "step_motor_control_1_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002857 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "step_motor_control.v(875) " "Verilog HDL Case Statement information at step_motor_control.v(875): all case item expressions in this case statement are onehot" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 875 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706162002862 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "step_motor_control.v(944) " "Verilog HDL Case Statement information at step_motor_control.v(944): all case item expressions in this case statement are onehot" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 944 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706162002862 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "step_motor_control.v(939) " "Verilog HDL Case Statement information at step_motor_control.v(939): all case item expressions in this case statement are onehot" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 939 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706162002862 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "step_motor_control.v(1298) " "Verilog HDL Case Statement information at step_motor_control.v(1298): all case item expressions in this case statement are onehot" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 1298 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1706162002862 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "state_sensor_state_and_tab_index_reg3\[3\] 0 step_motor_control.v(278) " "Net \"state_sensor_state_and_tab_index_reg3\[3\]\" at step_motor_control.v(278) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706162002862 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_motor_table_ram step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst " "Elaborating entity \"step_motor_table_ram\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\"" {  } { { "../RTL/step_motor_control.v" "table_ram_spd_table_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component\"" {  } { { "../IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" "altsyncram_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component\"" {  } { { "../IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002894 ""}  } { { "../IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_STEP_MOTOR_RAM/step_motor_table_ram.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162002894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lug2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lug2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lug2 " "Found entity 1: altsyncram_lug2" {  } { { "db/altsyncram_lug2.tdf" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/altsyncram_lug2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162002924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162002924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lug2 step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component\|altsyncram_lug2:auto_generated " "Elaborating entity \"altsyncram_lug2\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_table_ram:table_ram_spd_table_inst\|altsyncram:altsyncram_component\|altsyncram_lug2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_motor_encoder step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst " "Elaborating entity \"step_motor_encoder\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\"" {  } { { "../RTL/step_motor_control.v" "step_motor_encoder_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_int_to_fp step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst " "Elaborating entity \"motor_encoder_int_to_fp\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\"" {  } { { "../RTL/step_motor_encoder.v" "motor_encoder_int_to_fp_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_encoder.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_int_to_fp_0002 step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst " "Elaborating entity \"motor_encoder_int_to_fp_0002\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst\"" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v" "motor_encoder_int_to_fp_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst\|dspba_delay:redist1_signX_uid6_fxpToFPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst\|dspba_delay:redist1_signX_uid6_fxpToFPTest_b_1\"" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" "redist1_signX_uid6_fxpToFPTest_b_1" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_int_to_fp:motor_encoder_int_to_fp_inst\|motor_encoder_int_to_fp_0002:motor_encoder_int_to_fp_inst\|dspba_delay:redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1\"" {  } { { "../IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" "redist0_fracRnd_uid15_fxpToFPTest_merged_bit_select_b_1" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_int_to_fp/motor_encoder_int_to_fp/motor_encoder_int_to_fp_0002.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_mul_pos step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst " "Elaborating entity \"motor_encoder_mul_pos\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\"" {  } { { "../RTL/step_motor_encoder.v" "motor_encoder_mul_pos_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_encoder.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_mul_pos_0002 step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst " "Elaborating entity \"motor_encoder_mul_pos_0002\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos.v" "motor_encoder_mul_pos_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:redist6_fracXIsZero_uid17_fpMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:redist6_fracXIsZero_uid17_fpMulTest_q_3\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "redist6_fracXIsZero_uid17_fpMulTest_q_3" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im8_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Elaborated megafunction instantiation \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162002981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component " "Instantiated megafunction \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162002981 ""}  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162002981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_05v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_05v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_05v " "Found entity 1: mult_05v" {  } { { "db/mult_05v.tdf" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/mult_05v.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162003008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162003008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_05v step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\|mult_05v:auto_generated " "Elaborating entity \"mult_05v\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im8_component\|mult_05v:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im0_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Elaborated megafunction instantiation \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component " "Instantiated megafunction \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003018 ""}  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162003018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bsu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bsu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bsu " "Found entity 1: mult_bsu" {  } { { "db/mult_bsu.tdf" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/mult_bsu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162003044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162003044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bsu step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\|mult_bsu:auto_generated " "Elaborating entity \"mult_bsu\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im0_component\|mult_bsu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_im11_component" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Elaborated megafunction instantiation \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component " "Instantiated megafunction \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706162003048 ""}  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706162003048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m6v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m6v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m6v " "Found entity 1: mult_m6v" {  } { { "db/mult_m6v.tdf" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/mult_m6v.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706162003074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162003074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m6v step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\|mult_m6v:auto_generated " "Elaborating entity \"mult_m6v\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|LPM_MULT:prodXY_uid105_prod_uid47_fpMulTest_im11_component\|mult_m6v:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:redist2_expSum_uid44_fpMulTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_mul_pos:motor_encoder_mul_pos_inst\|motor_encoder_mul_pos_0002:motor_encoder_mul_pos_inst\|dspba_delay:redist2_expSum_uid44_fpMulTest_q_3\"" {  } { { "../IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" "redist2_expSum_uid44_fpMulTest_q_3" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_mul_pos/motor_encoder_mul_pos/motor_encoder_mul_pos_0002.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_fp_to_int step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst " "Elaborating entity \"motor_encoder_fp_to_int\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\"" {  } { { "../RTL/step_motor_encoder.v" "motor_encoder_fp_to_int_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_encoder.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder_fp_to_int_0002 step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst " "Elaborating entity \"motor_encoder_fp_to_int_0002\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst\"" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v" "motor_encoder_fp_to_int_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst\|dspba_delay:redist0_signX_uid25_fpToFxPTest_b_1\"" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" "redist0_signX_uid25_fpToFxPTest_b_1" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_encoder:step_motor_encoder_inst\|motor_encoder_fp_to_int:motor_encoder_fp_to_int_inst\|motor_encoder_fp_to_int_0002:motor_encoder_fp_to_int_inst\|dspba_delay:redist1_frac_x_uid10_fpToFxPTest_b_1\"" {  } { { "../IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" "redist1_frac_x_uid10_fpToFxPTest_b_1" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_motor_encoder_fp_to_int/motor_encoder_fp_to_int/motor_encoder_fp_to_int_0002.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_motor_base_logic step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst " "Elaborating entity \"step_motor_base_logic\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\"" {  } { { "../RTL/step_motor_control.v" "step_motor_base_logic_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_debounce step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst " "Elaborating entity \"sensor_debounce\" for hierarchy \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\"" {  } { { "../RTL/step_motor_control.v" "sensor_debounce_reset_inst" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162003091 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/led_breath.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/led_breath.v" 20 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 461 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 931 -1 0 } } { "../RTL/gpio_port_out.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/gpio_port_out.v" 104 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 518 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 499 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "../RTL/gpio_port_in.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/gpio_port_in.v" 94 -1 0 } } { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 480 -1 0 } } { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 2867 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1706162020636 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1706162020636 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|motor_out_enable step_motor_control:step_motor_control_1_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_1_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_1_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|motor_out_enable step_motor_control:step_motor_control_2_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_2_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_2_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|motor_out_enable step_motor_control:step_motor_control_3_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_3_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_3_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|motor_out_enable step_motor_control:step_motor_control_4_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_4_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_4_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|motor_out_enable step_motor_control:step_motor_control_5_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_5_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_5_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|motor_out_enable step_motor_control:step_motor_control_6_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_6_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_6_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|motor_out_enable step_motor_control:step_motor_control_7_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_7_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_7_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|motor_out_enable step_motor_control:step_motor_control_8_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_8_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_8_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|motor_out_enable step_motor_control:step_motor_control_9_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_9_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_9_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|motor_out_enable step_motor_control:step_motor_control_10_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_10_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_10_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|motor_out_enable step_motor_control:step_motor_control_11_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_11_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_11_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|motor_out_enable step_motor_control:step_motor_control_12_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_12_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_12_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|motor_out_enable step_motor_control:step_motor_control_13_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_13_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_13_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|motor_out_enable step_motor_control:step_motor_control_14_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_14_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_14_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|motor_out_enable step_motor_control:step_motor_control_15_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_15_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_15_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|motor_out_enable step_motor_control:step_motor_control_16_inst\|motor_out_enable~_emulated step_motor_control:step_motor_control_16_inst\|motor_out_enable~1 " "Register \"step_motor_control:step_motor_control_16_inst\|motor_out_enable\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|motor_out_enable~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|motor_out_enable~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|motor_out_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|motor_out_dir step_motor_control:step_motor_control_1_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_1_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_1_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|motor_out_dir step_motor_control:step_motor_control_2_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_2_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_2_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|motor_out_dir step_motor_control:step_motor_control_3_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_3_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_3_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|motor_out_dir step_motor_control:step_motor_control_4_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_4_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_4_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|motor_out_dir step_motor_control:step_motor_control_5_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_5_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_5_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|motor_out_dir step_motor_control:step_motor_control_6_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_6_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_6_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|motor_out_dir step_motor_control:step_motor_control_7_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_7_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_7_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|motor_out_dir step_motor_control:step_motor_control_8_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_8_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_8_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|motor_out_dir step_motor_control:step_motor_control_9_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_9_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_9_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|motor_out_dir step_motor_control:step_motor_control_10_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_10_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_10_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|motor_out_dir step_motor_control:step_motor_control_11_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_11_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_11_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|motor_out_dir step_motor_control:step_motor_control_12_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_12_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_12_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|motor_out_dir step_motor_control:step_motor_control_13_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_13_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_13_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|motor_out_dir step_motor_control:step_motor_control_14_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_14_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_14_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|motor_out_dir step_motor_control:step_motor_control_15_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_15_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_15_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|motor_out_dir step_motor_control:step_motor_control_16_inst\|motor_out_dir~_emulated step_motor_control:step_motor_control_16_inst\|motor_out_dir~1 " "Register \"step_motor_control:step_motor_control_16_inst\|motor_out_dir\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|motor_out_dir~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|motor_out_dir~1\"" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|motor_out_dir"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1 " "Register \"step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|step_motor_base_logic:step_motor_base_logic_inst\|pluse_out~1\"" {  } { { "../RTL/step_motor_base_logic.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_base_logic.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|step_motor_base_logic:step_motor_base_logic_inst|pluse_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_reset_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_em_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_util_stop_inst|sensor_debounce_val"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~1 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~1\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~6 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~6\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~11 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~11\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~16 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~16\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~21 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~21\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~26 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~26\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~31 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~31\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~36 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~36\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~41 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~41\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\]~46 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[6\]~46\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~51 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~51\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~56 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~56\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\]~61 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[3\]~61\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\]~66 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[2\]~66\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~71 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~71\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\] fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\]~_emulated fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\]~76 " "Register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\]\" is converted into an equivalent circuit using register \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\]~_emulated\" and latch \"fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[0\]~76\"" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|fsmc_comm_interface:fsmc_comm_interface_inst|fsmc_comm_addr_reg_read[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_1_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_1_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_2_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_2_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_3_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_3_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_4_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_4_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_5_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_5_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_6_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_6_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_7_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_7_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_8_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_8_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_9_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_9_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_10_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_10_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_11_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_11_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_12_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_12_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_13_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_13_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_14_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_14_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_15_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_15_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_reset_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_reset_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_em_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_em_stop_inst|real_sensor_val_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1 " "Register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg\" is converted into an equivalent circuit using register \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|real_sensor_val_reg~_emulated\" and latch \"step_motor_control:step_motor_control_16_inst\|sensor_debounce:sensor_debounce_util_stop_inst\|sensor_debounce_val~1\"" {  } { { "../RTL/sensor_debounce.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/sensor_debounce.v" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1706162020642 "|H1200_StepMotorControl_GHRD|step_motor_control:step_motor_control_16_inst|sensor_debounce:sensor_debounce_util_stop_inst|real_sensor_val_reg"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1706162020642 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fsmc_comm_nwait GND " "Pin \"fsmc_comm_nwait\" is stuck at GND" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706162040091 "|H1200_StepMotorControl_GHRD|fsmc_comm_nwait"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706162040091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706162041453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706162066937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.map.smsg " "Generated suppressed messages file D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162067805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706162069167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706162069167 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../IP/IP_PLL_50M/clk_50m_pll_ip.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/IP/IP_PLL_50M/clk_50m_pll_ip.v" 120 0 0 } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 260 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1706162069808 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "256 " "Design contains 256 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[0\] " "Pin \"port_in_group_a\[0\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[1\] " "Pin \"port_in_group_a\[1\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[2\] " "Pin \"port_in_group_a\[2\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[3\] " "Pin \"port_in_group_a\[3\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[4\] " "Pin \"port_in_group_a\[4\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[5\] " "Pin \"port_in_group_a\[5\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[6\] " "Pin \"port_in_group_a\[6\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[7\] " "Pin \"port_in_group_a\[7\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[8\] " "Pin \"port_in_group_a\[8\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[9\] " "Pin \"port_in_group_a\[9\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[10\] " "Pin \"port_in_group_a\[10\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[11\] " "Pin \"port_in_group_a\[11\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[12\] " "Pin \"port_in_group_a\[12\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[13\] " "Pin \"port_in_group_a\[13\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[14\] " "Pin \"port_in_group_a\[14\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[15\] " "Pin \"port_in_group_a\[15\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[16\] " "Pin \"port_in_group_a\[16\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[17\] " "Pin \"port_in_group_a\[17\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[18\] " "Pin \"port_in_group_a\[18\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[19\] " "Pin \"port_in_group_a\[19\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[20\] " "Pin \"port_in_group_a\[20\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[21\] " "Pin \"port_in_group_a\[21\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[22\] " "Pin \"port_in_group_a\[22\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[23\] " "Pin \"port_in_group_a\[23\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[24\] " "Pin \"port_in_group_a\[24\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[25\] " "Pin \"port_in_group_a\[25\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[26\] " "Pin \"port_in_group_a\[26\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[27\] " "Pin \"port_in_group_a\[27\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[28\] " "Pin \"port_in_group_a\[28\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[29\] " "Pin \"port_in_group_a\[29\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[30\] " "Pin \"port_in_group_a\[30\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_a\[31\] " "Pin \"port_in_group_a\[31\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[16\] " "Pin \"port_in_group_b\[16\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[17\] " "Pin \"port_in_group_b\[17\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[18\] " "Pin \"port_in_group_b\[18\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[19\] " "Pin \"port_in_group_b\[19\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[20\] " "Pin \"port_in_group_b\[20\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[21\] " "Pin \"port_in_group_b\[21\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[22\] " "Pin \"port_in_group_b\[22\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[23\] " "Pin \"port_in_group_b\[23\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[24\] " "Pin \"port_in_group_b\[24\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[25\] " "Pin \"port_in_group_b\[25\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[26\] " "Pin \"port_in_group_b\[26\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[27\] " "Pin \"port_in_group_b\[27\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[28\] " "Pin \"port_in_group_b\[28\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[29\] " "Pin \"port_in_group_b\[29\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[30\] " "Pin \"port_in_group_b\[30\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[31\] " "Pin \"port_in_group_b\[31\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[0\] " "Pin \"port_in_group_c\[0\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[1\] " "Pin \"port_in_group_c\[1\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[2\] " "Pin \"port_in_group_c\[2\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[3\] " "Pin \"port_in_group_c\[3\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[4\] " "Pin \"port_in_group_c\[4\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[5\] " "Pin \"port_in_group_c\[5\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[6\] " "Pin \"port_in_group_c\[6\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[7\] " "Pin \"port_in_group_c\[7\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[8\] " "Pin \"port_in_group_c\[8\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[9\] " "Pin \"port_in_group_c\[9\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[10\] " "Pin \"port_in_group_c\[10\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[11\] " "Pin \"port_in_group_c\[11\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[12\] " "Pin \"port_in_group_c\[12\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[13\] " "Pin \"port_in_group_c\[13\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[14\] " "Pin \"port_in_group_c\[14\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[15\] " "Pin \"port_in_group_c\[15\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[16\] " "Pin \"port_in_group_c\[16\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[17\] " "Pin \"port_in_group_c\[17\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[18\] " "Pin \"port_in_group_c\[18\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[19\] " "Pin \"port_in_group_c\[19\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[20\] " "Pin \"port_in_group_c\[20\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[21\] " "Pin \"port_in_group_c\[21\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[22\] " "Pin \"port_in_group_c\[22\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[23\] " "Pin \"port_in_group_c\[23\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[24\] " "Pin \"port_in_group_c\[24\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[25\] " "Pin \"port_in_group_c\[25\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[26\] " "Pin \"port_in_group_c\[26\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[27\] " "Pin \"port_in_group_c\[27\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[28\] " "Pin \"port_in_group_c\[28\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[29\] " "Pin \"port_in_group_c\[29\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[30\] " "Pin \"port_in_group_c\[30\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_c\[31\] " "Pin \"port_in_group_c\[31\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[0\] " "Pin \"port_out_group_a\[0\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[1\] " "Pin \"port_out_group_a\[1\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[2\] " "Pin \"port_out_group_a\[2\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[3\] " "Pin \"port_out_group_a\[3\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[4\] " "Pin \"port_out_group_a\[4\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[5\] " "Pin \"port_out_group_a\[5\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[6\] " "Pin \"port_out_group_a\[6\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[7\] " "Pin \"port_out_group_a\[7\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[8\] " "Pin \"port_out_group_a\[8\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[9\] " "Pin \"port_out_group_a\[9\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[10\] " "Pin \"port_out_group_a\[10\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[11\] " "Pin \"port_out_group_a\[11\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[12\] " "Pin \"port_out_group_a\[12\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[13\] " "Pin \"port_out_group_a\[13\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[14\] " "Pin \"port_out_group_a\[14\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[15\] " "Pin \"port_out_group_a\[15\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[16\] " "Pin \"port_out_group_a\[16\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[17\] " "Pin \"port_out_group_a\[17\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[18\] " "Pin \"port_out_group_a\[18\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[19\] " "Pin \"port_out_group_a\[19\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[20\] " "Pin \"port_out_group_a\[20\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[21\] " "Pin \"port_out_group_a\[21\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[22\] " "Pin \"port_out_group_a\[22\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[23\] " "Pin \"port_out_group_a\[23\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[24\] " "Pin \"port_out_group_a\[24\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[25\] " "Pin \"port_out_group_a\[25\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[26\] " "Pin \"port_out_group_a\[26\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[27\] " "Pin \"port_out_group_a\[27\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[28\] " "Pin \"port_out_group_a\[28\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[29\] " "Pin \"port_out_group_a\[29\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[30\] " "Pin \"port_out_group_a\[30\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_a\[31\] " "Pin \"port_out_group_a\[31\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 49 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[0\] " "Pin \"port_out_group_b\[0\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[1\] " "Pin \"port_out_group_b\[1\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[2\] " "Pin \"port_out_group_b\[2\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[3\] " "Pin \"port_out_group_b\[3\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[4\] " "Pin \"port_out_group_b\[4\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[5\] " "Pin \"port_out_group_b\[5\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[6\] " "Pin \"port_out_group_b\[6\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[7\] " "Pin \"port_out_group_b\[7\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[8\] " "Pin \"port_out_group_b\[8\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[9\] " "Pin \"port_out_group_b\[9\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[10\] " "Pin \"port_out_group_b\[10\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[11\] " "Pin \"port_out_group_b\[11\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[12\] " "Pin \"port_out_group_b\[12\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[13\] " "Pin \"port_out_group_b\[13\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[14\] " "Pin \"port_out_group_b\[14\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[15\] " "Pin \"port_out_group_b\[15\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[16\] " "Pin \"port_out_group_b\[16\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[17\] " "Pin \"port_out_group_b\[17\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[18\] " "Pin \"port_out_group_b\[18\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[19\] " "Pin \"port_out_group_b\[19\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[20\] " "Pin \"port_out_group_b\[20\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[21\] " "Pin \"port_out_group_b\[21\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[22\] " "Pin \"port_out_group_b\[22\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[23\] " "Pin \"port_out_group_b\[23\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[24\] " "Pin \"port_out_group_b\[24\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[25\] " "Pin \"port_out_group_b\[25\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[26\] " "Pin \"port_out_group_b\[26\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[27\] " "Pin \"port_out_group_b\[27\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[28\] " "Pin \"port_out_group_b\[28\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[29\] " "Pin \"port_out_group_b\[29\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[30\] " "Pin \"port_out_group_b\[30\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_b\[31\] " "Pin \"port_out_group_b\[31\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 50 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[0\] " "Pin \"port_out_group_c\[0\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[1\] " "Pin \"port_out_group_c\[1\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[2\] " "Pin \"port_out_group_c\[2\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[3\] " "Pin \"port_out_group_c\[3\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[4\] " "Pin \"port_out_group_c\[4\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[5\] " "Pin \"port_out_group_c\[5\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[6\] " "Pin \"port_out_group_c\[6\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[7\] " "Pin \"port_out_group_c\[7\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[8\] " "Pin \"port_out_group_c\[8\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[9\] " "Pin \"port_out_group_c\[9\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[10\] " "Pin \"port_out_group_c\[10\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[11\] " "Pin \"port_out_group_c\[11\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[12\] " "Pin \"port_out_group_c\[12\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[13\] " "Pin \"port_out_group_c\[13\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[14\] " "Pin \"port_out_group_c\[14\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[15\] " "Pin \"port_out_group_c\[15\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[16\] " "Pin \"port_out_group_c\[16\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[17\] " "Pin \"port_out_group_c\[17\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[18\] " "Pin \"port_out_group_c\[18\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[19\] " "Pin \"port_out_group_c\[19\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[20\] " "Pin \"port_out_group_c\[20\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[21\] " "Pin \"port_out_group_c\[21\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[22\] " "Pin \"port_out_group_c\[22\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[23\] " "Pin \"port_out_group_c\[23\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[24\] " "Pin \"port_out_group_c\[24\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[25\] " "Pin \"port_out_group_c\[25\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[26\] " "Pin \"port_out_group_c\[26\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[27\] " "Pin \"port_out_group_c\[27\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[28\] " "Pin \"port_out_group_c\[28\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[29\] " "Pin \"port_out_group_c\[29\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[30\] " "Pin \"port_out_group_c\[30\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_c\[31\] " "Pin \"port_out_group_c\[31\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 51 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[0\] " "Pin \"port_out_group_d\[0\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[1\] " "Pin \"port_out_group_d\[1\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[2\] " "Pin \"port_out_group_d\[2\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[3\] " "Pin \"port_out_group_d\[3\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[4\] " "Pin \"port_out_group_d\[4\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[5\] " "Pin \"port_out_group_d\[5\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[6\] " "Pin \"port_out_group_d\[6\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[7\] " "Pin \"port_out_group_d\[7\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[8\] " "Pin \"port_out_group_d\[8\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[9\] " "Pin \"port_out_group_d\[9\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[10\] " "Pin \"port_out_group_d\[10\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[11\] " "Pin \"port_out_group_d\[11\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[12\] " "Pin \"port_out_group_d\[12\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[13\] " "Pin \"port_out_group_d\[13\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[14\] " "Pin \"port_out_group_d\[14\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[15\] " "Pin \"port_out_group_d\[15\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[16\] " "Pin \"port_out_group_d\[16\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[17\] " "Pin \"port_out_group_d\[17\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[18\] " "Pin \"port_out_group_d\[18\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[19\] " "Pin \"port_out_group_d\[19\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[20\] " "Pin \"port_out_group_d\[20\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[21\] " "Pin \"port_out_group_d\[21\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[22\] " "Pin \"port_out_group_d\[22\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[23\] " "Pin \"port_out_group_d\[23\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[24\] " "Pin \"port_out_group_d\[24\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[25\] " "Pin \"port_out_group_d\[25\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[26\] " "Pin \"port_out_group_d\[26\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[27\] " "Pin \"port_out_group_d\[27\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[28\] " "Pin \"port_out_group_d\[28\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[29\] " "Pin \"port_out_group_d\[29\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[30\] " "Pin \"port_out_group_d\[30\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "port_out_group_d\[31\] " "Pin \"port_out_group_d\[31\]\" is virtual output pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 52 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[0\] " "Pin \"port_in_group_b\[0\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[16\] " "Pin \"port_in_group_d\[16\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[0\] " "Pin \"port_in_group_d\[0\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[17\] " "Pin \"port_in_group_d\[17\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[1\] " "Pin \"port_in_group_d\[1\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[1\] " "Pin \"port_in_group_b\[1\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[2\] " "Pin \"port_in_group_b\[2\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[18\] " "Pin \"port_in_group_d\[18\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[2\] " "Pin \"port_in_group_d\[2\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[3\] " "Pin \"port_in_group_b\[3\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[19\] " "Pin \"port_in_group_d\[19\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[3\] " "Pin \"port_in_group_d\[3\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[4\] " "Pin \"port_in_group_b\[4\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[20\] " "Pin \"port_in_group_d\[20\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[4\] " "Pin \"port_in_group_d\[4\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[5\] " "Pin \"port_in_group_b\[5\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[21\] " "Pin \"port_in_group_d\[21\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[5\] " "Pin \"port_in_group_d\[5\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[6\] " "Pin \"port_in_group_b\[6\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[22\] " "Pin \"port_in_group_d\[22\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[6\] " "Pin \"port_in_group_d\[6\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[7\] " "Pin \"port_in_group_b\[7\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[23\] " "Pin \"port_in_group_d\[23\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[7\] " "Pin \"port_in_group_d\[7\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[24\] " "Pin \"port_in_group_d\[24\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[8\] " "Pin \"port_in_group_b\[8\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[8\] " "Pin \"port_in_group_d\[8\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[9\] " "Pin \"port_in_group_b\[9\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[25\] " "Pin \"port_in_group_d\[25\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[9\] " "Pin \"port_in_group_d\[9\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[26\] " "Pin \"port_in_group_d\[26\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[10\] " "Pin \"port_in_group_b\[10\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[10\] " "Pin \"port_in_group_d\[10\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[27\] " "Pin \"port_in_group_d\[27\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[11\] " "Pin \"port_in_group_d\[11\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[11\] " "Pin \"port_in_group_b\[11\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[12\] " "Pin \"port_in_group_d\[12\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[12\] " "Pin \"port_in_group_b\[12\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[28\] " "Pin \"port_in_group_d\[28\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[29\] " "Pin \"port_in_group_d\[29\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[13\] " "Pin \"port_in_group_b\[13\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[13\] " "Pin \"port_in_group_d\[13\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[30\] " "Pin \"port_in_group_d\[30\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[14\] " "Pin \"port_in_group_b\[14\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[14\] " "Pin \"port_in_group_d\[14\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_b\[15\] " "Pin \"port_in_group_b\[15\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 45 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[31\] " "Pin \"port_in_group_d\[31\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "port_in_group_d\[15\] " "Pin \"port_in_group_d\[15\]\" is virtual input pin" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1706162069914 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1706162069914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fsmc_comm_nadv " "No output dependent on input pin \"fsmc_comm_nadv\"" {  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706162070808 "|H1200_StepMotorControl_GHRD|fsmc_comm_nadv"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706162070808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44151 " "Implemented 44151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Implemented 103 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42840 " "Implemented 42840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_RAMS" "1024 " "Implemented 1024 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1706162070808 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "112 " "Implemented 112 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1706162070808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706162070808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706162070912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 13:54:30 2024 " "Processing ended: Thu Jan 25 13:54:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706162070912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706162070912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706162070912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706162070912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1706162072128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706162072128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 13:54:31 2024 " "Processing started: Thu Jan 25 13:54:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706162072128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706162072128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706162072128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706162072182 ""}
{ "Info" "0" "" "Project  = H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Project  = H1200_StepMotorControl_GHRD" 0 0 "Fitter" 0 0 1706162072182 ""}
{ "Info" "0" "" "Revision = H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Revision = H1200_StepMotorControl_GHRD" 0 0 "Fitter" 0 0 1706162072182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1706162072485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1706162072486 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "H1200_StepMotorControl_GHRD 10CL080YU484I7G " "Selected device 10CL080YU484I7G for design \"H1200_StepMotorControl_GHRD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706162072632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706162072665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706162072665 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072696 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1706162072696 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 7 5 0 0 " "Implementing clock multiplication of 7, clock division of 5, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072697 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1706162072697 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1706162072697 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706162073019 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706162073024 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU484A7G " "Device 10CL016YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU484I7G " "Device 10CL016YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484A7G " "Device 10CL040YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YU484I7G " "Device 10CL040YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484A7G " "Device 10CL055YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YU484I7G " "Device 10CL055YU484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YU484A7G " "Device 10CL080YU484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1706162073362 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706162073362 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162073410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162073410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162073410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162073410 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 109678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1706162073410 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706162073410 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1706162077423 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1706162080539 ""}
{ "Info" "ISTA_SDC_FOUND" "H1200_StepMotorControl_GHRD.sdc " "Reading SDC File: 'H1200_StepMotorControl_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1706162080566 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Rise) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Fall) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162080932 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1706162080932 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1706162081039 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  16.666 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  19.999 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  14.285 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  14.285 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  20.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666  sys_clk_24m " "  41.666  sys_clk_24m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  sys_clk_50m " "  20.000  sys_clk_50m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    sys_rst_n " "   1.000    sys_rst_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1706162081039 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1706162081039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2) " "Automatically promoted node clk_24m_pll_ip:clk_24m_pll_ip_inst\|altpll:altpll_component\|clk_24m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_24m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_24m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083088 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_50m_pll_ip:clk_50m_pll_ip_inst\|altpll:altpll_component\|clk_50m_pll_ip_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "db/clk_50m_pll_ip_altpll.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/db/clk_50m_pll_ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_clk_pll_24m_n~0  " "Automatically promoted node rst_clk_pll_24m_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_1_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_1_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_2_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_2_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_3_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_3_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_4_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_4_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_5_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_5_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_6_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_6_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_7_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_7_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_8_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_8_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_9_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_9_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "step_motor_control:step_motor_control_10_inst\|motor_out_enable~2 " "Destination node step_motor_control:step_motor_control_10_inst\|motor_out_enable~2" {  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162083089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 36052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~98  " "Automatically promoted node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~98 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~0 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~0" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~27 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[10\]~27" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~37 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[8\]~37" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162083089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 64581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_clk_pll_50m_n~0  " "Automatically promoted node rst_clk_pll_50m_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[9\]~32" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~72 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[1\]~72" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[11\]~22" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[15\]~2" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[14\]~7" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[13\]~12" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[7\]~42" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[12\]~17" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~52 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[5\]~52" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~57 " "Destination node fsmc_comm_interface:fsmc_comm_interface_inst\|fsmc_comm_addr_reg_read\[4\]~57" {  } { { "../RTL/fsmc_comm_interface.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/fsmc_comm_interface.v" 819 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 35844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1706162083089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1706162083089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1706162083089 ""}  } { { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 38289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_10_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_10_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083090 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 17079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_13_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_13_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083090 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 11308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_1_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_1_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083090 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 2830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step_motor_control:step_motor_control_5_inst\|spd_tab_aclr  " "Automatically promoted node step_motor_control:step_motor_control_5_inst\|spd_tab_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1706162083090 ""}  } { { "../RTL/step_motor_control.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/step_motor_control.v" 238 -1 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 26666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706162083090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706162085581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706162085607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706162085608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706162085650 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706162085700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706162085746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706162086879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1706162086902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706162086902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162091137 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1706162091180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706162094020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162098220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706162098418 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706162140111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162140111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706162143862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "82 X47_Y25 X58_Y36 " "Router estimated peak interconnect usage is 82% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36" {  } { { "loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 82% of the available device resources in the region that extends from location X47_Y25 to location X58_Y36"} { { 12 { 0 ""} 47 25 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1706162157365 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706162157365 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1706162285474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1706162429451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706162429451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:44 " "Fitter routing operations ending: elapsed time is 00:04:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162429465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.22 " "Total time spent on timing analysis during the Fitter is 20.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1706162430141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706162430319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706162432023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706162432035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706162434520 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706162440134 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "119 Cyclone 10 LP " "119 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_nadv 3.3-V LVTTL W13 " "Pin fsmc_comm_nadv uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_nadv } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_nadv" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[0\] 3.3-V LVTTL Y21 " "Pin fsmc_comm_data\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[0\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[1\] 3.3-V LVTTL W22 " "Pin fsmc_comm_data\[1\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[2\] 3.3-V LVTTL W21 " "Pin fsmc_comm_data\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[3\] 3.3-V LVTTL V22 " "Pin fsmc_comm_data\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[4\] 3.3-V LVTTL V21 " "Pin fsmc_comm_data\[4\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[5\] 3.3-V LVTTL U22 " "Pin fsmc_comm_data\[5\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[6\] 3.3-V LVTTL U21 " "Pin fsmc_comm_data\[6\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[7\] 3.3-V LVTTL R22 " "Pin fsmc_comm_data\[7\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[8\] 3.3-V LVTTL Y22 " "Pin fsmc_comm_data\[8\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[9\] 3.3-V LVTTL AA21 " "Pin fsmc_comm_data\[9\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[10\] 3.3-V LVTTL AA22 " "Pin fsmc_comm_data\[10\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[11\] 3.3-V LVTTL AB20 " "Pin fsmc_comm_data\[11\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[12\] 3.3-V LVTTL AA20 " "Pin fsmc_comm_data\[12\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[13\] 3.3-V LVTTL AB19 " "Pin fsmc_comm_data\[13\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[14\] 3.3-V LVTTL AA19 " "Pin fsmc_comm_data\[14\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_data\[15\] 3.3-V LVTTL AB18 " "Pin fsmc_comm_data\[15\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_data[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_data\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVTTL N22 " "Pin sys_rst_n uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_24m 3.3-V LVTTL G22 " "Pin sys_clk_24m uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_clk_24m } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_24m" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_50m 3.3-V LVTTL G1 " "Pin sys_clk_50m uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { sys_clk_50m } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_50m" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_noe 3.3-V LVTTL W15 " "Pin fsmc_comm_noe uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_noe } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_noe" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_ne 3.3-V LVTTL Y14 " "Pin fsmc_comm_ne uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_ne } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_ne" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[9\] 3.3-V LVTTL U19 " "Pin fsmc_comm_addr\[9\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[1\] 3.3-V LVTTL M19 " "Pin fsmc_comm_addr\[1\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[11\] 3.3-V LVTTL T18 " "Pin fsmc_comm_addr\[11\] uses I/O standard 3.3-V LVTTL at T18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[15\] 3.3-V LVTTL N19 " "Pin fsmc_comm_addr\[15\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[14\] 3.3-V LVTTL P20 " "Pin fsmc_comm_addr\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[13\] 3.3-V LVTTL U16 " "Pin fsmc_comm_addr\[13\] uses I/O standard 3.3-V LVTTL at U16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[7\] 3.3-V LVTTL R20 " "Pin fsmc_comm_addr\[7\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[12\] 3.3-V LVTTL W20 " "Pin fsmc_comm_addr\[12\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[5\] 3.3-V LVTTL T20 " "Pin fsmc_comm_addr\[5\] uses I/O standard 3.3-V LVTTL at T20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[4\] 3.3-V LVTTL T19 " "Pin fsmc_comm_addr\[4\] uses I/O standard 3.3-V LVTTL at T19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[10\] 3.3-V LVTTL N20 " "Pin fsmc_comm_addr\[10\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[3\] 3.3-V LVTTL K19 " "Pin fsmc_comm_addr\[3\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[6\] 3.3-V LVTTL R19 " "Pin fsmc_comm_addr\[6\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[0\] 3.3-V LVTTL M16 " "Pin fsmc_comm_addr\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[0\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[8\] 3.3-V LVTTL U20 " "Pin fsmc_comm_addr\[8\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_addr\[2\] 3.3-V LVTTL M20 " "Pin fsmc_comm_addr\[2\] uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_addr[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_addr\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[1\] 3.3-V LVTTL V3 " "Pin motor_sensor_in_emergency_stop\[1\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[1\] 3.3-V LVTTL R18 " "Pin motor_sensor_in_reset\[1\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[1\] 3.3-V LVTTL AA16 " "Pin motor_encoder_a\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[1\] 3.3-V LVTTL AB16 " "Pin motor_encoder_b\[1\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[1\] 3.3-V LVTTL A5 " "Pin motor_sensor_in_util_stop\[1\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[1\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[2\] 3.3-V LVTTL AA15 " "Pin motor_encoder_a\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[2\] 3.3-V LVTTL AB15 " "Pin motor_encoder_b\[2\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[2\] 3.3-V LVTTL B6 " "Pin motor_sensor_in_util_stop\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[2\] 3.3-V LVTTL V2 " "Pin motor_sensor_in_emergency_stop\[2\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[2\] 3.3-V LVTTL N18 " "Pin motor_sensor_in_reset\[2\] uses I/O standard 3.3-V LVTTL at N18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[2\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[3\] 3.3-V LVTTL V1 " "Pin motor_sensor_in_emergency_stop\[3\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[3\] 3.3-V LVTTL R16 " "Pin motor_sensor_in_reset\[3\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[3\] 3.3-V LVTTL AB14 " "Pin motor_encoder_b\[3\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[3\] 3.3-V LVTTL AA14 " "Pin motor_encoder_a\[3\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[3\] 3.3-V LVTTL B7 " "Pin motor_sensor_in_util_stop\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[3\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[4\] 3.3-V LVTTL U2 " "Pin motor_sensor_in_emergency_stop\[4\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[4\] 3.3-V LVTTL R17 " "Pin motor_sensor_in_reset\[4\] uses I/O standard 3.3-V LVTTL at R17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[4\] 3.3-V LVTTL AA13 " "Pin motor_encoder_a\[4\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[4\] 3.3-V LVTTL AB13 " "Pin motor_encoder_b\[4\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[4\] 3.3-V LVTTL A6 " "Pin motor_sensor_in_util_stop\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[4\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[5\] 3.3-V LVTTL U1 " "Pin motor_sensor_in_emergency_stop\[5\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[5\] 3.3-V LVTTL T17 " "Pin motor_sensor_in_reset\[5\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[5\] 3.3-V LVTTL AA10 " "Pin motor_encoder_a\[5\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[5\] 3.3-V LVTTL AB10 " "Pin motor_encoder_b\[5\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[5\] 3.3-V LVTTL A7 " "Pin motor_sensor_in_util_stop\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[5\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[6\] 3.3-V LVTTL AA3 " "Pin motor_sensor_in_emergency_stop\[6\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[6\] 3.3-V LVTTL T16 " "Pin motor_sensor_in_reset\[6\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[6\] 3.3-V LVTTL AA9 " "Pin motor_encoder_a\[6\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[6\] 3.3-V LVTTL AB9 " "Pin motor_encoder_b\[6\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[6\] 3.3-V LVTTL A9 " "Pin motor_sensor_in_util_stop\[6\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[6\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[7\] 3.3-V LVTTL W1 " "Pin motor_sensor_in_emergency_stop\[7\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[7\] 3.3-V LVTTL Y13 " "Pin motor_sensor_in_reset\[7\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[7\] 3.3-V LVTTL AA8 " "Pin motor_encoder_a\[7\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[7\] 3.3-V LVTTL AB8 " "Pin motor_encoder_b\[7\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[7\] 3.3-V LVTTL B5 " "Pin motor_sensor_in_util_stop\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[7\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[8\] 3.3-V LVTTL W2 " "Pin motor_sensor_in_emergency_stop\[8\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[8\] 3.3-V LVTTL V13 " "Pin motor_sensor_in_reset\[8\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[8\] 3.3-V LVTTL AA7 " "Pin motor_encoder_a\[8\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[8\] 3.3-V LVTTL AB7 " "Pin motor_encoder_b\[8\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[8\] 3.3-V LVTTL E6 " "Pin motor_sensor_in_util_stop\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[8\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[9\] 3.3-V LVTTL Y10 " "Pin motor_encoder_a\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[9\] 3.3-V LVTTL W10 " "Pin motor_encoder_b\[9\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[9\] 3.3-V LVTTL AB4 " "Pin motor_sensor_in_emergency_stop\[9\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[9\] 3.3-V LVTTL V12 " "Pin motor_sensor_in_reset\[9\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[9\] 3.3-V LVTTL H7 " "Pin motor_sensor_in_util_stop\[9\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[9\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[10\] 3.3-V LVTTL AB6 " "Pin motor_sensor_in_emergency_stop\[10\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[10\] 3.3-V LVTTL V11 " "Pin motor_sensor_in_reset\[10\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[10\] 3.3-V LVTTL V8 " "Pin motor_encoder_a\[10\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[10\] 3.3-V LVTTL U9 " "Pin motor_encoder_b\[10\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[10\] 3.3-V LVTTL F7 " "Pin motor_sensor_in_util_stop\[10\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[10\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[11\] 3.3-V LVTTL W7 " "Pin motor_encoder_a\[11\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[11\] 3.3-V LVTTL Y7 " "Pin motor_encoder_b\[11\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[11\] 3.3-V LVTTL AB5 " "Pin motor_sensor_in_emergency_stop\[11\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[11\] 3.3-V LVTTL V14 " "Pin motor_sensor_in_reset\[11\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[11\] 3.3-V LVTTL F8 " "Pin motor_sensor_in_util_stop\[11\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[11\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[12\] 3.3-V LVTTL AA6 " "Pin motor_encoder_a\[12\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[12\] 3.3-V LVTTL AA5 " "Pin motor_encoder_b\[12\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[12\] 3.3-V LVTTL F9 " "Pin motor_sensor_in_util_stop\[12\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[12\] 3.3-V LVTTL Y2 " "Pin motor_sensor_in_emergency_stop\[12\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[12\] 3.3-V LVTTL R14 " "Pin motor_sensor_in_reset\[12\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[12\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[13\] 3.3-V LVTTL F10 " "Pin motor_sensor_in_util_stop\[13\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[13\] 3.3-V LVTTL B3 " "Pin motor_sensor_in_emergency_stop\[13\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[13\] 3.3-V LVTTL U10 " "Pin motor_sensor_in_reset\[13\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[13\] 3.3-V LVTTL C3 " "Pin motor_encoder_a\[13\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[13\] 3.3-V LVTTL C4 " "Pin motor_encoder_b\[13\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[13\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[14\] 3.3-V LVTTL C6 " "Pin motor_encoder_a\[14\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[14\] 3.3-V LVTTL D7 " "Pin motor_encoder_b\[14\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[14\] 3.3-V LVTTL A3 " "Pin motor_sensor_in_emergency_stop\[14\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[14\] 3.3-V LVTTL U15 " "Pin motor_sensor_in_reset\[14\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[14\] 3.3-V LVTTL F11 " "Pin motor_sensor_in_util_stop\[14\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[14\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[15\] 3.3-V LVTTL D8 " "Pin motor_encoder_a\[15\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[15\] 3.3-V LVTTL E8 " "Pin motor_encoder_b\[15\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[15\] 3.3-V LVTTL B4 " "Pin motor_sensor_in_emergency_stop\[15\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[15\] 3.3-V LVTTL AA18 " "Pin motor_sensor_in_reset\[15\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[15\] 3.3-V LVTTL F13 " "Pin motor_sensor_in_util_stop\[15\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[15\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_emergency_stop\[16\] 3.3-V LVTTL A4 " "Pin motor_sensor_in_emergency_stop\[16\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_emergency_stop[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_emergency_stop\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_reset\[16\] 3.3-V LVTTL V4 " "Pin motor_sensor_in_reset\[16\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_reset[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_reset\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_a\[16\] 3.3-V LVTTL C8 " "Pin motor_encoder_a\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_a[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_a\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_encoder_b\[16\] 3.3-V LVTTL C7 " "Pin motor_encoder_b\[16\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_encoder_b[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_encoder_b\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "motor_sensor_in_util_stop\[16\] 3.3-V LVTTL E13 " "Pin motor_sensor_in_util_stop\[16\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { motor_sensor_in_util_stop[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_sensor_in_util_stop\[16\]" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fsmc_comm_nwe 3.3-V LVTTL Y15 " "Pin fsmc_comm_nwe uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { fsmc_comm_nwe } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fsmc_comm_nwe" } } } } { "../RTL/H1200_StepMotorControl_GHRD.v" "" { Text "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/RTL/H1200_StepMotorControl_GHRD.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1706162445172 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1706162445172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.fit.smsg " "Generated suppressed messages file D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/output_files/H1200_StepMotorControl_GHRD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706162446452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7269 " "Peak virtual memory: 7269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706162450108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 14:00:50 2024 " "Processing ended: Thu Jan 25 14:00:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706162450108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:19 " "Elapsed time: 00:06:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706162450108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706162450108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706162450108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706162451176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706162451177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 14:00:51 2024 " "Processing started: Thu Jan 25 14:00:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706162451177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706162451177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706162451177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1706162451721 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706162453179 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706162453251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706162455439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 14:00:55 2024 " "Processing ended: Thu Jan 25 14:00:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706162455439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706162455439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706162455439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706162455439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706162456198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706162456569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706162456570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 14:00:56 2024 " "Processing started: Thu Jan 25 14:00:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706162456570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1706162456570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD " "Command: quartus_sta H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1706162456570 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1706162456632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1706162457250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1706162457250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162457286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162457286 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1706162458040 ""}
{ "Info" "ISTA_SDC_FOUND" "H1200_StepMotorControl_GHRD.sdc " "Reading SDC File: 'H1200_StepMotorControl_GHRD.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1706162458539 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Rise) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Fall) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162458908 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706162458908 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1706162459027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1706162459042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706162459199 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706162459199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.241 " "Worst-case setup slack is -20.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.241            -445.182 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -20.241            -445.182 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.918            -718.172 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.918            -718.172 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.894            -716.434 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -7.894            -716.434 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.753            -726.352 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.753            -726.352 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.724            -696.332 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.724            -696.332 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.273            -459.579 sys_rst_n  " "   -5.273            -459.579 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788             -83.457 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.788             -83.457 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.906               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.555               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.555               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.398               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   15.398               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162459201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.834 " "Worst-case hold slack is -5.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.834             -18.970 sys_rst_n  " "   -5.834             -18.970 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.307               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.329               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.332               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.333               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.392               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.394               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.394               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.433               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.438               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162459217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.336 " "Worst-case recovery slack is -7.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.336          -31889.613 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -7.336          -31889.613 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.335          -31899.966 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.335          -31899.966 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.324          -31772.599 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -7.324          -31772.599 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.311          -31767.012 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.311          -31767.012 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.106           -1121.014 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.106           -1121.014 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.694            -214.186 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -6.694            -214.186 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.568           -2572.393 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -6.568           -2572.393 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.541           -1821.603 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.541           -1821.603 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.510            -464.629 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.510            -464.629 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674             -34.905 sys_rst_n  " "   -2.674             -34.905 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162459230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.316 " "Worst-case removal slack is 1.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.316               0.000 sys_rst_n  " "    1.316               0.000 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.277               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.277               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.356               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.356               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.397               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.397               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.465               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.465               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.158               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.158               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.193               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.193               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.196               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.196               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.594               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.594               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.637               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.637               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162459243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -157.215 sys_rst_n  " "   -3.210            -157.215 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.661               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.661               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.798               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.798               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.883               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.883               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.885               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.885               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.886               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.886               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.892               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.892               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.655               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.657               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.667               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.667               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.794               0.000 sys_clk_50m  " "    9.794               0.000 sys_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.628               0.000 sys_clk_24m  " "   20.628               0.000 sys_clk_24m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162459277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162459277 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706162459572 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706162459572 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1706162459582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1706162459620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1706162462117 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Rise) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Fall) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162463134 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706162463134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706162463394 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706162463394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.090 " "Worst-case setup slack is -18.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.090            -393.481 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.090            -393.481 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.721            -614.115 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.721            -614.115 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.707            -613.058 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.707            -613.058 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591            -621.253 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.591            -621.253 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.574            -595.125 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.574            -595.125 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.093            -451.454 sys_rst_n  " "   -5.093            -451.454 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.335             -61.547 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.335             -61.547 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.430               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.430               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.034               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    6.034               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.902               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   15.902               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162463400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.886 " "Worst-case hold slack is -4.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.886             -15.786 sys_rst_n  " "   -4.886             -15.786 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.299               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.321               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.322               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.325               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.325               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.381               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.392               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162463420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.219 " "Worst-case recovery slack is -6.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.219          -26852.064 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.219          -26852.064 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.216          -26861.634 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.216          -26861.634 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.214          -26773.679 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.214          -26773.679 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.201          -26767.680 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -6.201          -26767.680 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.105            -955.761 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.105            -955.761 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -180.052 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.627            -180.052 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.549           -2160.301 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -5.549           -2160.301 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.529           -1530.614 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.529           -1530.614 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.496            -391.235 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.496            -391.235 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -27.755 sys_rst_n  " "   -2.179             -27.755 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162463436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 sys_rst_n  " "    1.238               0.000 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.824               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.824               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.875               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.875               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.911               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.911               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.974               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.974               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.493               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.493               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.295               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.295               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.297               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.297               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.672               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.672               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.731               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.731               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162463453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210            -162.908 sys_rst_n  " "   -3.210            -162.908 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.647               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.647               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.784               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.784               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.919               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.919               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.920               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.920               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.923               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.923               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.923               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.923               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.642               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.643               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.647               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.789               0.000 sys_clk_50m  " "    9.789               0.000 sys_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.622               0.000 sys_clk_24m  " "   20.622               0.000 sys_clk_24m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162463492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162463492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706162463954 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706162463954 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1706162463968 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) sys_rst_n (Rise) setup and hold " "From clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to sys_rst_n (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Rise) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) sys_rst_n (Fall) setup and hold " "From sys_rst_n (Fall) to sys_rst_n (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Rise) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Rise) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_rst_n (Fall) clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From sys_rst_n (Fall) to clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1706162464571 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1706162464571 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1706162464700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1706162464700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.413 " "Worst-case setup slack is -10.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.413            -228.929 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.413            -228.929 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999            -364.361 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.999            -364.361 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.954            -368.902 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.954            -368.902 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.892            -362.660 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.892            -362.660 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.798            -352.097 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.798            -352.097 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.119            -258.634 sys_rst_n  " "   -3.119            -258.634 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -7.568 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.512              -7.568 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.794               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.794               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.688               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.688               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.779               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   17.779               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162464719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.949 " "Worst-case hold slack is -2.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949              -9.781 sys_rst_n  " "   -2.949              -9.781 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.103               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.110               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.117               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.125               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.167               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.169               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.169               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.183               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.185               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162464743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.108 " "Worst-case recovery slack is -4.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.108          -18104.906 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.108          -18104.906 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107          -18100.637 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.107          -18100.637 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.101          -18035.564 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.101          -18035.564 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.094          -18033.391 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.094          -18033.391 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.869            -628.025 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.869            -628.025 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823            -122.320 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -3.823            -122.320 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385           -1343.698 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -3.385           -1343.698 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372            -950.674 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.372            -950.674 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361            -241.394 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.361            -241.394 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -9.876 sys_rst_n  " "   -0.888              -9.876 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162464763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 sys_rst_n  " "    0.545               0.000 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.566               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.594               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.594               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.612               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.636               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.008               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.008               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.632               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.632               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.634               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.634               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.807               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.807               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.844               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.844               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162464783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.137 sys_rst_n  " "   -3.000            -157.137 sys_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.873               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.873               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.048               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.048               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.049               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.049               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.052               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.052               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.053               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.053               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421               0.000 sys_clk_50m  " "    9.421               0.000 sys_clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    9.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.761               0.000 clk_50m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.768               0.000 clk_24m_pll_ip_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.255               0.000 sys_clk_24m  " "   20.255               0.000 sys_clk_24m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1706162464826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1706162464826 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1706162465443 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1706162465443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706162465812 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1706162465820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 86 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5542 " "Peak virtual memory: 5542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706162466099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 14:01:06 2024 " "Processing ended: Thu Jan 25 14:01:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706162466099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706162466099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706162466099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1706162466099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1706162467341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706162467342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 25 14:01:07 2024 " "Processing started: Thu Jan 25 14:01:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706162467342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706162467342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off H1200_StepMotorControl_GHRD -c H1200_StepMotorControl_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1706162467342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1706162468085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "H1200_StepMotorControl_GHRD.vo D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/simulation/modelsim/ simulation " "Generated file H1200_StepMotorControl_GHRD.vo in folder \"D:/LH_Local/02-Development/Software/H1200/EmbeddedSoftwareDevelop/V1.0/ActionFPGA_StepMotorEncoder/Code/ProjectFiles/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1706162471471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706162471713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 25 14:01:11 2024 " "Processing ended: Thu Jan 25 14:01:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706162471713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706162471713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706162471713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706162471713 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 288 s " "Quartus Prime Full Compilation was successful. 0 errors, 288 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1706162472485 ""}
