;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @0, 7
	SLT @0, 7
	SUB #12, @200
	SUB #12, @200
	SUB #12, @0
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB #0, -0
	SLT @0, 0
	SUB <-40, @492
	ADD #270, <1
	SUB @127, 106
	SUB #12, @0
	SUB #12, @200
	JMZ 300, 210
	SUB <-40, @492
	SUB 12, @10
	CMP 12, @10
	SUB #12, @0
	ADD #270, <1
	ADD #810, @130
	MOV 6, <-120
	ADD #270, <1
	ADD #810, @130
	ADD #810, @130
	SUB #0, -0
	SPL 0, <-22
	SLT #270, <1
	SLT #270, <1
	SUB 11, @10
	SUB 11, @10
	SUB @127, 106
	SPL 0, <-22
	JMN 12, #10
	CMP #0, -0
	SPL 0, <-22
	SUB 12, @10
	DJN -1, @-20
	ADD #810, @130
	CMP -207, <-120
	SUB 12, @10
	DJN -1, @-20
	ADD #810, @130
	SLT @0, 7
