// Seed: 3648628410
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
  logic [1 : 1] id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    inout wor id_2,
    input tri id_3,
    output logic id_4
);
  wire [-1 : -1] id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2
  );
  always @(-1 >> -1 or id_6) begin : LABEL_0
    for (id_2 = id_3; id_0; id_4 = id_3) id_4 = 1;
  end
endmodule
