# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 19 2022 16:58:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 64.80 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 102.92 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           484567      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11113       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  -439         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            3995         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            4005         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  14872         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  13662         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  14448         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            14241         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            14406         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  1608        clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2827       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2807       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  14243                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  13126                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout  13922                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            9512                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            9935                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_15_18_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_15_18_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_15_18_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2306/I                                   Odrv12                         0              1420  RISE       1
I__2306/O                                   Odrv12                       724              2143  RISE       1
I__2307/I                                   Span12Mux_v                    0              2143  RISE       1
I__2307/O                                   Span12Mux_v                  724              2867  RISE       1
I__2308/I                                   Span12Mux_v                    0              2867  RISE       1
I__2308/O                                   Span12Mux_v                  724              3590  RISE       1
I__2309/I                                   Span12Mux_h                    0              3590  RISE       1
I__2309/O                                   Span12Mux_h                  724              4314  RISE       1
I__2310/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2310/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2311/I                                   LocalMux                       0              4665  RISE       1
I__2311/O                                   LocalMux                     486              5151  RISE       1
I__2312/I                                   IoInMux                        0              5151  RISE       1
I__2312/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__9990/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9990/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9991/I                                   GlobalMux                      0              6443  RISE       1
I__9991/O                                   GlobalMux                    227              6671  RISE       1
I__9993/I                                   ClkMux                         0              6671  RISE       1
I__9993/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_15_18_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__7952/I                                     LocalMux                       0              7922  60143  RISE       1
I__7952/O                                     LocalMux                     486              8407  60143  RISE       1
I__7954/I                                     InMux                          0              8407  60143  RISE       1
I__7954/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_18_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2306/I                                   Odrv12                         0              1420  RISE       1
I__2306/O                                   Odrv12                       724              2143  RISE       1
I__2307/I                                   Span12Mux_v                    0              2143  RISE       1
I__2307/O                                   Span12Mux_v                  724              2867  RISE       1
I__2308/I                                   Span12Mux_v                    0              2867  RISE       1
I__2308/O                                   Span12Mux_v                  724              3590  RISE       1
I__2309/I                                   Span12Mux_h                    0              3590  RISE       1
I__2309/O                                   Span12Mux_h                  724              4314  RISE       1
I__2310/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2310/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2311/I                                   LocalMux                       0              4665  RISE       1
I__2311/O                                   LocalMux                     486              5151  RISE       1
I__2312/I                                   IoInMux                        0              5151  RISE       1
I__2312/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__9990/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9990/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9991/I                                   GlobalMux                      0              6443  RISE       1
I__9991/O                                   GlobalMux                    227              6671  RISE       1
I__9993/I                                   ClkMux                         0              6671  RISE       1
I__9993/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_18_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 64.80 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/lcout
Path End         : u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/ce
Capture Clock    : u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/clk
Setup Constraint : 500000p
Path slack       : 484567p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5117
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505117

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5117
+ Clock To Q                                796
+ Data Path Delay                         14637
---------------------------------------   ----- 
End-of-path arrival time (ps)             20550
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__7960/I                                       Odrv12                         0                 0  RISE       1
I__7960/O                                       Odrv12                       724               724  RISE       1
I__7962/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__7962/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__7963/I                                       Sp12to4                        0              1302  RISE       1
I__7963/O                                       Sp12to4                      631              1933  RISE       1
I__7964/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__7964/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__7965/I                                       IoSpan4Mux                     0              2233  RISE       1
I__7965/O                                       IoSpan4Mux                   424              2657  RISE       1
I__7966/I                                       LocalMux                       0              2657  RISE       1
I__7966/O                                       LocalMux                     486              3142  RISE       1
I__7967/I                                       IoInMux                        0              3142  RISE       1
I__7967/O                                       IoInMux                      382              3525  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3525  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4435  RISE     282
I__20574/I                                      gio2CtrlBuf                    0              4435  RISE       1
I__20574/O                                      gio2CtrlBuf                    0              4435  RISE       1
I__20575/I                                      GlobalMux                      0              4435  RISE       1
I__20575/O                                      GlobalMux                    227              4662  RISE       1
I__20678/I                                      ClkMux                         0              4662  RISE       1
I__20678/O                                      ClkMux                       455              5117  RISE       1
u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/clk   LogicCell40_SEQ_MODE_1010      0              5117  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/lcout             LogicCell40_SEQ_MODE_1010    796              5913  484567  RISE       5
I__10831/I                                                  Odrv4                          0              5913  484567  RISE       1
I__10831/O                                                  Odrv4                        517              6430  484567  RISE       1
I__10834/I                                                  LocalMux                       0              6430  484567  RISE       1
I__10834/O                                                  LocalMux                     486              6915  484567  RISE       1
I__10838/I                                                  InMux                          0              6915  484567  RISE       1
I__10838/O                                                  InMux                        382              7298  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNI9R3M_0_LC_18_9_7/in1        LogicCell40_SEQ_MODE_0000      0              7298  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNI9R3M_0_LC_18_9_7/lcout      LogicCell40_SEQ_MODE_0000    589              7887  484567  RISE       1
I__13790/I                                                  Odrv4                          0              7887  484567  RISE       1
I__13790/O                                                  Odrv4                        517              8404  484567  RISE       1
I__13791/I                                                  Span4Mux_h                     0              8404  484567  RISE       1
I__13791/O                                                  Span4Mux_h                   444              8848  484567  RISE       1
I__13792/I                                                  Span4Mux_v                     0              8848  484567  RISE       1
I__13792/O                                                  Span4Mux_v                   517              9365  484567  RISE       1
I__13793/I                                                  LocalMux                       0              9365  484567  RISE       1
I__13793/O                                                  LocalMux                     486              9851  484567  RISE       1
I__13794/I                                                  InMux                          0              9851  484567  RISE       1
I__13794/O                                                  InMux                        382             10234  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNIIMIT2_1_0_LC_21_14_2/in0    LogicCell40_SEQ_MODE_0000      0             10234  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNIIMIT2_1_0_LC_21_14_2/lcout  LogicCell40_SEQ_MODE_0000    662             10895  484567  RISE       2
I__13772/I                                                  Odrv4                          0             10895  484567  RISE       1
I__13772/O                                                  Odrv4                        517             11412  484567  RISE       1
I__13774/I                                                  Span4Mux_v                     0             11412  484567  RISE       1
I__13774/O                                                  Span4Mux_v                   517             11929  484567  RISE       1
I__13776/I                                                  LocalMux                       0             11929  484567  RISE       1
I__13776/O                                                  LocalMux                     486             12415  484567  RISE       1
I__13777/I                                                  InMux                          0             12415  484567  RISE       1
I__13777/O                                                  InMux                        382             12797  484567  RISE       1
u_app.u_flash_spi.state_q_RNIMGSQ5_1_LC_21_9_1/in0          LogicCell40_SEQ_MODE_0000      0             12797  484567  RISE       1
u_app.u_flash_spi.state_q_RNIMGSQ5_1_LC_21_9_1/lcout        LogicCell40_SEQ_MODE_0000    662             13459  484567  RISE       1
I__13248/I                                                  Odrv4                          0             13459  484567  RISE       1
I__13248/O                                                  Odrv4                        517             13976  484567  RISE       1
I__13249/I                                                  LocalMux                       0             13976  484567  RISE       1
I__13249/O                                                  LocalMux                     486             14461  484567  RISE       1
I__13250/I                                                  InMux                          0             14461  484567  RISE       1
I__13250/O                                                  InMux                        382             14844  484567  RISE       1
u_app.u_flash_spi.state_q_RNISUISJ_14_LC_19_9_2/in3         LogicCell40_SEQ_MODE_0000      0             14844  484567  RISE       1
u_app.u_flash_spi.state_q_RNISUISJ_14_LC_19_9_2/lcout       LogicCell40_SEQ_MODE_0000    465             15309  484567  RISE      17
I__11759/I                                                  Odrv4                          0             15309  484567  RISE       1
I__11759/O                                                  Odrv4                        517             15826  484567  RISE       1
I__11765/I                                                  Span4Mux_h                     0             15826  484567  RISE       1
I__11765/O                                                  Span4Mux_h                   444             16270  484567  RISE       1
I__11778/I                                                  LocalMux                       0             16270  484567  RISE       1
I__11778/O                                                  LocalMux                     486             16756  484567  RISE       1
I__11785/I                                                  InMux                          0             16756  484567  RISE       1
I__11785/O                                                  InMux                        382             17139  484567  RISE       1
I__11787/I                                                  CascadeMux                     0             17139  484567  RISE       1
I__11787/O                                                  CascadeMux                     0             17139  484567  RISE       1
u_app.u_flash_spi.state_q_RNINVK7A1_16_LC_18_12_3/in2       LogicCell40_SEQ_MODE_0000      0             17139  484567  RISE       1
u_app.u_flash_spi.state_q_RNINVK7A1_16_LC_18_12_3/lcout     LogicCell40_SEQ_MODE_0000    558             17697  484567  RISE      16
I__10929/I                                                  Odrv4                          0             17697  484567  RISE       1
I__10929/O                                                  Odrv4                        517             18214  484567  RISE       1
I__10933/I                                                  Span4Mux_v                     0             18214  484567  RISE       1
I__10933/O                                                  Span4Mux_v                   517             18731  484567  RISE       1
I__10938/I                                                  Span4Mux_h                     0             18731  484567  RISE       1
I__10938/O                                                  Span4Mux_h                   444             19175  484567  RISE       1
I__10942/I                                                  LocalMux                       0             19175  484567  RISE       1
I__10942/O                                                  LocalMux                     486             19661  484567  RISE       1
I__10945/I                                                  CEMux                          0             19661  484567  RISE       1
I__10945/O                                                  CEMux                        889             20550  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/ce                LogicCell40_SEQ_MODE_1010      0             20550  484567  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__7960/I                                       Odrv12                         0                 0  RISE       1
I__7960/O                                       Odrv12                       724               724  RISE       1
I__7962/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__7962/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__7963/I                                       Sp12to4                        0              1302  RISE       1
I__7963/O                                       Sp12to4                      631              1933  RISE       1
I__7964/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__7964/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__7965/I                                       IoSpan4Mux                     0              2233  RISE       1
I__7965/O                                       IoSpan4Mux                   424              2657  RISE       1
I__7966/I                                       LocalMux                       0              2657  RISE       1
I__7966/O                                       LocalMux                     486              3142  RISE       1
I__7967/I                                       IoInMux                        0              3142  RISE       1
I__7967/O                                       IoInMux                      382              3525  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3525  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4435  RISE     282
I__20574/I                                      gio2CtrlBuf                    0              4435  RISE       1
I__20574/O                                      gio2CtrlBuf                    0              4435  RISE       1
I__20575/I                                      GlobalMux                      0              4435  RISE       1
I__20575/O                                      GlobalMux                    227              4662  RISE       1
I__20692/I                                      ClkMux                         0              4662  RISE       1
I__20692/O                                      ClkMux                       455              5117  RISE       1
u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/clk   LogicCell40_SEQ_MODE_1010      0              5117  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 102.92 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/lcout
Path End         : u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/ce
Capture Clock    : u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/clk
Setup Constraint : 20830p
Path slack       : 11113p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8921
---------------------------------------   ----- 
End-of-path arrival time (ps)             10399
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10148/I                                           GlobalMux                               0                 0  RISE       1
I__10148/O                                           GlobalMux                             227               227  RISE       1
I__10263/I                                           ClkMux                                  0               227  RISE       1
I__10263/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/lcout          LogicCell40_SEQ_MODE_1010    796              1478  11113  RISE       2
I__6024/I                                                      LocalMux                       0              1478  11113  RISE       1
I__6024/O                                                      LocalMux                     486              1964  11113  RISE       1
I__6026/I                                                      InMux                          0              1964  11113  RISE       1
I__6026/O                                                      InMux                        382              2346  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_12_26_3/in1    LogicCell40_SEQ_MODE_0000      0              2346  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_12_26_3/lcout  LogicCell40_SEQ_MODE_0000    589              2936  11113  RISE      36
I__8523/I                                                      Odrv12                         0              2936  11113  RISE       1
I__8523/O                                                      Odrv12                       724              3659  11113  RISE       1
I__8527/I                                                      LocalMux                       0              3659  11113  RISE       1
I__8527/O                                                      LocalMux                     486              4145  11113  RISE       1
I__8536/I                                                      InMux                          0              4145  11113  RISE       1
I__8536/O                                                      InMux                        382              4528  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNI4BI42_0_LC_12_18_6/in3      LogicCell40_SEQ_MODE_0000      0              4528  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNI4BI42_0_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    465              4993  11113  RISE       2
I__4698/I                                                      Odrv12                         0              4993  11113  RISE       1
I__4698/O                                                      Odrv12                       724              5716  11113  RISE       1
I__4700/I                                                      LocalMux                       0              5716  11113  RISE       1
I__4700/O                                                      LocalMux                     486              6202  11113  RISE       1
I__4702/I                                                      InMux                          0              6202  11113  RISE       1
I__4702/O                                                      InMux                        382              6585  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNIDH9H3_0_0_LC_12_15_4/in3    LogicCell40_SEQ_MODE_0000      0              6585  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNIDH9H3_0_0_LC_12_15_4/ltout  LogicCell40_SEQ_MODE_0000    403              6988  11113  FALL       1
I__4433/I                                                      CascadeMux                     0              6988  11113  FALL       1
I__4433/O                                                      CascadeMux                     0              6988  11113  FALL       1
u_usb_cdc.u_sie.pid_q_RNIE3H7D_0_LC_12_15_5/in2                LogicCell40_SEQ_MODE_0000      0              6988  11113  FALL       1
u_usb_cdc.u_sie.pid_q_RNIE3H7D_0_LC_12_15_5/lcout              LogicCell40_SEQ_MODE_0000    558              7546  11113  RISE      11
I__5478/I                                                      Odrv4                          0              7546  11113  RISE       1
I__5478/O                                                      Odrv4                        517              8063  11113  RISE       1
I__5479/I                                                      Span4Mux_h                     0              8063  11113  RISE       1
I__5479/O                                                      Span4Mux_h                   444              8507  11113  RISE       1
I__5483/I                                                      Span4Mux_v                     0              8507  11113  RISE       1
I__5483/O                                                      Span4Mux_v                   517              9024  11113  RISE       1
I__5487/I                                                      LocalMux                       0              9024  11113  RISE       1
I__5487/O                                                      LocalMux                     486              9510  11113  RISE       1
I__5489/I                                                      CEMux                          0              9510  11113  RISE       1
I__5489/O                                                      CEMux                        889             10399  11113  RISE       1
u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/ce                         LogicCell40_SEQ_MODE_1010      0             10399  11113  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10148/I                               GlobalMux                               0                 0  RISE       1
I__10148/O                               GlobalMux                             227               227  RISE       1
I__10205/I                               ClkMux                                  0               227  RISE       1
I__10205/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_15_18_2/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_15_18_1/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_15_18_1/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2306/I                                   Odrv12                         0              1420  RISE       1
I__2306/O                                   Odrv12                       724              2143  RISE       1
I__2307/I                                   Span12Mux_v                    0              2143  RISE       1
I__2307/O                                   Span12Mux_v                  724              2867  RISE       1
I__2308/I                                   Span12Mux_v                    0              2867  RISE       1
I__2308/O                                   Span12Mux_v                  724              3590  RISE       1
I__2309/I                                   Span12Mux_h                    0              3590  RISE       1
I__2309/O                                   Span12Mux_h                  724              4314  RISE       1
I__2310/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2310/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2311/I                                   LocalMux                       0              4665  RISE       1
I__2311/O                                   LocalMux                     486              5151  RISE       1
I__2312/I                                   IoInMux                        0              5151  RISE       1
I__2312/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__9990/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9990/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9991/I                                   GlobalMux                      0              6443  RISE       1
I__9991/O                                   GlobalMux                    227              6671  RISE       1
I__9993/I                                   ClkMux                         0              6671  RISE       1
I__9993/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_15_18_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__7952/I                                     LocalMux                       0              7922  60143  RISE       1
I__7952/O                                     LocalMux                     486              8407  60143  RISE       1
I__7954/I                                     InMux                          0              8407  60143  RISE       1
I__7954/O                                     InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_18_1/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2306/I                                   Odrv12                         0              1420  RISE       1
I__2306/O                                   Odrv12                       724              2143  RISE       1
I__2307/I                                   Span12Mux_v                    0              2143  RISE       1
I__2307/O                                   Span12Mux_v                  724              2867  RISE       1
I__2308/I                                   Span12Mux_v                    0              2867  RISE       1
I__2308/O                                   Span12Mux_v                  724              3590  RISE       1
I__2309/I                                   Span12Mux_h                    0              3590  RISE       1
I__2309/O                                   Span12Mux_h                  724              4314  RISE       1
I__2310/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2310/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2311/I                                   LocalMux                       0              4665  RISE       1
I__2311/O                                   LocalMux                     486              5151  RISE       1
I__2312/I                                   IoInMux                        0              5151  RISE       1
I__2312/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__9990/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__9990/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__9991/I                                   GlobalMux                      0              6443  RISE       1
I__9991/O                                   GlobalMux                    227              6671  RISE       1
I__9993/I                                   ClkMux                         0              6671  RISE       1
I__9993/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_15_18_1/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/lcout
Path End         : u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/ce
Capture Clock    : u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/clk
Setup Constraint : 20830p
Path slack       : 11113p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                          8921
---------------------------------------   ----- 
End-of-path arrival time (ps)             10399
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10148/I                                           GlobalMux                               0                 0  RISE       1
I__10148/O                                           GlobalMux                             227               227  RISE       1
I__10263/I                                           ClkMux                                  0               227  RISE       1
I__10263/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_13_26_4/lcout          LogicCell40_SEQ_MODE_1010    796              1478  11113  RISE       2
I__6024/I                                                      LocalMux                       0              1478  11113  RISE       1
I__6024/O                                                      LocalMux                     486              1964  11113  RISE       1
I__6026/I                                                      InMux                          0              1964  11113  RISE       1
I__6026/O                                                      InMux                        382              2346  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_12_26_3/in1    LogicCell40_SEQ_MODE_0000      0              2346  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNIB89I_1_LC_12_26_3/lcout  LogicCell40_SEQ_MODE_0000    589              2936  11113  RISE      36
I__8523/I                                                      Odrv12                         0              2936  11113  RISE       1
I__8523/O                                                      Odrv12                       724              3659  11113  RISE       1
I__8527/I                                                      LocalMux                       0              3659  11113  RISE       1
I__8527/O                                                      LocalMux                     486              4145  11113  RISE       1
I__8536/I                                                      InMux                          0              4145  11113  RISE       1
I__8536/O                                                      InMux                        382              4528  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNI4BI42_0_LC_12_18_6/in3      LogicCell40_SEQ_MODE_0000      0              4528  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNI4BI42_0_LC_12_18_6/lcout    LogicCell40_SEQ_MODE_0000    465              4993  11113  RISE       2
I__4698/I                                                      Odrv12                         0              4993  11113  RISE       1
I__4698/O                                                      Odrv12                       724              5716  11113  RISE       1
I__4700/I                                                      LocalMux                       0              5716  11113  RISE       1
I__4700/O                                                      LocalMux                     486              6202  11113  RISE       1
I__4702/I                                                      InMux                          0              6202  11113  RISE       1
I__4702/O                                                      InMux                        382              6585  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNIDH9H3_0_0_LC_12_15_4/in3    LogicCell40_SEQ_MODE_0000      0              6585  11113  RISE       1
u_usb_cdc.u_sie.u_phy_rx.data_q_RNIDH9H3_0_0_LC_12_15_4/ltout  LogicCell40_SEQ_MODE_0000    403              6988  11113  FALL       1
I__4433/I                                                      CascadeMux                     0              6988  11113  FALL       1
I__4433/O                                                      CascadeMux                     0              6988  11113  FALL       1
u_usb_cdc.u_sie.pid_q_RNIE3H7D_0_LC_12_15_5/in2                LogicCell40_SEQ_MODE_0000      0              6988  11113  FALL       1
u_usb_cdc.u_sie.pid_q_RNIE3H7D_0_LC_12_15_5/lcout              LogicCell40_SEQ_MODE_0000    558              7546  11113  RISE      11
I__5478/I                                                      Odrv4                          0              7546  11113  RISE       1
I__5478/O                                                      Odrv4                        517              8063  11113  RISE       1
I__5479/I                                                      Span4Mux_h                     0              8063  11113  RISE       1
I__5479/O                                                      Span4Mux_h                   444              8507  11113  RISE       1
I__5483/I                                                      Span4Mux_v                     0              8507  11113  RISE       1
I__5483/O                                                      Span4Mux_v                   517              9024  11113  RISE       1
I__5487/I                                                      LocalMux                       0              9024  11113  RISE       1
I__5487/O                                                      LocalMux                     486              9510  11113  RISE       1
I__5489/I                                                      CEMux                          0              9510  11113  RISE       1
I__5489/O                                                      CEMux                        889             10399  11113  RISE       1
u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/ce                         LogicCell40_SEQ_MODE_1010      0             10399  11113  RISE       1

Capture Clock Path
pin name                                 model name                          delay  cumulative delay  edge  Fanout
---------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10148/I                               GlobalMux                               0                 0  RISE       1
I__10148/O                               GlobalMux                             227               227  RISE       1
I__10205/I                               ClkMux                                  0               227  RISE       1
I__10205/O                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.addr_q_1_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/lcout
Path End         : u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/ce
Capture Clock    : u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/clk
Setup Constraint : 500000p
Path slack       : 484567p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5117
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505117

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5117
+ Clock To Q                                796
+ Data Path Delay                         14637
---------------------------------------   ----- 
End-of-path arrival time (ps)             20550
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__7960/I                                       Odrv12                         0                 0  RISE       1
I__7960/O                                       Odrv12                       724               724  RISE       1
I__7962/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__7962/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__7963/I                                       Sp12to4                        0              1302  RISE       1
I__7963/O                                       Sp12to4                      631              1933  RISE       1
I__7964/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__7964/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__7965/I                                       IoSpan4Mux                     0              2233  RISE       1
I__7965/O                                       IoSpan4Mux                   424              2657  RISE       1
I__7966/I                                       LocalMux                       0              2657  RISE       1
I__7966/O                                       LocalMux                     486              3142  RISE       1
I__7967/I                                       IoInMux                        0              3142  RISE       1
I__7967/O                                       IoInMux                      382              3525  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3525  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4435  RISE     282
I__20574/I                                      gio2CtrlBuf                    0              4435  RISE       1
I__20574/O                                      gio2CtrlBuf                    0              4435  RISE       1
I__20575/I                                      GlobalMux                      0              4435  RISE       1
I__20575/O                                      GlobalMux                    227              4662  RISE       1
I__20678/I                                      ClkMux                         0              4662  RISE       1
I__20678/O                                      ClkMux                       455              5117  RISE       1
u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/clk   LogicCell40_SEQ_MODE_1010      0              5117  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_spi.wait_cnt_q_4_LC_18_10_1/lcout             LogicCell40_SEQ_MODE_1010    796              5913  484567  RISE       5
I__10831/I                                                  Odrv4                          0              5913  484567  RISE       1
I__10831/O                                                  Odrv4                        517              6430  484567  RISE       1
I__10834/I                                                  LocalMux                       0              6430  484567  RISE       1
I__10834/O                                                  LocalMux                     486              6915  484567  RISE       1
I__10838/I                                                  InMux                          0              6915  484567  RISE       1
I__10838/O                                                  InMux                        382              7298  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNI9R3M_0_LC_18_9_7/in1        LogicCell40_SEQ_MODE_0000      0              7298  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNI9R3M_0_LC_18_9_7/lcout      LogicCell40_SEQ_MODE_0000    589              7887  484567  RISE       1
I__13790/I                                                  Odrv4                          0              7887  484567  RISE       1
I__13790/O                                                  Odrv4                        517              8404  484567  RISE       1
I__13791/I                                                  Span4Mux_h                     0              8404  484567  RISE       1
I__13791/O                                                  Span4Mux_h                   444              8848  484567  RISE       1
I__13792/I                                                  Span4Mux_v                     0              8848  484567  RISE       1
I__13792/O                                                  Span4Mux_v                   517              9365  484567  RISE       1
I__13793/I                                                  LocalMux                       0              9365  484567  RISE       1
I__13793/O                                                  LocalMux                     486              9851  484567  RISE       1
I__13794/I                                                  InMux                          0              9851  484567  RISE       1
I__13794/O                                                  InMux                        382             10234  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNIIMIT2_1_0_LC_21_14_2/in0    LogicCell40_SEQ_MODE_0000      0             10234  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_RNIIMIT2_1_0_LC_21_14_2/lcout  LogicCell40_SEQ_MODE_0000    662             10895  484567  RISE       2
I__13772/I                                                  Odrv4                          0             10895  484567  RISE       1
I__13772/O                                                  Odrv4                        517             11412  484567  RISE       1
I__13774/I                                                  Span4Mux_v                     0             11412  484567  RISE       1
I__13774/O                                                  Span4Mux_v                   517             11929  484567  RISE       1
I__13776/I                                                  LocalMux                       0             11929  484567  RISE       1
I__13776/O                                                  LocalMux                     486             12415  484567  RISE       1
I__13777/I                                                  InMux                          0             12415  484567  RISE       1
I__13777/O                                                  InMux                        382             12797  484567  RISE       1
u_app.u_flash_spi.state_q_RNIMGSQ5_1_LC_21_9_1/in0          LogicCell40_SEQ_MODE_0000      0             12797  484567  RISE       1
u_app.u_flash_spi.state_q_RNIMGSQ5_1_LC_21_9_1/lcout        LogicCell40_SEQ_MODE_0000    662             13459  484567  RISE       1
I__13248/I                                                  Odrv4                          0             13459  484567  RISE       1
I__13248/O                                                  Odrv4                        517             13976  484567  RISE       1
I__13249/I                                                  LocalMux                       0             13976  484567  RISE       1
I__13249/O                                                  LocalMux                     486             14461  484567  RISE       1
I__13250/I                                                  InMux                          0             14461  484567  RISE       1
I__13250/O                                                  InMux                        382             14844  484567  RISE       1
u_app.u_flash_spi.state_q_RNISUISJ_14_LC_19_9_2/in3         LogicCell40_SEQ_MODE_0000      0             14844  484567  RISE       1
u_app.u_flash_spi.state_q_RNISUISJ_14_LC_19_9_2/lcout       LogicCell40_SEQ_MODE_0000    465             15309  484567  RISE      17
I__11759/I                                                  Odrv4                          0             15309  484567  RISE       1
I__11759/O                                                  Odrv4                        517             15826  484567  RISE       1
I__11765/I                                                  Span4Mux_h                     0             15826  484567  RISE       1
I__11765/O                                                  Span4Mux_h                   444             16270  484567  RISE       1
I__11778/I                                                  LocalMux                       0             16270  484567  RISE       1
I__11778/O                                                  LocalMux                     486             16756  484567  RISE       1
I__11785/I                                                  InMux                          0             16756  484567  RISE       1
I__11785/O                                                  InMux                        382             17139  484567  RISE       1
I__11787/I                                                  CascadeMux                     0             17139  484567  RISE       1
I__11787/O                                                  CascadeMux                     0             17139  484567  RISE       1
u_app.u_flash_spi.state_q_RNINVK7A1_16_LC_18_12_3/in2       LogicCell40_SEQ_MODE_0000      0             17139  484567  RISE       1
u_app.u_flash_spi.state_q_RNINVK7A1_16_LC_18_12_3/lcout     LogicCell40_SEQ_MODE_0000    558             17697  484567  RISE      16
I__10929/I                                                  Odrv4                          0             17697  484567  RISE       1
I__10929/O                                                  Odrv4                        517             18214  484567  RISE       1
I__10933/I                                                  Span4Mux_v                     0             18214  484567  RISE       1
I__10933/O                                                  Span4Mux_v                   517             18731  484567  RISE       1
I__10938/I                                                  Span4Mux_h                     0             18731  484567  RISE       1
I__10938/O                                                  Span4Mux_h                   444             19175  484567  RISE       1
I__10942/I                                                  LocalMux                       0             19175  484567  RISE       1
I__10942/O                                                  LocalMux                     486             19661  484567  RISE       1
I__10945/I                                                  CEMux                          0             19661  484567  RISE       1
I__10945/O                                                  CEMux                        889             20550  484567  RISE       1
u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/ce                LogicCell40_SEQ_MODE_1010      0             20550  484567  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__7960/I                                       Odrv12                         0                 0  RISE       1
I__7960/O                                       Odrv12                       724               724  RISE       1
I__7962/I                                       Span12Mux_s9_h                 0               724  RISE       1
I__7962/O                                       Span12Mux_s9_h               579              1302  RISE       1
I__7963/I                                       Sp12to4                        0              1302  RISE       1
I__7963/O                                       Sp12to4                      631              1933  RISE       1
I__7964/I                                       Span4Mux_s2_h                  0              1933  RISE       1
I__7964/O                                       Span4Mux_s2_h                300              2233  RISE       1
I__7965/I                                       IoSpan4Mux                     0              2233  RISE       1
I__7965/O                                       IoSpan4Mux                   424              2657  RISE       1
I__7966/I                                       LocalMux                       0              2657  RISE       1
I__7966/O                                       LocalMux                     486              3142  RISE       1
I__7967/I                                       IoInMux                        0              3142  RISE       1
I__7967/O                                       IoInMux                      382              3525  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3525  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4435  RISE     282
I__20574/I                                      gio2CtrlBuf                    0              4435  RISE       1
I__20574/O                                      gio2CtrlBuf                    0              4435  RISE       1
I__20575/I                                      GlobalMux                      0              4435  RISE       1
I__20575/O                                      GlobalMux                    227              4662  RISE       1
I__20692/I                                      ClkMux                         0              4662  RISE       1
I__20692/O                                      ClkMux                       455              5117  RISE       1
u_app.u_flash_spi.wait_cnt_q_13_LC_18_8_6/clk   LogicCell40_SEQ_MODE_1010      0              5117  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference   : clk_app:R
Setup Time        : -439


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay    -5117
---------------------------- ------
Setup to Clock                 -439

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__13651/I                                          Odrv12                     0      1670               RISE  1       
I__13651/O                                          Odrv12                     724    2393               RISE  1       
I__13652/I                                          Span12Mux_h                0      2393               RISE  1       
I__13652/O                                          Span12Mux_h                724    3117               RISE  1       
I__13653/I                                          LocalMux                   0      3117               RISE  1       
I__13653/O                                          LocalMux                   486    3603               RISE  1       
I__13654/I                                          InMux                      0      3603               RISE  1       
I__13654/O                                          InMux                      382    3985               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_11_6/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                           Odrv12                     0      0                  RISE  1       
I__7960/O                                           Odrv12                     724    724                RISE  1       
I__7962/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                           Sp12to4                    0      1302               RISE  1       
I__7963/O                                           Sp12to4                    631    1933               RISE  1       
I__7964/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                           LocalMux                   0      2657               RISE  1       
I__7966/O                                           LocalMux                   486    3142               RISE  1       
I__7967/I                                           IoInMux                    0      3142               RISE  1       
I__7967/O                                           IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4435               RISE  282     
I__20574/I                                          gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                          gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                          GlobalMux                  0      4435               RISE  1       
I__20575/O                                          GlobalMux                  227    4662               RISE  1       
I__20640/I                                          ClkMux                     0      4662               RISE  1       
I__20640/O                                          ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_11_6/clk  LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3995


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3995

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4136/I                                       Odrv12                     0      1670               RISE  1       
I__4136/O                                       Odrv12                     724    2393               RISE  1       
I__4137/I                                       Span12Mux_h                0      2393               RISE  1       
I__4137/O                                       Span12Mux_h                724    3117               RISE  1       
I__4138/I                                       LocalMux                   0      3117               RISE  1       
I__4138/O                                       LocalMux                   486    3603               RISE  1       
I__4139/I                                       InMux                      0      3603               RISE  1       
I__4139/O                                       InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_27_0/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                      GlobalMux                           0      0                  RISE  1       
I__10148/O                                      GlobalMux                           227    227                RISE  1       
I__10271/I                                      ClkMux                              0      227                RISE  1       
I__10271/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4005


Data Path Delay                3995
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4005

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4129/I                                       Odrv4                      0      1670               RISE  1       
I__4129/O                                       Odrv4                      517    2186               RISE  1       
I__4130/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__4130/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__4131/I                                       Span4Mux_v                 0      2610               RISE  1       
I__4131/O                                       Span4Mux_v                 517    3127               RISE  1       
I__4132/I                                       LocalMux                   0      3127               RISE  1       
I__4132/O                                       LocalMux                   486    3613               RISE  1       
I__4133/I                                       InMux                      0      3613               RISE  1       
I__4133/O                                       InMux                      382    3995               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_27_5/in0  LogicCell40_SEQ_MODE_1010  0      3995               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                      GlobalMux                           0      0                  RISE  1       
I__10148/O                                      GlobalMux                           227    227                RISE  1       
I__10271/I                                      ClkMux                              0      227                RISE  1       
I__10271/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_27_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14872


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              8959
---------------------------- ------
Clock To Out Delay            14872

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                       Odrv12                     0      0                  RISE  1       
I__7960/O                                       Odrv12                     724    724                RISE  1       
I__7962/I                                       Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                       Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                       Sp12to4                    0      1302               RISE  1       
I__7963/O                                       Sp12to4                    631    1933               RISE  1       
I__7964/I                                       Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                       Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                       IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                       IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                       LocalMux                   0      2657               RISE  1       
I__7966/O                                       LocalMux                   486    3142               RISE  1       
I__7967/I                                       IoInMux                    0      3142               RISE  1       
I__7967/O                                       IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4435               RISE  282     
I__20574/I                                      gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                      gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                      GlobalMux                  0      4435               RISE  1       
I__20575/O                                      GlobalMux                  227    4662               RISE  1       
I__20674/I                                      ClkMux                     0      4662               RISE  1       
I__20674/O                                      ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_0/clk     LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_0/lcout  LogicCell40_SEQ_MODE_1010  796    5913               FALL  5       
I__13494/I                                     Odrv12                     0      5913               FALL  1       
I__13494/O                                     Odrv12                     796    6709               FALL  1       
I__13498/I                                     Span12Mux_s7_v             0      6709               FALL  1       
I__13498/O                                     Span12Mux_s7_v             465    7174               FALL  1       
I__13501/I                                     Sp12to4                    0      7174               FALL  1       
I__13501/O                                     Sp12to4                    662    7835               FALL  1       
I__13502/I                                     IoSpan4Mux                 0      7835               FALL  1       
I__13502/O                                     IoSpan4Mux                 475    8311               FALL  1       
I__13503/I                                     LocalMux                   0      8311               FALL  1       
I__13503/O                                     LocalMux                   455    8766               FALL  1       
I__13504/I                                     IoInMux                    0      8766               FALL  1       
I__13504/O                                     IoInMux                    320    9086               FALL  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      9086               FALL  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   12384              FALL  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      12384              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   14872              FALL  1       
sck                                            demo                       0      14872              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13662


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              7749
---------------------------- ------
Clock To Out Delay            13662

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                          Odrv12                     0      0                  RISE  1       
I__7960/O                                          Odrv12                     724    724                RISE  1       
I__7962/I                                          Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                          Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                          Sp12to4                    0      1302               RISE  1       
I__7963/O                                          Sp12to4                    631    1933               RISE  1       
I__7964/I                                          Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                          Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                          IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                          IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                          LocalMux                   0      2657               RISE  1       
I__7966/O                                          LocalMux                   486    3142               RISE  1       
I__7967/I                                          IoInMux                    0      3142               RISE  1       
I__7967/O                                          IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    4435               RISE  282     
I__20574/I                                         gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                         gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                         GlobalMux                  0      4435               RISE  1       
I__20575/O                                         GlobalMux                  227    4662               RISE  1       
I__20675/I                                         ClkMux                     0      4662               RISE  1       
I__20675/O                                         ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_23_6_1/clk  LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_23_6_1/lcout  LogicCell40_SEQ_MODE_1010  796    5913               FALL  1       
I__15330/I                                           Odrv12                     0      5913               FALL  1       
I__15330/O                                           Odrv12                     796    6709               FALL  1       
I__15331/I                                           Span12Mux_s5_v             0      6709               FALL  1       
I__15331/O                                           Span12Mux_s5_v             393    7101               FALL  1       
I__15332/I                                           LocalMux                   0      7101               FALL  1       
I__15332/O                                           LocalMux                   455    7556               FALL  1       
I__15333/I                                           IoInMux                    0      7556               FALL  1       
I__15333/O                                           IoInMux                    320    7877               FALL  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7877               FALL  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     3297   11174              FALL  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      11174              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2488   13662              FALL  1       
sdo                                                  demo                       0      13662              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14448


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              8535
---------------------------- ------
Clock To Out Delay            14448

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                               Odrv12                     0      0                  RISE  1       
I__7960/O                                               Odrv12                     724    724                RISE  1       
I__7962/I                                               Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                               Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                               Sp12to4                    0      1302               RISE  1       
I__7963/O                                               Sp12to4                    631    1933               RISE  1       
I__7964/I                                               Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                               Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                               IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                               IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                               LocalMux                   0      2657               RISE  1       
I__7966/O                                               LocalMux                   486    3142               RISE  1       
I__7967/I                                               IoInMux                    0      3142               RISE  1       
I__7967/O                                               IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    4435               RISE  282     
I__20574/I                                              gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                              gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                              GlobalMux                  0      4435               RISE  1       
I__20575/O                                              GlobalMux                  227    4662               RISE  1       
I__20665/I                                              ClkMux                     0      4662               RISE  1       
I__20665/O                                              ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_8_2/clk  LogicCell40_SEQ_MODE_1011  0      5117               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_8_2/lcout  LogicCell40_SEQ_MODE_1011  796    5913               FALL  1       
I__14593/I                                                Odrv4                      0      5913               FALL  1       
I__14593/O                                                Odrv4                      548    6461               FALL  1       
I__14594/I                                                Span4Mux_h                 0      6461               FALL  1       
I__14594/O                                                Span4Mux_h                 465    6926               FALL  1       
I__14595/I                                                Span4Mux_h                 0      6926               FALL  1       
I__14595/O                                                Span4Mux_h                 465    7391               FALL  1       
I__14596/I                                                Span4Mux_s3_v              0      7391               FALL  1       
I__14596/O                                                Span4Mux_s3_v              496    7887               FALL  1       
I__14597/I                                                LocalMux                   0      7887               FALL  1       
I__14597/O                                                LocalMux                   455    8342               FALL  1       
I__14598/I                                                IoInMux                    0      8342               FALL  1       
I__14598/O                                                IoInMux                    320    8662               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      8662               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   11960              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      11960              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   14448              FALL  1       
ss                                                        demo                       0      14448              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14241


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12763
---------------------------- ------
Clock To Out Delay            14241

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                          GlobalMux                           0      0                  RISE  1       
I__10148/O                                          GlobalMux                           227    227                RISE  1       
I__10202/I                                          ClkMux                              0      227                RISE  1       
I__10202/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_9_11_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_9_11_7/lcout        LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__2703/I                                                   Odrv12                     0      1478               FALL  1       
I__2703/O                                                   Odrv12                     796    2274               FALL  1       
I__2704/I                                                   Span12Mux_s8_h             0      2274               FALL  1       
I__2704/O                                                   Span12Mux_s8_h             569    2843               FALL  1       
I__2706/I                                                   Sp12to4                    0      2843               FALL  1       
I__2706/O                                                   Sp12to4                    662    3504               FALL  1       
I__2708/I                                                   Span4Mux_v                 0      3504               FALL  1       
I__2708/O                                                   Span4Mux_v                 548    4052               FALL  1       
I__2710/I                                                   LocalMux                   0      4052               FALL  1       
I__2710/O                                                   LocalMux                   455    4507               FALL  1       
I__2712/I                                                   InMux                      0      4507               FALL  1       
I__2712/O                                                   InMux                      320    4827               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_19_1/in3    LogicCell40_SEQ_MODE_0000  0      4827               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_19_1/lcout  LogicCell40_SEQ_MODE_0000  424    5251               FALL  1       
I__2551/I                                                   Odrv12                     0      5251               FALL  1       
I__2551/O                                                   Odrv12                     796    6047               FALL  1       
I__2552/I                                                   Sp12to4                    0      6047               FALL  1       
I__2552/O                                                   Sp12to4                    662    6709               FALL  1       
I__2553/I                                                   Span4Mux_s3_v              0      6709               FALL  1       
I__2553/O                                                   Span4Mux_s3_v              496    7205               FALL  1       
I__2554/I                                                   IoSpan4Mux                 0      7205               FALL  1       
I__2554/O                                                   IoSpan4Mux                 475    7680               FALL  1       
I__2555/I                                                   LocalMux                   0      7680               FALL  1       
I__2555/O                                                   LocalMux                   455    8135               FALL  1       
I__2556/I                                                   IoInMux                    0      8135               FALL  1       
I__2556/O                                                   IoInMux                    320    8456               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8456               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   11753              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      11753              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14241              FALL  1       
usb_n:out                                                   demo                       0      14241              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14406


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12928
---------------------------- ------
Clock To Out Delay            14406

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                          GlobalMux                           0      0                  RISE  1       
I__10148/O                                          GlobalMux                           227    227                RISE  1       
I__10202/I                                          ClkMux                              0      227                RISE  1       
I__10202/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_9_11_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_9_11_7/lcout      LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__2703/I                                                 Odrv12                     0      1478               FALL  1       
I__2703/O                                                 Odrv12                     796    2274               FALL  1       
I__2704/I                                                 Span12Mux_s8_h             0      2274               FALL  1       
I__2704/O                                                 Span12Mux_s8_h             569    2843               FALL  1       
I__2706/I                                                 Sp12to4                    0      2843               FALL  1       
I__2706/O                                                 Sp12to4                    662    3504               FALL  1       
I__2708/I                                                 Span4Mux_v                 0      3504               FALL  1       
I__2708/O                                                 Span4Mux_v                 548    4052               FALL  1       
I__2710/I                                                 LocalMux                   0      4052               FALL  1       
I__2710/O                                                 LocalMux                   455    4507               FALL  1       
I__2713/I                                                 InMux                      0      4507               FALL  1       
I__2713/O                                                 InMux                      320    4827               FALL  1       
I__2715/I                                                 CascadeMux                 0      4827               FALL  1       
I__2715/O                                                 CascadeMux                 0      4827               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_19_0/in2    LogicCell40_SEQ_MODE_0000  0      4827               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_19_0/lcout  LogicCell40_SEQ_MODE_0000  558    5386               RISE  1       
I__2557/I                                                 Odrv4                      0      5386               RISE  1       
I__2557/O                                                 Odrv4                      517    5902               RISE  1       
I__2558/I                                                 Span4Mux_v                 0      5902               RISE  1       
I__2558/O                                                 Span4Mux_v                 517    6419               RISE  1       
I__2559/I                                                 Span4Mux_v                 0      6419               RISE  1       
I__2559/O                                                 Span4Mux_v                 517    6936               RISE  1       
I__2560/I                                                 Span4Mux_v                 0      6936               RISE  1       
I__2560/O                                                 Span4Mux_v                 517    7453               RISE  1       
I__2561/I                                                 Span4Mux_s1_v              0      7453               RISE  1       
I__2561/O                                                 Span4Mux_s1_v              300    7753               RISE  1       
I__2562/I                                                 LocalMux                   0      7753               RISE  1       
I__2562/O                                                 LocalMux                   486    8239               RISE  1       
I__2563/I                                                 IoInMux                    0      8239               RISE  1       
I__2563/O                                                 IoInMux                    382    8621               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8621               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   11918              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      11918              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   14406              FALL  1       
usb_p:out                                                 demo                       0      14406              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference   : clk_app:R
Hold Time         : 1608


Capture Clock Path Delay       5117
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                      1608

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__13651/I                                          Odrv12                     0      1142               FALL  1       
I__13651/O                                          Odrv12                     796    1938               FALL  1       
I__13652/I                                          Span12Mux_h                0      1938               FALL  1       
I__13652/O                                          Span12Mux_h                796    2734               FALL  1       
I__13653/I                                          LocalMux                   0      2734               FALL  1       
I__13653/O                                          LocalMux                   455    3189               FALL  1       
I__13654/I                                          InMux                      0      3189               FALL  1       
I__13654/O                                          InMux                      320    3509               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_11_6/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                           Odrv12                     0      0                  RISE  1       
I__7960/O                                           Odrv12                     724    724                RISE  1       
I__7962/I                                           Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                           Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                           Sp12to4                    0      1302               RISE  1       
I__7963/O                                           Sp12to4                    631    1933               RISE  1       
I__7964/I                                           Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                           Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                           IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                           IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                           LocalMux                   0      2657               RISE  1       
I__7966/O                                           LocalMux                   486    3142               RISE  1       
I__7967/I                                           IoInMux                    0      3142               RISE  1       
I__7967/O                                           IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    4435               RISE  282     
I__20574/I                                          gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                          gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                          GlobalMux                  0      4435               RISE  1       
I__20575/O                                          GlobalMux                  227    4662               RISE  1       
I__20640/I                                          ClkMux                     0      4662               RISE  1       
I__20640/O                                          ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_21_11_6/clk  LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4136/I                                       Odrv12                     0      1142               FALL  1       
I__4136/O                                       Odrv12                     796    1938               FALL  1       
I__4137/I                                       Span12Mux_h                0      1938               FALL  1       
I__4137/O                                       Span12Mux_h                796    2734               FALL  1       
I__4138/I                                       LocalMux                   0      2734               FALL  1       
I__4138/O                                       LocalMux                   455    3189               FALL  1       
I__4139/I                                       InMux                      0      3189               FALL  1       
I__4139/O                                       InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_27_0/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                      GlobalMux                           0      0                  RISE  1       
I__10148/O                                      GlobalMux                           227    227                RISE  1       
I__10271/I                                      ClkMux                              0      227                RISE  1       
I__10271/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_11_27_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2807


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3489
---------------------------- ------
Hold Time                     -2807

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4129/I                                       Odrv4                      0      1142               FALL  1       
I__4129/O                                       Odrv4                      548    1690               FALL  1       
I__4130/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__4130/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__4131/I                                       Span4Mux_v                 0      2166               FALL  1       
I__4131/O                                       Span4Mux_v                 548    2713               FALL  1       
I__4132/I                                       LocalMux                   0      2713               FALL  1       
I__4132/O                                       LocalMux                   455    3168               FALL  1       
I__4133/I                                       InMux                      0      3168               FALL  1       
I__4133/O                                       InMux                      320    3489               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_27_5/in0  LogicCell40_SEQ_MODE_1010  0      3489               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                      GlobalMux                           0      0                  RISE  1       
I__10148/O                                      GlobalMux                           227    227                RISE  1       
I__10271/I                                      ClkMux                              0      227                RISE  1       
I__10271/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_11_27_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14243


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              8330
---------------------------- ------
Clock To Out Delay            14243

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                       Odrv12                     0      0                  RISE  1       
I__7960/O                                       Odrv12                     724    724                RISE  1       
I__7962/I                                       Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                       Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                       Sp12to4                    0      1302               RISE  1       
I__7963/O                                       Sp12to4                    631    1933               RISE  1       
I__7964/I                                       Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                       Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                       IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                       IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                       LocalMux                   0      2657               RISE  1       
I__7966/O                                       LocalMux                   486    3142               RISE  1       
I__7967/I                                       IoInMux                    0      3142               RISE  1       
I__7967/O                                       IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    4435               RISE  282     
I__20574/I                                      gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                      gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                      GlobalMux                  0      4435               RISE  1       
I__20575/O                                      GlobalMux                  227    4662               RISE  1       
I__20674/I                                      ClkMux                     0      4662               RISE  1       
I__20674/O                                      ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_0/clk     LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_21_8_0/lcout  LogicCell40_SEQ_MODE_1010  796    5913               RISE  5       
I__13494/I                                     Odrv12                     0      5913               RISE  1       
I__13494/O                                     Odrv12                     724    6636               RISE  1       
I__13498/I                                     Span12Mux_s7_v             0      6636               RISE  1       
I__13498/O                                     Span12Mux_s7_v             413    7050               RISE  1       
I__13501/I                                     Sp12to4                    0      7050               RISE  1       
I__13501/O                                     Sp12to4                    631    7680               RISE  1       
I__13502/I                                     IoSpan4Mux                 0      7680               RISE  1       
I__13502/O                                     IoSpan4Mux                 424    8104               RISE  1       
I__13503/I                                     LocalMux                   0      8104               RISE  1       
I__13503/O                                     LocalMux                   486    8590               RISE  1       
I__13504/I                                     IoInMux                    0      8590               RISE  1       
I__13504/O                                     IoInMux                    382    8972               RISE  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      8972               RISE  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   11929              RISE  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      11929              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   14243              RISE  1       
sck                                            demo                       0      14243              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13126


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              7213
---------------------------- ------
Clock To Out Delay            13126

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                          Odrv12                     0      0                  RISE  1       
I__7960/O                                          Odrv12                     724    724                RISE  1       
I__7962/I                                          Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                          Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                          Sp12to4                    0      1302               RISE  1       
I__7963/O                                          Sp12to4                    631    1933               RISE  1       
I__7964/I                                          Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                          Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                          IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                          IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                          LocalMux                   0      2657               RISE  1       
I__7966/O                                          LocalMux                   486    3142               RISE  1       
I__7967/I                                          IoInMux                    0      3142               RISE  1       
I__7967/O                                          IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    4435               RISE  282     
I__20574/I                                         gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                         gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                         GlobalMux                  0      4435               RISE  1       
I__20575/O                                         GlobalMux                  227    4662               RISE  1       
I__20675/I                                         ClkMux                     0      4662               RISE  1       
I__20675/O                                         ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_23_6_1/clk  LogicCell40_SEQ_MODE_1010  0      5117               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_23_6_1/lcout  LogicCell40_SEQ_MODE_1010  796    5913               RISE  1       
I__15330/I                                           Odrv12                     0      5913               RISE  1       
I__15330/O                                           Odrv12                     724    6636               RISE  1       
I__15331/I                                           Span12Mux_s5_v             0      6636               RISE  1       
I__15331/O                                           Span12Mux_s5_v             351    6988               RISE  1       
I__15332/I                                           LocalMux                   0      6988               RISE  1       
I__15332/O                                           LocalMux                   486    7474               RISE  1       
I__15333/I                                           IoInMux                    0      7474               RISE  1       
I__15333/O                                           IoInMux                    382    7856               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7856               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2956   10812              RISE  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      10812              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2314   13126              RISE  1       
sdo                                                  demo                       0      13126              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13922


Launch Clock Path Delay        5117
+ Clock To Q Delay              796
+ Data Path Delay              8009
---------------------------- ------
Clock To Out Delay            13922

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_15_18_0/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__7960/I                                               Odrv12                     0      0                  RISE  1       
I__7960/O                                               Odrv12                     724    724                RISE  1       
I__7962/I                                               Span12Mux_s9_h             0      724                RISE  1       
I__7962/O                                               Span12Mux_s9_h             579    1302               RISE  1       
I__7963/I                                               Sp12to4                    0      1302               RISE  1       
I__7963/O                                               Sp12to4                    631    1933               RISE  1       
I__7964/I                                               Span4Mux_s2_h              0      1933               RISE  1       
I__7964/O                                               Span4Mux_s2_h              300    2233               RISE  1       
I__7965/I                                               IoSpan4Mux                 0      2233               RISE  1       
I__7965/O                                               IoSpan4Mux                 424    2657               RISE  1       
I__7966/I                                               LocalMux                   0      2657               RISE  1       
I__7966/O                                               LocalMux                   486    3142               RISE  1       
I__7967/I                                               IoInMux                    0      3142               RISE  1       
I__7967/O                                               IoInMux                    382    3525               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      3525               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    4435               RISE  282     
I__20574/I                                              gio2CtrlBuf                0      4435               RISE  1       
I__20574/O                                              gio2CtrlBuf                0      4435               RISE  1       
I__20575/I                                              GlobalMux                  0      4435               RISE  1       
I__20575/O                                              GlobalMux                  227    4662               RISE  1       
I__20665/I                                              ClkMux                     0      4662               RISE  1       
I__20665/O                                              ClkMux                     455    5117               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_8_2/clk  LogicCell40_SEQ_MODE_1011  0      5117               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_22_8_2/lcout  LogicCell40_SEQ_MODE_1011  796    5913               RISE  1       
I__14593/I                                                Odrv4                      0      5913               RISE  1       
I__14593/O                                                Odrv4                      517    6430               RISE  1       
I__14594/I                                                Span4Mux_h                 0      6430               RISE  1       
I__14594/O                                                Span4Mux_h                 444    6874               RISE  1       
I__14595/I                                                Span4Mux_h                 0      6874               RISE  1       
I__14595/O                                                Span4Mux_h                 444    7319               RISE  1       
I__14596/I                                                Span4Mux_s3_v              0      7319               RISE  1       
I__14596/O                                                Span4Mux_s3_v              465    7784               RISE  1       
I__14597/I                                                LocalMux                   0      7784               RISE  1       
I__14597/O                                                LocalMux                   486    8270               RISE  1       
I__14598/I                                                IoInMux                    0      8270               RISE  1       
I__14598/O                                                IoInMux                    382    8652               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      8652               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   11608              RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      11608              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   13922              RISE  1       
ss                                                        demo                       0      13922              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9512


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8034
---------------------------- ------
Clock To Out Delay             9512

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                           GlobalMux                           0      0                  RISE  1       
I__10148/O                                           GlobalMux                           227    227                RISE  1       
I__10260/I                                           ClkMux                              0      227                RISE  1       
I__10260/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_19_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_19_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__2597/I                                                         LocalMux                   0      1478               FALL  1       
I__2597/O                                                         LocalMux                   455    1933               FALL  1       
I__2600/I                                                         InMux                      0      1933               FALL  1       
I__2600/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_19_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_19_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__3466/I                                                         Odrv4                      0      2677               FALL  1       
I__3466/O                                                         Odrv4                      548    3225               FALL  1       
I__3469/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3469/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3473/I                                                         Span4Mux_v                 0      3773               FALL  1       
I__3473/O                                                         Span4Mux_v                 548    4321               FALL  1       
I__3475/I                                                         LocalMux                   0      4321               FALL  1       
I__3475/O                                                         LocalMux                   455    4776               FALL  1       
I__3476/I                                                         InMux                      0      4776               FALL  1       
I__3476/O                                                         InMux                      320    5096               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_26_6/in3    LogicCell40_SEQ_MODE_0000  0      5096               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_26_6/lcout  LogicCell40_SEQ_MODE_0000  424    5520               FALL  2       
I__3457/I                                                         Odrv4                      0      5520               FALL  1       
I__3457/O                                                         Odrv4                      548    6068               FALL  1       
I__3459/I                                                         Span4Mux_s3_v              0      6068               FALL  1       
I__3459/O                                                         Span4Mux_s3_v              496    6564               FALL  1       
I__3461/I                                                         LocalMux                   0      6564               FALL  1       
I__3461/O                                                         LocalMux                   455    7019               FALL  1       
I__3463/I                                                         IoInMux                    0      7019               FALL  1       
I__3463/O                                                         IoInMux                    320    7339               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7339               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    7598               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      7598               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9512               RISE  1       
usb_n:out                                                         demo                       0      9512               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 9935


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8457
---------------------------- ------
Clock To Out Delay             9935

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10148/I                                           GlobalMux                           0      0                  RISE  1       
I__10148/O                                           GlobalMux                           227    227                RISE  1       
I__10260/I                                           ClkMux                              0      227                RISE  1       
I__10260/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_19_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_19_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__2597/I                                                         LocalMux                   0      1478               FALL  1       
I__2597/O                                                         LocalMux                   455    1933               FALL  1       
I__2600/I                                                         InMux                      0      1933               FALL  1       
I__2600/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_19_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_19_6/lcout   LogicCell40_SEQ_MODE_0000  424    2677               FALL  4       
I__3466/I                                                         Odrv4                      0      2677               FALL  1       
I__3466/O                                                         Odrv4                      548    3225               FALL  1       
I__3469/I                                                         Span4Mux_v                 0      3225               FALL  1       
I__3469/O                                                         Span4Mux_v                 548    3773               FALL  1       
I__3473/I                                                         Span4Mux_v                 0      3773               FALL  1       
I__3473/O                                                         Span4Mux_v                 548    4321               FALL  1       
I__3475/I                                                         LocalMux                   0      4321               FALL  1       
I__3475/O                                                         LocalMux                   455    4776               FALL  1       
I__3476/I                                                         InMux                      0      4776               FALL  1       
I__3476/O                                                         InMux                      320    5096               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_26_6/in3    LogicCell40_SEQ_MODE_0000  0      5096               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_26_6/lcout  LogicCell40_SEQ_MODE_0000  424    5520               FALL  2       
I__3458/I                                                         Odrv4                      0      5520               FALL  1       
I__3458/O                                                         Odrv4                      548    6068               FALL  1       
I__3460/I                                                         Span4Mux_v                 0      6068               FALL  1       
I__3460/O                                                         Span4Mux_v                 548    6616               FALL  1       
I__3462/I                                                         Span4Mux_s2_v              0      6616               FALL  1       
I__3462/O                                                         Span4Mux_s2_v              372    6988               FALL  1       
I__3464/I                                                         LocalMux                   0      6988               FALL  1       
I__3464/O                                                         LocalMux                   455    7443               FALL  1       
I__3465/I                                                         IoInMux                    0      7443               FALL  1       
I__3465/O                                                         IoInMux                    320    7763               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      7763               FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8021               RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      8021               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   9935               RISE  1       
usb_p:out                                                         demo                       0      9935               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

