INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Javier/Documents/maestro_amba/maestro_amba.sim/sim_1/synth/timing/xsim/ahbarbiter_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ahbarbiter
INFO: [VRFC 10-311] analyzing module glbl
