module Top(
    input wire clk,
    input wire reset,
    input wire [3:0] a,
    input wire [3:0] b,
    input wire [1:0] operation,
    input wire [3:0] mem_address,
    input wire write_enable,
    output wire [3:0] result,
    output wire [3:0] mem_data_out
);
    // Instantiate RNS Core [cite: 505]
    RNS_Core rns_core (
        .a(a), .b(b), .operation(operation), .result(result)
    );

    // Instantiate Shared Memory [cite: 512]
    SharedMemory shared_memory (
        .clk(clk), .address(mem_address), .data_in(result), 
        .data_out(mem_data_out), .write_enable(write_enable)
    );
endmodule