ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix2_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_radix2_butterfly_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_radix2_butterfly_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_radix2_butterfly_q15:
  27              	.LVL0:
  28              	.LFB146:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c"
   1:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Title:        arm_cfft_radix2_q15.c
   4:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  29:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  31:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  32:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  33:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  34:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  35:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  36:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  37:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
  38:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  39:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  40:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  41:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  42:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  43:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_bitreversal_q15(
  44:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  45:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  46:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t bitRevFactor,
  47:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const uint16_t * pBitRevTab);
  48:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  49:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  50:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @ingroup groupTransforms
  51:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  52:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  53:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  54:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @addtogroup ComplexFFT
  55:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @{
  56:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  57:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  58:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  59:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @brief         Processing function for the fixed-point CFFT/CIFFT.
  60:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be 
  61:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
  62:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  63:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @return        none
  64:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  65:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  66:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_cfft_radix2_q15(
  67:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const arm_cfft_radix2_instance_q15 * S,
  68:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc)
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  70:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   if (S->ifftFlag == 1U)
  72:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_inverse_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  74:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  75:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   else
  76:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  77:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  78:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  79:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
  82:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  83:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  84:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @} end of ComplexFFT group
  85:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  86:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 3


  87:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  88:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  89:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  90:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  91:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  30              		.loc 1 92 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 92 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  93:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  94:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
  96:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
  99:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 100:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 101:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 102:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 103:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 105:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 106:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 107:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 108:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
  47              		.loc 1 109 3 view .LVU2
  48 0004 4C08     		lsrs	r4, r1, #1
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  49              		.loc 1 92 1 view .LVU3
  50 0006 89B0     		sub	sp, sp, #36
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 72
  92:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  53              		.loc 1 92 1 view .LVU4
  54 0008 8A46     		mov	r10, r1
  55 000a 0590     		str	r0, [sp, #20]
  56 000c 0792     		str	r2, [sp, #28]
  95:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
  57              		.loc 1 95 3 is_stmt 1 view .LVU5
  96:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
  58              		.loc 1 96 3 view .LVU6
  97:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 4


  59              		.loc 1 97 3 view .LVU7
  98:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
  60              		.loc 1 98 3 view .LVU8
  99:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  61              		.loc 1 99 3 view .LVU9
 102:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  62              		.loc 1 102 3 view .LVU10
  63              	.LVL1:
 104:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
  64              		.loc 1 104 3 view .LVU11
 105:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
  65              		.loc 1 105 3 view .LVU12
 106:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  66              		.loc 1 106 3 view .LVU13
  67              		.loc 1 109 3 view .LVU14
  68              		.loc 1 109 15 view .LVU15
  69              		.loc 1 109 3 is_stmt 0 view .LVU16
  70 000e 0294     		str	r4, [sp, #8]
  71 0010 00F0DC80 		beq	.L2
  72 0014 611E     		subs	r1, r4, #1
  73              	.LVL2:
  74              		.loc 1 109 3 view .LVU17
  75 0016 9B46     		mov	fp, r3
  76 0018 4FEA8409 		lsl	r9, r4, #2
  77 001c 00F10808 		add	r8, r0, #8
  78 0020 4908     		lsrs	r1, r1, #1
  79 0022 0346     		mov	r3, r0
  80              	.LVL3:
  81              		.loc 1 109 3 view .LVU18
  82 0024 09F1040C 		add	ip, r9, #4
  83 0028 4FEA8B07 		lsl	r7, fp, #2
  84 002c 08EBC108 		add	r8, r8, r1, lsl #3
 110:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 112:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 114:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 115:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 116:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 118:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
  85              		.loc 1 119 19 view .LVU19
  86 0030 6B4C     		ldr	r4, .L29
  87              	.LVL4:
  88              	.L3:
 111:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  89              		.loc 1 111 5 is_stmt 1 discriminator 3 view .LVU20
  90              		.file 2 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
   1:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 5


   9:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 6


  66:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 7


 123:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 8


 180:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 9


 237:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 10


 294:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:.//Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 11


 351:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 12


 408:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
  91              		.loc 2 457 3 discriminator 3 view .LVU21
 458:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
  92              		.loc 2 459 3 discriminator 3 view .LVU22
  93 0032 1968     		ldr	r1, [r3]	@ unaligned
  94 0034 59F80300 		ldr	r0, [r9, r3]	@ unaligned
  95              		.loc 1 119 39 is_stmt 0 discriminator 3 view .LVU23
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 13


  96 0038 41F34E0E 		sbfx	lr, r1, #1, #15
  97              		.loc 1 119 19 discriminator 3 view .LVU24
  98 003c 04EA6101 		and	r1, r4, r1, asr #1
 120:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 121:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 123:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
  99              		.loc 1 123 39 discriminator 3 view .LVU25
 100 0040 40F34E06 		sbfx	r6, r0, #1, #15
 101              		.loc 1 123 19 discriminator 3 view .LVU26
 102 0044 04EA6000 		and	r0, r4, r0, asr #1
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 103              		.loc 1 119 39 discriminator 3 view .LVU27
 104 0048 1FFA8EFE 		uxth	lr, lr
 105 004c 1568     		ldr	r5, [r2]	@ unaligned
 106              	.LVL5:
 460:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 107              		.loc 2 461 3 is_stmt 1 discriminator 3 view .LVU28
 113:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 108              		.loc 1 113 5 discriminator 3 view .LVU29
 115:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 109              		.loc 1 115 5 discriminator 3 view .LVU30
 117:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 110              		.loc 1 117 5 discriminator 3 view .LVU31
 111              	.LBB182:
 112              	.LBI182:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 113              		.loc 2 454 28 discriminator 3 view .LVU32
 114              	.LBB183:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 115              		.loc 2 457 3 discriminator 3 view .LVU33
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 116              		.loc 2 459 3 discriminator 3 view .LVU34
 117              		.loc 2 461 3 discriminator 3 view .LVU35
 118              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU36
 119              	.LBE183:
 120              	.LBE182:
 118:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 121              		.loc 1 118 5 is_stmt 1 discriminator 3 view .LVU37
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 122              		.loc 1 119 5 discriminator 3 view .LVU38
 123              		.loc 1 123 39 is_stmt 0 discriminator 3 view .LVU39
 124 004e B6B2     		uxth	r6, r6
 119:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 125              		.loc 1 119 33 discriminator 3 view .LVU40
 126 0050 41EA0E01 		orr	r1, r1, lr
 127              	.LVL6:
 121:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 128              		.loc 1 121 5 is_stmt 1 discriminator 3 view .LVU41
 129              	.LBB184:
 130              	.LBI184:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 131              		.loc 2 454 28 discriminator 3 view .LVU42
 132              	.LBB185:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 133              		.loc 2 457 3 discriminator 3 view .LVU43
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 14


 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 134              		.loc 2 459 3 discriminator 3 view .LVU44
 135              		.loc 2 461 3 discriminator 3 view .LVU45
 136              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU46
 137              	.LBE185:
 138              	.LBE184:
 122:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 139              		.loc 1 122 5 is_stmt 1 discriminator 3 view .LVU47
 140              		.loc 1 123 5 discriminator 3 view .LVU48
 141              		.loc 1 123 33 is_stmt 0 discriminator 3 view .LVU49
 142 0054 3043     		orrs	r0, r0, r6
 143              	.LVL7:
 124:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 125:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 144              		.loc 1 125 5 is_stmt 1 discriminator 3 view .LVU50
 145              	.LBB186:
 146              	.LBI186:
 147              		.file 3 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 15


  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 16


  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 17


 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 18


 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 19


 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 20


 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 21


 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 22


 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 23


 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 24


 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 25


 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 26


 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 27


 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 28


 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 29


 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 30


 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 31


 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 32


1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 33


1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 34


1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 35


1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 36


1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 37


1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 38


1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 39


1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 40


1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 41


1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 42


1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 43


1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 44


1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 45


1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
 148              		.loc 3 1775 31 discriminator 3 view .LVU51
 149              	.LBB187:
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 150              		.loc 3 1777 3 discriminator 3 view .LVU52
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 151              		.loc 3 1779 3 discriminator 3 view .LVU53
 152              		.syntax unified
 153              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 154 0056 D1FA10F6 		qsub16 r6, r1, r0
 155              	@ 0 "" 2
 156              	.LVL8:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157              		.loc 3 1780 3 discriminator 3 view .LVU54
 158              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU55
 159              		.thumb
 160              		.syntax unified
 161              	.LBE187:
 162              	.LBE186:
 126:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 127:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 163              		.loc 1 127 5 is_stmt 1 discriminator 3 view .LVU56
 164              	.LBB188:
 165              	.LBI188:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 166              		.loc 3 1735 31 discriminator 3 view .LVU57
 167              	.LBB189:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 168              		.loc 3 1737 3 discriminator 3 view .LVU58
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 46


 169              		.loc 3 1739 3 discriminator 3 view .LVU59
 170              		.syntax unified
 171              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 172 005a 91FA20F0 		shadd16 r0, r1, r0
 173              	@ 0 "" 2
 174              	.LVL9:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 175              		.loc 3 1740 3 discriminator 3 view .LVU60
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 176              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU61
 177              		.thumb
 178              		.syntax unified
 179              	.LBE189:
 180              	.LBE188:
 181              	.LBB190:
 182              	.LBI190:
 462:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 476:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 478:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 47


 503:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 507:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 510:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 511:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 183              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU62
 184              	.LBB191:
 519:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 520:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 185              		.loc 2 522 3 discriminator 3 view .LVU63
 523:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 186              		.loc 2 524 3 discriminator 3 view .LVU64
 187 005e 1860     		str	r0, [r3]	@ unaligned
 188              	.LVL10:
 189              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU65
 190              	.LBE191:
 191              	.LBE190:
 128:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 129:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 130:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 192              		.loc 1 130 5 is_stmt 1 discriminator 3 view .LVU66
 193              	.LBB192:
 194              	.LBI192:
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 48


1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 49


1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 50


1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 51


1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
 195              		.loc 3 1973 31 discriminator 3 view .LVU67
 196              	.LBB193:
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 197              		.loc 3 1975 3 discriminator 3 view .LVU68
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 198              		.loc 3 1977 3 discriminator 3 view .LVU69
 199              		.syntax unified
 200              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 201 0060 25FB06F0 		smuad r0, r5, r6
 202              	@ 0 "" 2
 203              	.LVL11:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 204              		.loc 3 1978 3 discriminator 3 view .LVU70
 205              		.loc 3 1978 3 is_stmt 0 discriminator 3 view .LVU71
 206              		.thumb
 207              		.syntax unified
 208              	.LBE193:
 209              	.LBE192:
 131:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 210              		.loc 1 131 5 is_stmt 1 discriminator 3 view .LVU72
 211              	.LBB194:
 212              	.LBI194:
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 52


2010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
 213              		.loc 3 2047 31 discriminator 3 view .LVU73
 214              	.LBB195:
2048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 215              		.loc 3 2049 3 discriminator 3 view .LVU74
2050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 216              		.loc 3 2051 3 discriminator 3 view .LVU75
 217              		.syntax unified
 218              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 219 0064 45FB16F1 		smusdx r1, r5, r6
 220              	@ 0 "" 2
 221              	.LVL12:
2052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 222              		.loc 3 2052 3 discriminator 3 view .LVU76
 223              		.loc 3 2052 3 is_stmt 0 discriminator 3 view .LVU77
 224              		.thumb
 225              		.syntax unified
 226              	.LBE195:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 53


 227              	.LBE194:
 132:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 133:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 134:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 135:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 136:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 137:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 228              		.loc 1 137 5 is_stmt 1 discriminator 3 view .LVU78
 229              	.LBB196:
 230              	.LBI196:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 231              		.loc 2 518 27 discriminator 3 view .LVU79
 232              	.LBB197:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 233              		.loc 2 522 3 discriminator 3 view .LVU80
 234              		.loc 2 524 3 discriminator 3 view .LVU81
 235              	.LBE197:
 236              	.LBE196:
 237              		.loc 1 137 35 is_stmt 0 discriminator 3 view .LVU82
 238 0068 2140     		ands	r1, r1, r4
 239              	.LVL13:
 240              		.loc 1 137 35 discriminator 3 view .LVU83
 241 006a 07EB020E 		add	lr, r7, r2
 242              		.loc 1 137 5 discriminator 3 view .LVU84
 243 006e 41EA1041 		orr	r1, r1, r0, lsr #16
 244              	.LBB199:
 245              	.LBB198:
 246              		.loc 2 524 3 discriminator 3 view .LVU85
 247 0072 49F80310 		str	r1, [r9, r3]	@ unaligned
 248              	.LVL14:
 249              		.loc 2 524 3 discriminator 3 view .LVU86
 250              	.LBE198:
 251              	.LBE199:
 138:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 139:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 252              		.loc 1 139 5 is_stmt 1 discriminator 3 view .LVU87
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 253              		.loc 2 457 3 discriminator 3 view .LVU88
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 254              		.loc 2 459 3 discriminator 3 view .LVU89
 255 0076 5D68     		ldr	r5, [r3, #4]	@ unaligned
 256              	.LVL15:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 257              		.loc 2 459 3 is_stmt 0 discriminator 3 view .LVU90
 258 0078 5CF80300 		ldr	r0, [ip, r3]	@ unaligned
 259              	.LVL16:
 140:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 142:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 143:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 144:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 145:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 146:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 147:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 148:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 260              		.loc 1 149 39 discriminator 3 view .LVU91
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 54


 261 007c 45F34E01 		sbfx	r1, r5, #1, #15
 262              		.loc 1 149 19 discriminator 3 view .LVU92
 263 0080 04EA6505 		and	r5, r4, r5, asr #1
 150:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 153:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 264              		.loc 1 153 39 discriminator 3 view .LVU93
 265 0084 40F34E06 		sbfx	r6, r0, #1, #15
 266              	.LVL17:
 267              		.loc 1 153 19 discriminator 3 view .LVU94
 268 0088 04EA6000 		and	r0, r4, r0, asr #1
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 269              		.loc 1 149 39 discriminator 3 view .LVU95
 270 008c 89B2     		uxth	r1, r1
 271 008e BA58     		ldr	r2, [r7, r2]	@ unaligned
 272              	.LVL18:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 273              		.loc 2 461 3 is_stmt 1 discriminator 3 view .LVU96
 141:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 274              		.loc 1 141 5 discriminator 3 view .LVU97
 144:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 275              		.loc 1 144 5 discriminator 3 view .LVU98
 145:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 276              		.loc 1 145 5 discriminator 3 view .LVU99
 147:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 277              		.loc 1 147 5 discriminator 3 view .LVU100
 278              	.LBB200:
 279              	.LBI200:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 280              		.loc 2 454 28 discriminator 3 view .LVU101
 281              	.LBB201:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282              		.loc 2 457 3 discriminator 3 view .LVU102
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 283              		.loc 2 459 3 discriminator 3 view .LVU103
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 284              		.loc 2 461 3 discriminator 3 view .LVU104
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 285              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU105
 286              	.LBE201:
 287              	.LBE200:
 148:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 288              		.loc 1 148 5 is_stmt 1 discriminator 3 view .LVU106
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 289              		.loc 1 149 5 discriminator 3 view .LVU107
 290              		.loc 1 153 39 is_stmt 0 discriminator 3 view .LVU108
 291 0090 B6B2     		uxth	r6, r6
 149:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 292              		.loc 1 149 33 discriminator 3 view .LVU109
 293 0092 2943     		orrs	r1, r1, r5
 294              	.LVL19:
 151:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 295              		.loc 1 151 5 is_stmt 1 discriminator 3 view .LVU110
 296              	.LBB202:
 297              	.LBI202:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 55


 298              		.loc 2 454 28 discriminator 3 view .LVU111
 299              	.LBB203:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 300              		.loc 2 457 3 discriminator 3 view .LVU112
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301              		.loc 2 459 3 discriminator 3 view .LVU113
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 302              		.loc 2 461 3 discriminator 3 view .LVU114
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 303              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU115
 304              	.LBE203:
 305              	.LBE202:
 152:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 306              		.loc 1 152 5 is_stmt 1 discriminator 3 view .LVU116
 307              		.loc 1 153 5 discriminator 3 view .LVU117
 308              		.loc 1 153 33 is_stmt 0 discriminator 3 view .LVU118
 309 0094 0643     		orrs	r6, r6, r0
 310              	.LVL20:
 154:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 155:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 311              		.loc 1 155 5 is_stmt 1 discriminator 3 view .LVU119
 312              	.LBB204:
 313              	.LBI204:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 314              		.loc 3 1775 31 discriminator 3 view .LVU120
 315              	.LBB205:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 316              		.loc 3 1777 3 discriminator 3 view .LVU121
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 317              		.loc 3 1779 3 discriminator 3 view .LVU122
 318              		.syntax unified
 319              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 320 0096 D1FA16F5 		qsub16 r5, r1, r6
 321              	@ 0 "" 2
 322              	.LVL21:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 323              		.loc 3 1780 3 discriminator 3 view .LVU123
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 324              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU124
 325              		.thumb
 326              		.syntax unified
 327              	.LBE205:
 328              	.LBE204:
 156:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 157:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 329              		.loc 1 157 5 is_stmt 1 discriminator 3 view .LVU125
 330              	.LBB206:
 331              	.LBI206:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 332              		.loc 3 1735 31 discriminator 3 view .LVU126
 333              	.LBB207:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 334              		.loc 3 1737 3 discriminator 3 view .LVU127
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335              		.loc 3 1739 3 discriminator 3 view .LVU128
 336              		.syntax unified
 337              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 56


 338 009a 91FA26F1 		shadd16 r1, r1, r6
 339              	@ 0 "" 2
 340              	.LVL22:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 341              		.loc 3 1740 3 discriminator 3 view .LVU129
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 342              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU130
 343              		.thumb
 344              		.syntax unified
 345              	.LBE207:
 346              	.LBE206:
 347              	.LBB208:
 348              	.LBI208:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 349              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU131
 350              	.LBB209:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 351              		.loc 2 522 3 discriminator 3 view .LVU132
 352              		.loc 2 524 3 discriminator 3 view .LVU133
 353 009e 5960     		str	r1, [r3, #4]	@ unaligned
 354              	.LVL23:
 355              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU134
 356              	.LBE209:
 357              	.LBE208:
 158:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 159:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 160:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 358              		.loc 1 160 5 is_stmt 1 discriminator 3 view .LVU135
 359              	.LBB210:
 360              	.LBI210:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 361              		.loc 3 1973 31 discriminator 3 view .LVU136
 362              	.LBB211:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363              		.loc 3 1975 3 discriminator 3 view .LVU137
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 364              		.loc 3 1977 3 discriminator 3 view .LVU138
 365              		.syntax unified
 366              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 367 00a0 22FB05F0 		smuad r0, r2, r5
 368              	@ 0 "" 2
 369              	.LVL24:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 370              		.loc 3 1978 3 discriminator 3 view .LVU139
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 371              		.loc 3 1978 3 is_stmt 0 discriminator 3 view .LVU140
 372              		.thumb
 373              		.syntax unified
 374              	.LBE211:
 375              	.LBE210:
 161:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 376              		.loc 1 161 5 is_stmt 1 discriminator 3 view .LVU141
 377              	.LBB212:
 378              	.LBI212:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 379              		.loc 3 2047 31 discriminator 3 view .LVU142
 380              	.LBB213:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 57


2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 381              		.loc 3 2049 3 discriminator 3 view .LVU143
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 382              		.loc 3 2051 3 discriminator 3 view .LVU144
 383              		.syntax unified
 384              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 385 00a4 42FB15F1 		smusdx r1, r2, r5
 386              	@ 0 "" 2
 387              	.LVL25:
 388              		.loc 3 2052 3 discriminator 3 view .LVU145
 389              		.loc 3 2052 3 is_stmt 0 discriminator 3 view .LVU146
 390              		.thumb
 391              		.syntax unified
 392              	.LBE213:
 393              	.LBE212:
 162:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 163:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 164:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 165:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 166:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 167:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 168:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 394              		.loc 1 168 5 is_stmt 1 discriminator 3 view .LVU147
 395              	.LBB214:
 396              	.LBI214:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 397              		.loc 2 518 27 discriminator 3 view .LVU148
 398              	.LBB215:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 399              		.loc 2 522 3 discriminator 3 view .LVU149
 400              		.loc 2 524 3 discriminator 3 view .LVU150
 401              	.LBE215:
 402              	.LBE214:
 403              		.loc 1 168 35 is_stmt 0 discriminator 3 view .LVU151
 404 00a8 2140     		ands	r1, r1, r4
 405              	.LVL26:
 406              		.loc 1 168 35 discriminator 3 view .LVU152
 407 00aa 0EEB0702 		add	r2, lr, r7
 408              	.LVL27:
 409              		.loc 1 168 5 discriminator 3 view .LVU153
 410 00ae 41EA1041 		orr	r1, r1, r0, lsr #16
 411              	.LBB217:
 412              	.LBB216:
 413              		.loc 2 524 3 discriminator 3 view .LVU154
 414 00b2 4CF80310 		str	r1, [ip, r3]	@ unaligned
 415              	.LVL28:
 416              		.loc 2 524 3 discriminator 3 view .LVU155
 417              	.LBE216:
 418              	.LBE217:
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 419              		.loc 1 109 23 is_stmt 1 discriminator 3 view .LVU156
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 420              		.loc 1 109 15 discriminator 3 view .LVU157
 421 00b6 0833     		adds	r3, r3, #8
 109:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 422              		.loc 1 109 3 is_stmt 0 discriminator 3 view .LVU158
 423 00b8 9845     		cmp	r8, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 58


 424 00ba BAD1     		bne	.L3
 169:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 170:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 171:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 172:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 425              		.loc 1 172 3 is_stmt 1 view .LVU159
 426              		.loc 1 172 20 is_stmt 0 view .LVU160
 427 00bc 4FEA4B03 		lsl	r3, fp, #1
 428 00c0 9BB2     		uxth	r3, r3
 429 00c2 0493     		str	r3, [sp, #16]
 430              	.LVL29:
 173:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 174:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 431              		.loc 1 175 3 is_stmt 1 view .LVU161
 432              		.loc 1 175 24 view .LVU162
 433              		.loc 1 175 3 is_stmt 0 view .LVU163
 434 00c4 029B     		ldr	r3, [sp, #8]
 435              	.LVL30:
 436              		.loc 1 175 3 view .LVU164
 437 00c6 022B     		cmp	r3, #2
 438 00c8 40F28680 		bls	.L26
 176:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 179:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 180:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 181:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 183:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 184:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 185:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 187:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 188:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 190:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 192:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 193:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 194:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 195:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 196:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 197:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 198:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 199:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 200:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 201:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 202:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 203:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 204:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 205:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 206:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 207:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 208:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 209:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 439              		.loc 1 209 39 view .LVU165
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 59


 440 00cc DFF810B1 		ldr	fp, .L29
 441              	.LVL31:
 442              	.L9:
 177:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 443              		.loc 1 177 5 is_stmt 1 view .LVU166
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 444              		.loc 1 178 5 view .LVU167
 445 00d0 029A     		ldr	r2, [sp, #8]
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 446              		.loc 1 182 12 is_stmt 0 view .LVU168
 447 00d2 4FF00008 		mov	r8, #0
 448 00d6 0499     		ldr	r1, [sp, #16]
 449 00d8 1346     		mov	r3, r2
 450 00da 0692     		str	r2, [sp, #24]
 451              	.LVL32:
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 452              		.loc 1 178 8 view .LVU169
 453 00dc 5208     		lsrs	r2, r2, #1
 454              	.LVL33:
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 455              		.loc 1 178 8 view .LVU170
 456 00de 8900     		lsls	r1, r1, #2
 457 00e0 D718     		adds	r7, r2, r3
 458 00e2 4FEA8209 		lsl	r9, r2, #2
 459 00e6 0292     		str	r2, [sp, #8]
 179:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 460              		.loc 1 179 5 is_stmt 1 view .LVU171
 461              	.LVL34:
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 462              		.loc 1 182 5 view .LVU172
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 463              		.loc 1 182 17 view .LVU173
 464 00e8 9C00     		lsls	r4, r3, #2
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 465              		.loc 1 178 8 is_stmt 0 view .LVU174
 466 00ea 079A     		ldr	r2, [sp, #28]
 467              	.LVL35:
 178:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 468              		.loc 1 178 8 view .LVU175
 469 00ec BF00     		lsls	r7, r7, #2
 470 00ee 0391     		str	r1, [sp, #12]
 471 00f0 4FEA430E 		lsl	lr, r3, #1
 472 00f4 0599     		ldr	r1, [sp, #20]
 473 00f6 0092     		str	r2, [sp]
 474 00f8 0191     		str	r1, [sp, #4]
 475              	.LVL36:
 476              	.L6:
 184:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477              		.loc 1 184 7 is_stmt 1 view .LVU176
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 478              		.loc 2 457 3 view .LVU177
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 479              		.loc 2 459 3 view .LVU178
 480 00fa 009B     		ldr	r3, [sp]
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 481              		.loc 1 189 7 is_stmt 0 view .LVU179
 482 00fc C245     		cmp	r10, r8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 60


 483 00fe 1868     		ldr	r0, [r3]	@ unaligned
 484              	.LVL37:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 485              		.loc 2 461 3 is_stmt 1 view .LVU180
 186:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 486              		.loc 1 186 7 view .LVU181
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 487              		.loc 1 189 7 view .LVU182
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 488              		.loc 1 189 19 view .LVU183
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 489              		.loc 1 189 7 is_stmt 0 view .LVU184
 490 0100 2AD9     		bls	.L8
 491 0102 019B     		ldr	r3, [sp, #4]
 492 0104 4546     		mov	r5, r8
 493              	.LVL38:
 494              	.L5:
 191:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495              		.loc 1 191 9 is_stmt 1 discriminator 3 view .LVU185
 193:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 496              		.loc 1 193 9 discriminator 3 view .LVU186
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 497              		.loc 2 457 3 discriminator 3 view .LVU187
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 498              		.loc 2 459 3 discriminator 3 view .LVU188
 499 0106 1968     		ldr	r1, [r3]	@ unaligned
 500              	.LVL39:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 501              		.loc 2 461 3 discriminator 3 view .LVU189
 195:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 502              		.loc 1 195 9 discriminator 3 view .LVU190
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 503              		.loc 2 457 3 discriminator 3 view .LVU191
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 504              		.loc 2 459 3 discriminator 3 view .LVU192
 505 0108 59F80360 		ldr	r6, [r9, r3]	@ unaligned
 506              	.LVL40:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 507              		.loc 2 461 3 discriminator 3 view .LVU193
 197:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 508              		.loc 1 197 9 discriminator 3 view .LVU194
 509              	.LBB218:
 510              	.LBI218:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 511              		.loc 3 1775 31 discriminator 3 view .LVU195
 512              	.LBB219:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 513              		.loc 3 1777 3 discriminator 3 view .LVU196
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 514              		.loc 3 1779 3 discriminator 3 view .LVU197
 515              		.syntax unified
 516              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 517 010c D1FA16F2 		qsub16 r2, r1, r6
 518              	@ 0 "" 2
 519              	.LVL41:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 520              		.loc 3 1780 3 discriminator 3 view .LVU198
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 61


1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU199
 522              		.thumb
 523              		.syntax unified
 524              	.LBE219:
 525              	.LBE218:
 199:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 526              		.loc 1 199 9 is_stmt 1 discriminator 3 view .LVU200
 527              	.LBB220:
 528              	.LBI220:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 529              		.loc 3 1735 31 discriminator 3 view .LVU201
 530              	.LBB221:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 531              		.loc 3 1737 3 discriminator 3 view .LVU202
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 532              		.loc 3 1739 3 discriminator 3 view .LVU203
 533              		.syntax unified
 534              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 535 0110 91FA26F1 		shadd16 r1, r1, r6
 536              	@ 0 "" 2
 537              	.LVL42:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 538              		.loc 3 1740 3 discriminator 3 view .LVU204
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 539              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU205
 540              		.thumb
 541              		.syntax unified
 542              	.LBE221:
 543              	.LBE220:
 544              	.LBB222:
 545              	.LBI222:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 546              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU206
 547              	.LBB223:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 548              		.loc 2 522 3 discriminator 3 view .LVU207
 549              		.loc 2 524 3 discriminator 3 view .LVU208
 550 0114 1960     		str	r1, [r3]	@ unaligned
 551              	.LVL43:
 552              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU209
 553              	.LBE223:
 554              	.LBE222:
 202:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 555              		.loc 1 202 9 is_stmt 1 discriminator 3 view .LVU210
 556              	.LBB224:
 557              	.LBI224:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 558              		.loc 3 1973 31 discriminator 3 view .LVU211
 559              	.LBB225:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 560              		.loc 3 1975 3 discriminator 3 view .LVU212
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 561              		.loc 3 1977 3 discriminator 3 view .LVU213
 562              		.syntax unified
 563              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 564 0116 20FB02F6 		smuad r6, r0, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 62


 565              	@ 0 "" 2
 566              	.LVL44:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 567              		.loc 3 1978 3 discriminator 3 view .LVU214
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 568              		.loc 3 1978 3 is_stmt 0 discriminator 3 view .LVU215
 569              		.thumb
 570              		.syntax unified
 571              	.LBE225:
 572              	.LBE224:
 203:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 573              		.loc 1 203 9 is_stmt 1 discriminator 3 view .LVU216
 574              	.LBB226:
 575              	.LBI226:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 576              		.loc 3 2047 31 discriminator 3 view .LVU217
 577              	.LBB227:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 578              		.loc 3 2049 3 discriminator 3 view .LVU218
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 579              		.loc 3 2051 3 discriminator 3 view .LVU219
 580              		.syntax unified
 581              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 582 011a 40FB12F2 		smusdx r2, r0, r2
 583              	@ 0 "" 2
 584              	.LVL45:
 585              		.loc 3 2052 3 discriminator 3 view .LVU220
 586              		.loc 3 2052 3 is_stmt 0 discriminator 3 view .LVU221
 587              		.thumb
 588              		.syntax unified
 589              	.LBE227:
 590              	.LBE226:
 591              		.loc 1 209 9 is_stmt 1 discriminator 3 view .LVU222
 592              	.LBB228:
 593              	.LBI228:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 594              		.loc 2 518 27 discriminator 3 view .LVU223
 595              	.LBB229:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 596              		.loc 2 522 3 discriminator 3 view .LVU224
 597              		.loc 2 524 3 discriminator 3 view .LVU225
 598              	.LBE229:
 599              	.LBE228:
 600              		.loc 1 209 39 is_stmt 0 discriminator 3 view .LVU226
 601 011e 02EA0B02 		and	r2, r2, fp
 602              	.LVL46:
 603              		.loc 1 209 39 discriminator 3 view .LVU227
 604 0122 E118     		adds	r1, r4, r3
 605              		.loc 1 209 9 discriminator 3 view .LVU228
 606 0124 42EA1642 		orr	r2, r2, r6, lsr #16
 607              	.LBB231:
 608              	.LBB230:
 609              		.loc 2 524 3 discriminator 3 view .LVU229
 610 0128 49F80320 		str	r2, [r9, r3]	@ unaligned
 611              	.LVL47:
 612              		.loc 2 524 3 discriminator 3 view .LVU230
 613              	.LBE230:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 63


 614              	.LBE231:
 210:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 211:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 615              		.loc 1 211 9 is_stmt 1 discriminator 3 view .LVU231
 212:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 213:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 616              		.loc 1 213 9 discriminator 3 view .LVU232
 214:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 215:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 617              		.loc 1 215 9 discriminator 3 view .LVU233
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 618              		.loc 2 457 3 discriminator 3 view .LVU234
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 619              		.loc 2 459 3 discriminator 3 view .LVU235
 620 012c E658     		ldr	r6, [r4, r3]	@ unaligned
 621              	.LVL48:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 622              		.loc 2 461 3 discriminator 3 view .LVU236
 216:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 217:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 623              		.loc 1 217 9 discriminator 3 view .LVU237
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 624              		.loc 2 457 3 discriminator 3 view .LVU238
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 625              		.loc 2 459 3 discriminator 3 view .LVU239
 626 012e 57F803C0 		ldr	ip, [r7, r3]	@ unaligned
 627              	.LVL49:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 628              		.loc 2 461 3 discriminator 3 view .LVU240
 218:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 219:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 629              		.loc 1 219 9 discriminator 3 view .LVU241
 630              	.LBB232:
 631              	.LBI232:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 632              		.loc 3 1775 31 discriminator 3 view .LVU242
 633              	.LBB233:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 634              		.loc 3 1777 3 discriminator 3 view .LVU243
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 635              		.loc 3 1779 3 discriminator 3 view .LVU244
 636              		.syntax unified
 637              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 638 0132 D6FA1CF2 		qsub16 r2, r6, ip
 639              	@ 0 "" 2
 640              	.LVL50:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 641              		.loc 3 1780 3 discriminator 3 view .LVU245
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 642              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU246
 643              		.thumb
 644              		.syntax unified
 645              	.LBE233:
 646              	.LBE232:
 220:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 221:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 647              		.loc 1 221 9 is_stmt 1 discriminator 3 view .LVU247
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 64


 648              	.LBB234:
 649              	.LBI234:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 650              		.loc 3 1735 31 discriminator 3 view .LVU248
 651              	.LBB235:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 652              		.loc 3 1737 3 discriminator 3 view .LVU249
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 653              		.loc 3 1739 3 discriminator 3 view .LVU250
 654              		.syntax unified
 655              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 656 0136 96FA2CF6 		shadd16 r6, r6, ip
 657              	@ 0 "" 2
 658              	.LVL51:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 659              		.loc 3 1740 3 discriminator 3 view .LVU251
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 660              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU252
 661              		.thumb
 662              		.syntax unified
 663              	.LBE235:
 664              	.LBE234:
 665              	.LBB236:
 666              	.LBI236:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 667              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU253
 668              	.LBB237:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 669              		.loc 2 522 3 discriminator 3 view .LVU254
 670              		.loc 2 524 3 discriminator 3 view .LVU255
 671 013a E650     		str	r6, [r4, r3]	@ unaligned
 672              	.LVL52:
 673              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU256
 674              	.LBE237:
 675              	.LBE236:
 222:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 223:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 224:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 676              		.loc 1 224 9 is_stmt 1 discriminator 3 view .LVU257
 677              	.LBB238:
 678              	.LBI238:
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 679              		.loc 3 1973 31 discriminator 3 view .LVU258
 680              	.LBB239:
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 681              		.loc 3 1975 3 discriminator 3 view .LVU259
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 682              		.loc 3 1977 3 discriminator 3 view .LVU260
 683              		.syntax unified
 684              	@ 1977 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 685 013c 20FB02F6 		smuad r6, r0, r2
 686              	@ 0 "" 2
 687              	.LVL53:
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 688              		.loc 3 1978 3 discriminator 3 view .LVU261
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 689              		.loc 3 1978 3 is_stmt 0 discriminator 3 view .LVU262
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 65


 690              		.thumb
 691              		.syntax unified
 692              	.LBE239:
 693              	.LBE238:
 225:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 694              		.loc 1 225 9 is_stmt 1 discriminator 3 view .LVU263
 695              	.LBB240:
 696              	.LBI240:
2047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 697              		.loc 3 2047 31 discriminator 3 view .LVU264
 698              	.LBB241:
2049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 699              		.loc 3 2049 3 discriminator 3 view .LVU265
2051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 700              		.loc 3 2051 3 discriminator 3 view .LVU266
 701              		.syntax unified
 702              	@ 2051 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 703 0140 40FB12F2 		smusdx r2, r0, r2
 704              	@ 0 "" 2
 705              	.LVL54:
 706              		.loc 3 2052 3 discriminator 3 view .LVU267
 707              		.loc 3 2052 3 is_stmt 0 discriminator 3 view .LVU268
 708              		.thumb
 709              		.syntax unified
 710              	.LBE241:
 711              	.LBE240:
 226:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 227:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 228:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 229:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 230:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 231:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 712              		.loc 1 231 9 is_stmt 1 discriminator 3 view .LVU269
 713              	.LBB242:
 714              	.LBI242:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 715              		.loc 2 518 27 discriminator 3 view .LVU270
 716              	.LBB243:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 717              		.loc 2 522 3 discriminator 3 view .LVU271
 718              		.loc 2 524 3 discriminator 3 view .LVU272
 719              	.LBE243:
 720              	.LBE242:
 721              		.loc 1 231 39 is_stmt 0 discriminator 3 view .LVU273
 722 0144 02EA0B02 		and	r2, r2, fp
 723              	.LVL55:
 724              		.loc 1 231 39 discriminator 3 view .LVU274
 725 0148 7544     		add	r5, r5, lr
 726              		.loc 1 231 9 discriminator 3 view .LVU275
 727 014a 42EA1642 		orr	r2, r2, r6, lsr #16
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 728              		.loc 1 189 7 discriminator 3 view .LVU276
 729 014e AA45     		cmp	r10, r5
 730              	.LBB245:
 731              	.LBB244:
 732              		.loc 2 524 3 discriminator 3 view .LVU277
 733 0150 FA50     		str	r2, [r7, r3]	@ unaligned
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 66


 734              	.LVL56:
 735              		.loc 2 524 3 discriminator 3 view .LVU278
 736              	.LBE244:
 737              	.LBE245:
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 738              		.loc 1 189 31 is_stmt 1 discriminator 3 view .LVU279
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 739              		.loc 1 189 19 discriminator 3 view .LVU280
 740 0152 01EB0403 		add	r3, r1, r4
 189:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 741              		.loc 1 189 7 is_stmt 0 discriminator 3 view .LVU281
 742 0156 D6D8     		bhi	.L5
 743              	.LVL57:
 744              	.L8:
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 745              		.loc 1 182 25 is_stmt 1 view .LVU282
 746 0158 009B     		ldr	r3, [sp]
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 747              		.loc 1 182 26 is_stmt 0 view .LVU283
 748 015a 08F10108 		add	r8, r8, #1
 749              	.LVL58:
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 750              		.loc 1 182 17 is_stmt 1 view .LVU284
 751 015e 039A     		ldr	r2, [sp, #12]
 752 0160 1344     		add	r3, r3, r2
 753 0162 0093     		str	r3, [sp]
 754 0164 019B     		ldr	r3, [sp, #4]
 755 0166 0433     		adds	r3, r3, #4
 756 0168 0193     		str	r3, [sp, #4]
 182:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 757              		.loc 1 182 5 is_stmt 0 view .LVU285
 758 016a 029B     		ldr	r3, [sp, #8]
 759 016c 4345     		cmp	r3, r8
 760 016e C4D1     		bne	.L6
 232:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 233:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 234:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 235:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 236:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 237:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 761              		.loc 1 237 5 is_stmt 1 discriminator 2 view .LVU286
 762              		.loc 1 237 22 is_stmt 0 discriminator 2 view .LVU287
 763 0170 049B     		ldr	r3, [sp, #16]
 764 0172 5B00     		lsls	r3, r3, #1
 765              	.LVL59:
 766              		.loc 1 237 22 discriminator 2 view .LVU288
 767 0174 9BB2     		uxth	r3, r3
 768              		.loc 1 237 22 discriminator 2 view .LVU289
 769 0176 0493     		str	r3, [sp, #16]
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 770              		.loc 1 175 31 is_stmt 1 discriminator 2 view .LVU290
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 771              		.loc 1 175 24 discriminator 2 view .LVU291
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 772              		.loc 1 175 3 is_stmt 0 discriminator 2 view .LVU292
 773 0178 029B     		ldr	r3, [sp, #8]
 774              	.LVL60:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 67


 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 775              		.loc 1 175 3 discriminator 2 view .LVU293
 776 017a 022B     		cmp	r3, #2
 777 017c A8D8     		bhi	.L9
 238:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 239:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 240:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 778              		.loc 1 240 3 is_stmt 1 view .LVU294
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 779              		.loc 1 241 3 view .LVU295
 780              		.loc 1 241 6 is_stmt 0 view .LVU296
 781 017e 069B     		ldr	r3, [sp, #24]
 782 0180 9A08     		lsrs	r2, r3, #2
 783              	.LVL61:
 242:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 784              		.loc 1 242 3 is_stmt 1 view .LVU297
 243:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 244:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 785              		.loc 1 244 3 view .LVU298
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 786              		.loc 2 457 3 view .LVU299
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 787              		.loc 2 459 3 view .LVU300
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 788              		.loc 2 461 3 view .LVU301
 245:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 246:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 789              		.loc 1 246 3 view .LVU302
 247:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 248:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 790              		.loc 1 249 3 view .LVU303
 791              		.loc 1 249 15 view .LVU304
 792              	.L12:
 793              		.loc 1 249 15 is_stmt 0 view .LVU305
 794 0182 0299     		ldr	r1, [sp, #8]
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 795              		.loc 1 241 6 discriminator 3 view .LVU306
 796 0184 0020     		movs	r0, #0
 797 0186 059B     		ldr	r3, [sp, #20]
 798 0188 5518     		adds	r5, r2, r1
 799 018a 4F00     		lsls	r7, r1, #1
 800 018c 9200     		lsls	r2, r2, #2
 801 018e AD00     		lsls	r5, r5, #2
 802              	.LVL62:
 803              	.L11:
 250:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 251:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 804              		.loc 1 251 5 is_stmt 1 discriminator 3 view .LVU307
 252:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 253:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 805              		.loc 1 253 5 discriminator 3 view .LVU308
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 806              		.loc 2 457 3 discriminator 3 view .LVU309
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 807              		.loc 2 459 3 discriminator 3 view .LVU310
 808 0190 1968     		ldr	r1, [r3]	@ unaligned
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 68


 809              	.LVL63:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 810              		.loc 2 461 3 discriminator 3 view .LVU311
 254:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 255:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 811              		.loc 1 255 5 discriminator 3 view .LVU312
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 812              		.loc 2 457 3 discriminator 3 view .LVU313
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 813              		.loc 2 459 3 discriminator 3 view .LVU314
 814 0192 D458     		ldr	r4, [r2, r3]	@ unaligned
 815              	.LVL64:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 816              		.loc 2 461 3 discriminator 3 view .LVU315
 256:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 257:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 817              		.loc 1 257 5 discriminator 3 view .LVU316
 818              	.LBB246:
 819              	.LBI246:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 820              		.loc 3 1775 31 discriminator 3 view .LVU317
 821              	.LBB247:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 822              		.loc 3 1777 3 discriminator 3 view .LVU318
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 823              		.loc 3 1779 3 discriminator 3 view .LVU319
 824              		.syntax unified
 825              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 826 0194 D1FA14FC 		qsub16 ip, r1, r4
 827              	@ 0 "" 2
 828              	.LVL65:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 829              		.loc 3 1780 3 discriminator 3 view .LVU320
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 830              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU321
 831              		.thumb
 832              		.syntax unified
 833              	.LBE247:
 834              	.LBE246:
 258:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 259:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 835              		.loc 1 259 5 is_stmt 1 discriminator 3 view .LVU322
 836              	.LBB248:
 837              	.LBI248:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 838              		.loc 3 1727 31 discriminator 3 view .LVU323
 839              	.LBB249:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 840              		.loc 3 1729 3 discriminator 3 view .LVU324
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 841              		.loc 3 1731 3 discriminator 3 view .LVU325
 842              		.syntax unified
 843              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 844 0198 91FA14F1 		qadd16 r1, r1, r4
 845              	@ 0 "" 2
 846              	.LVL66:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 69


 847              		.loc 3 1732 3 discriminator 3 view .LVU326
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 848              		.loc 3 1732 3 is_stmt 0 discriminator 3 view .LVU327
 849              		.thumb
 850              		.syntax unified
 851              	.LBE249:
 852              	.LBE248:
 853              	.LBB250:
 854              	.LBI250:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 855              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU328
 856              	.LBB251:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 857              		.loc 2 522 3 discriminator 3 view .LVU329
 858              		.loc 2 524 3 discriminator 3 view .LVU330
 859 019c 1960     		str	r1, [r3]	@ unaligned
 860              	.LVL67:
 861              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU331
 862              	.LBE251:
 863              	.LBE250:
 260:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 261:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 864              		.loc 1 261 5 is_stmt 1 discriminator 3 view .LVU332
 865              	.LBB252:
 866              	.LBI252:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 867              		.loc 2 518 27 discriminator 3 view .LVU333
 868              	.LBB253:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 869              		.loc 2 522 3 discriminator 3 view .LVU334
 870              		.loc 2 524 3 discriminator 3 view .LVU335
 871 019e 09EB0306 		add	r6, r9, r3
 872 01a2 42F803C0 		str	ip, [r2, r3]	@ unaligned
 873              	.LVL68:
 874              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU336
 875              	.LBE253:
 876              	.LBE252:
 262:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 263:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i += n1;
 877              		.loc 1 263 5 is_stmt 1 discriminator 3 view .LVU337
 264:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 878              		.loc 1 264 5 discriminator 3 view .LVU338
 265:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 266:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 879              		.loc 1 266 5 discriminator 3 view .LVU339
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 880              		.loc 2 457 3 discriminator 3 view .LVU340
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 881              		.loc 2 459 3 discriminator 3 view .LVU341
 882 01a6 59F80310 		ldr	r1, [r9, r3]	@ unaligned
 883              	.LVL69:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 884              		.loc 2 461 3 discriminator 3 view .LVU342
 267:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 268:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 885              		.loc 1 268 5 discriminator 3 view .LVU343
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 70


 886              		.loc 2 457 3 discriminator 3 view .LVU344
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 887              		.loc 2 459 3 discriminator 3 view .LVU345
 888 01aa EC58     		ldr	r4, [r5, r3]	@ unaligned
 889              	.LVL70:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 890              		.loc 2 461 3 discriminator 3 view .LVU346
 269:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 270:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 891              		.loc 1 270 5 discriminator 3 view .LVU347
 892              	.LBB254:
 893              	.LBI254:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 894              		.loc 3 1775 31 discriminator 3 view .LVU348
 895              	.LBB255:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 896              		.loc 3 1777 3 discriminator 3 view .LVU349
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 897              		.loc 3 1779 3 discriminator 3 view .LVU350
 898              		.syntax unified
 899              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 900 01ac D1FA14FC 		qsub16 ip, r1, r4
 901              	@ 0 "" 2
 902              	.LVL71:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 903              		.loc 3 1780 3 discriminator 3 view .LVU351
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 904              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU352
 905              		.thumb
 906              		.syntax unified
 907              	.LBE255:
 908              	.LBE254:
 271:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 272:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 909              		.loc 1 272 5 is_stmt 1 discriminator 3 view .LVU353
 910              	.LBB256:
 911              	.LBI256:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 912              		.loc 3 1727 31 discriminator 3 view .LVU354
 913              	.LBB257:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 914              		.loc 3 1729 3 discriminator 3 view .LVU355
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 915              		.loc 3 1731 3 discriminator 3 view .LVU356
 916              		.syntax unified
 917              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 918 01b0 91FA14F1 		qadd16 r1, r1, r4
 919              	@ 0 "" 2
 920              	.LVL72:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 921              		.loc 3 1732 3 discriminator 3 view .LVU357
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 922              		.loc 3 1732 3 is_stmt 0 discriminator 3 view .LVU358
 923              		.thumb
 924              		.syntax unified
 925              	.LBE257:
 926              	.LBE256:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 71


 927              	.LBB258:
 928              	.LBI258:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 929              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU359
 930              	.LBB259:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 931              		.loc 2 522 3 discriminator 3 view .LVU360
 932              		.loc 2 524 3 discriminator 3 view .LVU361
 933 01b4 3844     		add	r0, r0, r7
 934              	.LVL73:
 935              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU362
 936 01b6 49F80310 		str	r1, [r9, r3]	@ unaligned
 937              	.LVL74:
 938              		.loc 2 524 3 discriminator 3 view .LVU363
 939              	.LBE259:
 940              	.LBE258:
 273:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 274:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 941              		.loc 1 274 5 is_stmt 1 discriminator 3 view .LVU364
 942              	.LBB260:
 943              	.LBI260:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 944              		.loc 2 518 27 discriminator 3 view .LVU365
 945              	.LBB261:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 946              		.loc 2 522 3 discriminator 3 view .LVU366
 947              		.loc 2 524 3 discriminator 3 view .LVU367
 948 01ba 45F803C0 		str	ip, [r5, r3]	@ unaligned
 949              	.LVL75:
 950              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU368
 951              	.LBE261:
 952              	.LBE260:
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 953              		.loc 1 249 27 is_stmt 1 discriminator 3 view .LVU369
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 954              		.loc 1 249 15 discriminator 3 view .LVU370
 955 01be 06EB0903 		add	r3, r6, r9
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 956              		.loc 1 249 3 is_stmt 0 discriminator 3 view .LVU371
 957 01c2 8245     		cmp	r10, r0
 958 01c4 E4D8     		bhi	.L11
 959              	.LVL76:
 960              	.L1:
 275:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 276:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 277:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 278:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 279:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 280:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 281:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
 282:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
 283:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 284:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 285:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 286:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 287:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 288:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 72


 289:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 290:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 291:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 292:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 293:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 294:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 295:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 296:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 297:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 298:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 299:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 300:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 301:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 302:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 303:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 304:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 305:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 306:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 307:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 308:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 309:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 310:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 311:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 312:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 313:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 314:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 315:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                           ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 316:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 317:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 318:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 319:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 320:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 321:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 322:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 323:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 324:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 325:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 326:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 327:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 328:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 329:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 330:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 331:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 332:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 333:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 334:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 335:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 336:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 337:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 338:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 339:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 340:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 341:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 342:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 343:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 344:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 345:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 73


 346:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 347:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 348:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 349:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 350:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 351:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                             ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 352:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 353:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 354:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 355:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 356:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 357:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 358:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 359:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 360:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 361:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 362:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 363:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 364:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 365:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 366:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 367:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 368:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 369:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 370:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 371:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 372:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 373:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 374:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 375:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 376:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 377:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 378:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 379:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 380:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 381:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 382:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = xt;
 383:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 384:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = yt;
 385:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 386:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 387:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 388:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 389:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 390:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 391:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 392:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 393:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 394:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 961              		.loc 1 394 1 view .LVU372
 962 01c6 09B0     		add	sp, sp, #36
 963              	.LCFI2:
 964              		.cfi_remember_state
 965              		.cfi_def_cfa_offset 36
 966              		@ sp needed
 967 01c8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 968              	.LVL77:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 74


 969              	.L2:
 970              	.LCFI3:
 971              		.cfi_restore_state
 172:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 972              		.loc 1 172 3 is_stmt 1 view .LVU373
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 973              		.loc 1 175 3 view .LVU374
 175:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 974              		.loc 1 175 24 view .LVU375
 240:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 975              		.loc 1 240 3 view .LVU376
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 976              		.loc 1 241 3 view .LVU377
 242:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 977              		.loc 1 242 3 view .LVU378
 244:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 978              		.loc 1 244 3 view .LVU379
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 979              		.loc 2 457 3 view .LVU380
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 980              		.loc 2 459 3 view .LVU381
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 981              		.loc 2 461 3 view .LVU382
 246:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 982              		.loc 1 246 3 view .LVU383
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 983              		.loc 1 249 3 view .LVU384
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 984              		.loc 1 249 15 view .LVU385
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 985              		.loc 1 249 3 is_stmt 0 view .LVU386
 986 01cc 0029     		cmp	r1, #0
 987 01ce FAD0     		beq	.L1
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 988              		.loc 1 241 6 view .LVU387
 989 01d0 DDF80890 		ldr	r9, [sp, #8]
 990 01d4 4A46     		mov	r2, r9
 991              	.LVL78:
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 992              		.loc 1 241 6 view .LVU388
 993 01d6 D4E7     		b	.L12
 994              	.LVL79:
 995              	.L26:
 240:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 996              		.loc 1 240 3 is_stmt 1 view .LVU389
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 997              		.loc 1 241 3 view .LVU390
 241:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 998              		.loc 1 241 6 is_stmt 0 view .LVU391
 999 01d8 4FEA9A02 		lsr	r2, r10, #2
 1000              	.LVL80:
 242:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1001              		.loc 1 242 3 is_stmt 1 view .LVU392
 244:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1002              		.loc 1 244 3 view .LVU393
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1003              		.loc 2 457 3 view .LVU394
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 75


 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1004              		.loc 2 459 3 view .LVU395
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1005              		.loc 2 461 3 view .LVU396
 246:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1006              		.loc 1 246 3 view .LVU397
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1007              		.loc 1 249 3 view .LVU398
 249:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1008              		.loc 1 249 15 view .LVU399
 1009 01dc D1E7     		b	.L12
 1010              	.L30:
 1011 01de 00BF     		.align	2
 1012              	.L29:
 1013 01e0 0000FFFF 		.word	-65536
 1014              		.cfi_endproc
 1015              	.LFE146:
 1017              		.section	.text.arm_radix2_butterfly_inverse_q15,"ax",%progbits
 1018              		.align	1
 1019              		.p2align 2,,3
 1020              		.global	arm_radix2_butterfly_inverse_q15
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv5-d16
 1026              	arm_radix2_butterfly_inverse_q15:
 1027              	.LVL81:
 1028              	.LFB147:
 395:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 396:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 397:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
 398:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
 399:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
 400:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
 401:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
 402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 1029              		.loc 1 402 1 view -0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 32
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 403:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 404:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 405:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 1033              		.loc 1 405 9 view .LVU401
 406:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 1034              		.loc 1 406 9 view .LVU402
 407:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t in;
 1035              		.loc 1 407 9 view .LVU403
 408:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t T, S, R;
 1036              		.loc 1 408 9 view .LVU404
 409:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t coeff, out1, out2;
 1037              		.loc 1 409 9 view .LVU405
 410:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 411:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 412:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 1038              		.loc 1 412 3 view .LVU406
 413:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 76


 414:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1039              		.loc 1 414 3 view .LVU407
 415:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1040              		.loc 1 415 3 view .LVU408
 416:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1041              		.loc 1 416 3 view .LVU409
 417:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 418:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 1042              		.loc 1 419 3 view .LVU410
 1043              		.loc 1 419 15 view .LVU411
 402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 1044              		.loc 1 402 1 is_stmt 0 view .LVU412
 1045 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1046              	.LCFI4:
 1047              		.cfi_def_cfa_offset 36
 1048              		.cfi_offset 4, -36
 1049              		.cfi_offset 5, -32
 1050              		.cfi_offset 6, -28
 1051              		.cfi_offset 7, -24
 1052              		.cfi_offset 8, -20
 1053              		.cfi_offset 9, -16
 1054              		.cfi_offset 10, -12
 1055              		.cfi_offset 11, -8
 1056              		.cfi_offset 14, -4
 1057              		.loc 1 419 3 view .LVU413
 1058 0004 4C08     		lsrs	r4, r1, #1
 402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 1059              		.loc 1 402 1 view .LVU414
 1060 0006 89B0     		sub	sp, sp, #36
 1061              	.LCFI5:
 1062              		.cfi_def_cfa_offset 72
 402:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 1063              		.loc 1 402 1 view .LVU415
 1064 0008 CDE90602 		strd	r0, r2, [sp, #24]
 1065              		.loc 1 419 3 view .LVU416
 1066 000c 0394     		str	r4, [sp, #12]
 1067 000e 00F0CC80 		beq	.L31
 1068 0012 04F1FF39 		add	r9, r4, #-1
 1069 0016 9A46     		mov	r10, r3
 1070 0018 4FEA840C 		lsl	ip, r4, #2
 1071 001c 8B46     		mov	fp, r1
 1072 001e 4FEA5909 		lsr	r9, r9, #1
 1073 0022 00F10801 		add	r1, r0, #8
 1074              	.LVL82:
 1075              		.loc 1 419 3 view .LVU417
 1076 0026 0346     		mov	r3, r0
 1077              	.LVL83:
 1078              		.loc 1 419 3 view .LVU418
 1079 0028 0CF1040E 		add	lr, ip, #4
 1080 002c 4FEA8A07 		lsl	r7, r10, #2
 420:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 421:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 422:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 423:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 424:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 425:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 77


 426:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 427:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 428:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1081              		.loc 1 429 19 view .LVU419
 1082 0030 5F4C     		ldr	r4, .L53
 1083 0032 01EBC909 		add	r9, r1, r9, lsl #3
 1084              	.LVL84:
 1085              	.L33:
 421:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1086              		.loc 1 421 5 is_stmt 1 discriminator 3 view .LVU420
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1087              		.loc 2 457 3 discriminator 3 view .LVU421
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1088              		.loc 2 459 3 discriminator 3 view .LVU422
 1089 0036 1968     		ldr	r1, [r3]	@ unaligned
 1090 0038 5CF80300 		ldr	r0, [ip, r3]	@ unaligned
 1091              		.loc 1 429 39 is_stmt 0 discriminator 3 view .LVU423
 1092 003c 41F34E08 		sbfx	r8, r1, #1, #15
 1093              		.loc 1 429 19 discriminator 3 view .LVU424
 1094 0040 04EA6101 		and	r1, r4, r1, asr #1
 430:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 431:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 432:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 433:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1095              		.loc 1 433 39 discriminator 3 view .LVU425
 1096 0044 40F34E06 		sbfx	r6, r0, #1, #15
 1097              		.loc 1 433 19 discriminator 3 view .LVU426
 1098 0048 04EA6000 		and	r0, r4, r0, asr #1
 429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1099              		.loc 1 429 39 discriminator 3 view .LVU427
 1100 004c 1FFA88F8 		uxth	r8, r8
 1101 0050 1568     		ldr	r5, [r2]	@ unaligned
 1102              	.LVL85:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1103              		.loc 2 461 3 is_stmt 1 discriminator 3 view .LVU428
 423:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1104              		.loc 1 423 5 discriminator 3 view .LVU429
 425:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1105              		.loc 1 425 5 discriminator 3 view .LVU430
 427:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 1106              		.loc 1 427 5 discriminator 3 view .LVU431
 1107              	.LBB262:
 1108              	.LBI262:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 1109              		.loc 2 454 28 discriminator 3 view .LVU432
 1110              	.LBB263:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1111              		.loc 2 457 3 discriminator 3 view .LVU433
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1112              		.loc 2 459 3 discriminator 3 view .LVU434
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1113              		.loc 2 461 3 discriminator 3 view .LVU435
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1114              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU436
 1115              	.LBE263:
 1116              	.LBE262:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 78


 428:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1117              		.loc 1 428 5 is_stmt 1 discriminator 3 view .LVU437
 429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1118              		.loc 1 429 5 discriminator 3 view .LVU438
 1119              		.loc 1 433 39 is_stmt 0 discriminator 3 view .LVU439
 1120 0052 B6B2     		uxth	r6, r6
 429:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1121              		.loc 1 429 33 discriminator 3 view .LVU440
 1122 0054 41EA0801 		orr	r1, r1, r8
 1123              	.LVL86:
 431:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1124              		.loc 1 431 5 is_stmt 1 discriminator 3 view .LVU441
 1125              	.LBB264:
 1126              	.LBI264:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 1127              		.loc 2 454 28 discriminator 3 view .LVU442
 1128              	.LBB265:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1129              		.loc 2 457 3 discriminator 3 view .LVU443
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1130              		.loc 2 459 3 discriminator 3 view .LVU444
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1131              		.loc 2 461 3 discriminator 3 view .LVU445
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1132              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU446
 1133              	.LBE265:
 1134              	.LBE264:
 432:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1135              		.loc 1 432 5 is_stmt 1 discriminator 3 view .LVU447
 1136              		.loc 1 433 5 discriminator 3 view .LVU448
 1137              		.loc 1 433 33 is_stmt 0 discriminator 3 view .LVU449
 1138 0058 3043     		orrs	r0, r0, r6
 1139              	.LVL87:
 434:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 435:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1140              		.loc 1 435 5 is_stmt 1 discriminator 3 view .LVU450
 1141              	.LBB266:
 1142              	.LBI266:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1143              		.loc 3 1775 31 discriminator 3 view .LVU451
 1144              	.LBB267:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1145              		.loc 3 1777 3 discriminator 3 view .LVU452
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1146              		.loc 3 1779 3 discriminator 3 view .LVU453
 1147              		.syntax unified
 1148              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1149 005a D1FA10F6 		qsub16 r6, r1, r0
 1150              	@ 0 "" 2
 1151              	.LVL88:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1152              		.loc 3 1780 3 discriminator 3 view .LVU454
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1153              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU455
 1154              		.thumb
 1155              		.syntax unified
 1156              	.LBE267:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 79


 1157              	.LBE266:
 436:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 437:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 1158              		.loc 1 437 5 is_stmt 1 discriminator 3 view .LVU456
 1159              	.LBB268:
 1160              	.LBI268:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1161              		.loc 3 1735 31 discriminator 3 view .LVU457
 1162              	.LBB269:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1163              		.loc 3 1737 3 discriminator 3 view .LVU458
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1164              		.loc 3 1739 3 discriminator 3 view .LVU459
 1165              		.syntax unified
 1166              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1167 005e 91FA20F0 		shadd16 r0, r1, r0
 1168              	@ 0 "" 2
 1169              	.LVL89:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1170              		.loc 3 1740 3 discriminator 3 view .LVU460
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1171              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU461
 1172              		.thumb
 1173              		.syntax unified
 1174              	.LBE269:
 1175              	.LBE268:
 1176              	.LBB270:
 1177              	.LBI270:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1178              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU462
 1179              	.LBB271:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1180              		.loc 2 522 3 discriminator 3 view .LVU463
 1181              		.loc 2 524 3 discriminator 3 view .LVU464
 1182 0062 1860     		str	r0, [r3]	@ unaligned
 1183              	.LVL90:
 1184              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU465
 1185              	.LBE271:
 1186              	.LBE270:
 438:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 439:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 440:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1187              		.loc 1 440 5 is_stmt 1 discriminator 3 view .LVU466
 1188              	.LBB272:
 1189              	.LBI272:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1190              		.loc 3 2039 31 discriminator 3 view .LVU467
 1191              	.LBB273:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1192              		.loc 3 2041 3 discriminator 3 view .LVU468
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1193              		.loc 3 2043 3 discriminator 3 view .LVU469
 1194              		.syntax unified
 1195              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1196 0064 45FB06F0 		smusd r0, r5, r6
 1197              	@ 0 "" 2
 1198              	.LVL91:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 80


2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1199              		.loc 3 2044 3 discriminator 3 view .LVU470
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1200              		.loc 3 2044 3 is_stmt 0 discriminator 3 view .LVU471
 1201              		.thumb
 1202              		.syntax unified
 1203              	.LBE273:
 1204              	.LBE272:
 441:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1205              		.loc 1 441 5 is_stmt 1 discriminator 3 view .LVU472
 1206              	.LBB274:
 1207              	.LBI274:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1208              		.loc 3 1981 31 discriminator 3 view .LVU473
 1209              	.LBB275:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1210              		.loc 3 1983 3 discriminator 3 view .LVU474
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1211              		.loc 3 1985 3 discriminator 3 view .LVU475
 1212              		.syntax unified
 1213              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1214 0068 25FB16F1 		smuadx r1, r5, r6
 1215              	@ 0 "" 2
 1216              	.LVL92:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1217              		.loc 3 1986 3 discriminator 3 view .LVU476
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1218              		.loc 3 1986 3 is_stmt 0 discriminator 3 view .LVU477
 1219              		.thumb
 1220              		.syntax unified
 1221              	.LBE275:
 1222              	.LBE274:
 442:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 443:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 444:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 445:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 446:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 447:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1223              		.loc 1 447 5 is_stmt 1 discriminator 3 view .LVU478
 1224              	.LBB276:
 1225              	.LBI276:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1226              		.loc 2 518 27 discriminator 3 view .LVU479
 1227              	.LBB277:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1228              		.loc 2 522 3 discriminator 3 view .LVU480
 1229              		.loc 2 524 3 discriminator 3 view .LVU481
 1230              	.LBE277:
 1231              	.LBE276:
 1232              		.loc 1 447 34 is_stmt 0 discriminator 3 view .LVU482
 1233 006c 2140     		ands	r1, r1, r4
 1234              	.LVL93:
 1235              		.loc 1 447 34 discriminator 3 view .LVU483
 1236 006e 07EB0208 		add	r8, r7, r2
 1237              		.loc 1 447 5 discriminator 3 view .LVU484
 1238 0072 41EA1041 		orr	r1, r1, r0, lsr #16
 1239              	.LBB279:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 81


 1240              	.LBB278:
 1241              		.loc 2 524 3 discriminator 3 view .LVU485
 1242 0076 4CF80310 		str	r1, [ip, r3]	@ unaligned
 1243              	.LVL94:
 1244              		.loc 2 524 3 discriminator 3 view .LVU486
 1245              	.LBE278:
 1246              	.LBE279:
 448:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 449:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 1247              		.loc 1 449 5 is_stmt 1 discriminator 3 view .LVU487
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1248              		.loc 2 457 3 discriminator 3 view .LVU488
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1249              		.loc 2 459 3 discriminator 3 view .LVU489
 1250 007a 5D68     		ldr	r5, [r3, #4]	@ unaligned
 1251              	.LVL95:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1252              		.loc 2 459 3 is_stmt 0 discriminator 3 view .LVU490
 1253 007c 5EF80300 		ldr	r0, [lr, r3]	@ unaligned
 1254              	.LVL96:
 450:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 451:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 452:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 453:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 454:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 455:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 456:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 457:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 458:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1255              		.loc 1 459 39 discriminator 3 view .LVU491
 1256 0080 45F34E01 		sbfx	r1, r5, #1, #15
 1257              		.loc 1 459 19 discriminator 3 view .LVU492
 1258 0084 04EA6505 		and	r5, r4, r5, asr #1
 460:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 461:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 462:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 463:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1259              		.loc 1 463 39 discriminator 3 view .LVU493
 1260 0088 40F34E06 		sbfx	r6, r0, #1, #15
 1261              	.LVL97:
 1262              		.loc 1 463 19 discriminator 3 view .LVU494
 1263 008c 04EA6000 		and	r0, r4, r0, asr #1
 459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1264              		.loc 1 459 39 discriminator 3 view .LVU495
 1265 0090 89B2     		uxth	r1, r1
 1266 0092 BA58     		ldr	r2, [r7, r2]	@ unaligned
 1267              	.LVL98:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1268              		.loc 2 461 3 is_stmt 1 discriminator 3 view .LVU496
 451:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1269              		.loc 1 451 5 discriminator 3 view .LVU497
 454:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 1270              		.loc 1 454 5 discriminator 3 view .LVU498
 455:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1271              		.loc 1 455 5 discriminator 3 view .LVU499
 457:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 82


 1272              		.loc 1 457 5 discriminator 3 view .LVU500
 1273              	.LBB280:
 1274              	.LBI280:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 1275              		.loc 2 454 28 discriminator 3 view .LVU501
 1276              	.LBB281:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1277              		.loc 2 457 3 discriminator 3 view .LVU502
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1278              		.loc 2 459 3 discriminator 3 view .LVU503
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1279              		.loc 2 461 3 discriminator 3 view .LVU504
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1280              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU505
 1281              	.LBE281:
 1282              	.LBE280:
 458:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1283              		.loc 1 458 5 is_stmt 1 discriminator 3 view .LVU506
 459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1284              		.loc 1 459 5 discriminator 3 view .LVU507
 1285              		.loc 1 463 39 is_stmt 0 discriminator 3 view .LVU508
 1286 0094 B6B2     		uxth	r6, r6
 459:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1287              		.loc 1 459 33 discriminator 3 view .LVU509
 1288 0096 2943     		orrs	r1, r1, r5
 1289              	.LVL99:
 461:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1290              		.loc 1 461 5 is_stmt 1 discriminator 3 view .LVU510
 1291              	.LBB282:
 1292              	.LBI282:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 1293              		.loc 2 454 28 discriminator 3 view .LVU511
 1294              	.LBB283:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1295              		.loc 2 457 3 discriminator 3 view .LVU512
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1296              		.loc 2 459 3 discriminator 3 view .LVU513
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1297              		.loc 2 461 3 discriminator 3 view .LVU514
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1298              		.loc 2 461 3 is_stmt 0 discriminator 3 view .LVU515
 1299              	.LBE283:
 1300              	.LBE282:
 462:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1301              		.loc 1 462 5 is_stmt 1 discriminator 3 view .LVU516
 1302              		.loc 1 463 5 discriminator 3 view .LVU517
 1303              		.loc 1 463 33 is_stmt 0 discriminator 3 view .LVU518
 1304 0098 0643     		orrs	r6, r6, r0
 1305              	.LVL100:
 464:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 465:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1306              		.loc 1 465 5 is_stmt 1 discriminator 3 view .LVU519
 1307              	.LBB284:
 1308              	.LBI284:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1309              		.loc 3 1775 31 discriminator 3 view .LVU520
 1310              	.LBB285:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 83


1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1311              		.loc 3 1777 3 discriminator 3 view .LVU521
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1312              		.loc 3 1779 3 discriminator 3 view .LVU522
 1313              		.syntax unified
 1314              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1315 009a D1FA16F5 		qsub16 r5, r1, r6
 1316              	@ 0 "" 2
 1317              	.LVL101:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1318              		.loc 3 1780 3 discriminator 3 view .LVU523
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1319              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU524
 1320              		.thumb
 1321              		.syntax unified
 1322              	.LBE285:
 1323              	.LBE284:
 466:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 467:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 1324              		.loc 1 467 5 is_stmt 1 discriminator 3 view .LVU525
 1325              	.LBB286:
 1326              	.LBI286:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1327              		.loc 3 1735 31 discriminator 3 view .LVU526
 1328              	.LBB287:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1329              		.loc 3 1737 3 discriminator 3 view .LVU527
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1330              		.loc 3 1739 3 discriminator 3 view .LVU528
 1331              		.syntax unified
 1332              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1333 009e 91FA26F1 		shadd16 r1, r1, r6
 1334              	@ 0 "" 2
 1335              	.LVL102:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1336              		.loc 3 1740 3 discriminator 3 view .LVU529
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1337              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU530
 1338              		.thumb
 1339              		.syntax unified
 1340              	.LBE287:
 1341              	.LBE286:
 1342              	.LBB288:
 1343              	.LBI288:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1344              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU531
 1345              	.LBB289:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1346              		.loc 2 522 3 discriminator 3 view .LVU532
 1347              		.loc 2 524 3 discriminator 3 view .LVU533
 1348 00a2 5960     		str	r1, [r3, #4]	@ unaligned
 1349              	.LVL103:
 1350              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU534
 1351              	.LBE289:
 1352              	.LBE288:
 468:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 469:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 84


 470:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1353              		.loc 1 470 5 is_stmt 1 discriminator 3 view .LVU535
 1354              	.LBB290:
 1355              	.LBI290:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1356              		.loc 3 2039 31 discriminator 3 view .LVU536
 1357              	.LBB291:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1358              		.loc 3 2041 3 discriminator 3 view .LVU537
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1359              		.loc 3 2043 3 discriminator 3 view .LVU538
 1360              		.syntax unified
 1361              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1362 00a4 42FB05F0 		smusd r0, r2, r5
 1363              	@ 0 "" 2
 1364              	.LVL104:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1365              		.loc 3 2044 3 discriminator 3 view .LVU539
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1366              		.loc 3 2044 3 is_stmt 0 discriminator 3 view .LVU540
 1367              		.thumb
 1368              		.syntax unified
 1369              	.LBE291:
 1370              	.LBE290:
 471:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1371              		.loc 1 471 5 is_stmt 1 discriminator 3 view .LVU541
 1372              	.LBB292:
 1373              	.LBI292:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1374              		.loc 3 1981 31 discriminator 3 view .LVU542
 1375              	.LBB293:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1376              		.loc 3 1983 3 discriminator 3 view .LVU543
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1377              		.loc 3 1985 3 discriminator 3 view .LVU544
 1378              		.syntax unified
 1379              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1380 00a8 22FB15F1 		smuadx r1, r2, r5
 1381              	@ 0 "" 2
 1382              	.LVL105:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1383              		.loc 3 1986 3 discriminator 3 view .LVU545
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1384              		.loc 3 1986 3 is_stmt 0 discriminator 3 view .LVU546
 1385              		.thumb
 1386              		.syntax unified
 1387              	.LBE293:
 1388              	.LBE292:
 472:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 473:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 474:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 475:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 476:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1389              		.loc 1 477 5 is_stmt 1 discriminator 3 view .LVU547
 1390              	.LBB294:
 1391              	.LBI294:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 85


 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1392              		.loc 2 518 27 discriminator 3 view .LVU548
 1393              	.LBB295:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1394              		.loc 2 522 3 discriminator 3 view .LVU549
 1395              		.loc 2 524 3 discriminator 3 view .LVU550
 1396              	.LBE295:
 1397              	.LBE294:
 1398              		.loc 1 477 34 is_stmt 0 discriminator 3 view .LVU551
 1399 00ac 2140     		ands	r1, r1, r4
 1400              	.LVL106:
 1401              		.loc 1 477 34 discriminator 3 view .LVU552
 1402 00ae 08EB0702 		add	r2, r8, r7
 1403              	.LVL107:
 1404              		.loc 1 477 5 discriminator 3 view .LVU553
 1405 00b2 41EA1041 		orr	r1, r1, r0, lsr #16
 1406              	.LBB297:
 1407              	.LBB296:
 1408              		.loc 2 524 3 discriminator 3 view .LVU554
 1409 00b6 4EF80310 		str	r1, [lr, r3]	@ unaligned
 1410              	.LVL108:
 1411              		.loc 2 524 3 discriminator 3 view .LVU555
 1412              	.LBE296:
 1413              	.LBE297:
 419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1414              		.loc 1 419 23 is_stmt 1 discriminator 3 view .LVU556
 419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1415              		.loc 1 419 15 discriminator 3 view .LVU557
 1416 00ba 0833     		adds	r3, r3, #8
 419:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1417              		.loc 1 419 3 is_stmt 0 discriminator 3 view .LVU558
 1418 00bc 9945     		cmp	r9, r3
 1419 00be BAD1     		bne	.L33
 478:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 479:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 480:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 481:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 1420              		.loc 1 481 3 is_stmt 1 view .LVU559
 1421              		.loc 1 481 20 is_stmt 0 view .LVU560
 1422 00c0 4FEA4A0A 		lsl	r10, r10, #1
 1423 00c4 1FFA8AF3 		uxth	r3, r10
 1424 00c8 0593     		str	r3, [sp, #20]
 1425              	.LVL109:
 482:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 483:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 1426              		.loc 1 484 3 is_stmt 1 view .LVU561
 1427              		.loc 1 484 24 view .LVU562
 1428              		.loc 1 484 3 is_stmt 0 view .LVU563
 1429 00ca 039B     		ldr	r3, [sp, #12]
 1430 00cc 022B     		cmp	r3, #2
 1431 00ce 59D9     		bls	.L34
 485:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 486:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 488:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 489:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 86


 490:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 492:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 493:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 494:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 496:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 497:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 499:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 500:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 501:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 502:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 503:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 504:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 505:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 506:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 507:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 508:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 509:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 510:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 511:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 512:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 513:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 514:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 515:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 516:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 517:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 518:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1432              		.loc 1 518 38 view .LVU564
 1433 00d0 DFF8DCA0 		ldr	r10, .L53
 1434              	.LVL110:
 1435              	.L39:
 486:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 1436              		.loc 1 486 5 is_stmt 1 view .LVU565
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1437              		.loc 1 487 5 view .LVU566
 1438 00d4 039B     		ldr	r3, [sp, #12]
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1439              		.loc 1 491 12 is_stmt 0 view .LVU567
 1440 00d6 4FF00009 		mov	r9, #0
 1441 00da 059A     		ldr	r2, [sp, #20]
 1442 00dc 9846     		mov	r8, r3
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1443              		.loc 1 487 8 view .LVU568
 1444 00de 5B08     		lsrs	r3, r3, #1
 1445 00e0 9200     		lsls	r2, r2, #2
 1446 00e2 03EB0807 		add	r7, r3, r8
 1447 00e6 4FEA830C 		lsl	ip, r3, #2
 1448 00ea 4FEA8804 		lsl	r4, r8, #2
 1449 00ee 0393     		str	r3, [sp, #12]
 1450              	.LVL111:
 488:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1451              		.loc 1 488 5 is_stmt 1 view .LVU569
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1452              		.loc 1 491 5 view .LVU570
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 87


 1453              		.loc 1 491 17 view .LVU571
 1454 00f0 0492     		str	r2, [sp, #16]
 1455 00f2 BF00     		lsls	r7, r7, #2
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1456              		.loc 1 487 8 is_stmt 0 view .LVU572
 1457 00f4 069A     		ldr	r2, [sp, #24]
 1458 00f6 4FEA4808 		lsl	r8, r8, #1
 1459              	.LVL112:
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1460              		.loc 1 487 8 view .LVU573
 1461 00fa 079B     		ldr	r3, [sp, #28]
 1462              	.LVL113:
 487:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1463              		.loc 1 487 8 view .LVU574
 1464 00fc 0292     		str	r2, [sp, #8]
 1465 00fe 0193     		str	r3, [sp, #4]
 1466              	.LVL114:
 1467              	.L36:
 493:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1468              		.loc 1 493 7 is_stmt 1 view .LVU575
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1469              		.loc 2 457 3 view .LVU576
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1470              		.loc 2 459 3 view .LVU577
 1471 0100 019B     		ldr	r3, [sp, #4]
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1472              		.loc 1 498 7 is_stmt 0 view .LVU578
 1473 0102 CB45     		cmp	fp, r9
 1474 0104 1868     		ldr	r0, [r3]	@ unaligned
 1475              	.LVL115:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1476              		.loc 2 461 3 is_stmt 1 view .LVU579
 495:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1477              		.loc 1 495 7 view .LVU580
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1478              		.loc 1 498 7 view .LVU581
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1479              		.loc 1 498 19 view .LVU582
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1480              		.loc 1 498 7 is_stmt 0 view .LVU583
 1481 0106 2AD9     		bls	.L38
 1482 0108 029B     		ldr	r3, [sp, #8]
 1483 010a 4D46     		mov	r5, r9
 1484              	.LVL116:
 1485              	.L35:
 500:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1486              		.loc 1 500 9 is_stmt 1 discriminator 3 view .LVU584
 502:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1487              		.loc 1 502 9 discriminator 3 view .LVU585
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1488              		.loc 2 457 3 discriminator 3 view .LVU586
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1489              		.loc 2 459 3 discriminator 3 view .LVU587
 1490 010c 1968     		ldr	r1, [r3]	@ unaligned
 1491              	.LVL117:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1492              		.loc 2 461 3 discriminator 3 view .LVU588
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 88


 504:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1493              		.loc 1 504 9 discriminator 3 view .LVU589
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1494              		.loc 2 457 3 discriminator 3 view .LVU590
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1495              		.loc 2 459 3 discriminator 3 view .LVU591
 1496 010e 5CF80360 		ldr	r6, [ip, r3]	@ unaligned
 1497              	.LVL118:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1498              		.loc 2 461 3 discriminator 3 view .LVU592
 506:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1499              		.loc 1 506 9 discriminator 3 view .LVU593
 1500              	.LBB298:
 1501              	.LBI298:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1502              		.loc 3 1775 31 discriminator 3 view .LVU594
 1503              	.LBB299:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1504              		.loc 3 1777 3 discriminator 3 view .LVU595
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1505              		.loc 3 1779 3 discriminator 3 view .LVU596
 1506              		.syntax unified
 1507              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1508 0112 D1FA16F2 		qsub16 r2, r1, r6
 1509              	@ 0 "" 2
 1510              	.LVL119:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1511              		.loc 3 1780 3 discriminator 3 view .LVU597
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1512              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU598
 1513              		.thumb
 1514              		.syntax unified
 1515              	.LBE299:
 1516              	.LBE298:
 508:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1517              		.loc 1 508 9 is_stmt 1 discriminator 3 view .LVU599
 1518              	.LBB300:
 1519              	.LBI300:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1520              		.loc 3 1735 31 discriminator 3 view .LVU600
 1521              	.LBB301:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1522              		.loc 3 1737 3 discriminator 3 view .LVU601
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1523              		.loc 3 1739 3 discriminator 3 view .LVU602
 1524              		.syntax unified
 1525              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1526 0116 91FA26F1 		shadd16 r1, r1, r6
 1527              	@ 0 "" 2
 1528              	.LVL120:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1529              		.loc 3 1740 3 discriminator 3 view .LVU603
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1530              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU604
 1531              		.thumb
 1532              		.syntax unified
 1533              	.LBE301:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 89


 1534              	.LBE300:
 1535              	.LBB302:
 1536              	.LBI302:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1537              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU605
 1538              	.LBB303:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1539              		.loc 2 522 3 discriminator 3 view .LVU606
 1540              		.loc 2 524 3 discriminator 3 view .LVU607
 1541 011a 1960     		str	r1, [r3]	@ unaligned
 1542              	.LVL121:
 1543              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU608
 1544              	.LBE303:
 1545              	.LBE302:
 511:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1546              		.loc 1 511 9 is_stmt 1 discriminator 3 view .LVU609
 1547              	.LBB304:
 1548              	.LBI304:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1549              		.loc 3 2039 31 discriminator 3 view .LVU610
 1550              	.LBB305:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1551              		.loc 3 2041 3 discriminator 3 view .LVU611
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1552              		.loc 3 2043 3 discriminator 3 view .LVU612
 1553              		.syntax unified
 1554              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1555 011c 40FB02F6 		smusd r6, r0, r2
 1556              	@ 0 "" 2
 1557              	.LVL122:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1558              		.loc 3 2044 3 discriminator 3 view .LVU613
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1559              		.loc 3 2044 3 is_stmt 0 discriminator 3 view .LVU614
 1560              		.thumb
 1561              		.syntax unified
 1562              	.LBE305:
 1563              	.LBE304:
 512:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 1564              		.loc 1 512 9 is_stmt 1 discriminator 3 view .LVU615
 1565              	.LBB306:
 1566              	.LBI306:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1567              		.loc 3 1981 31 discriminator 3 view .LVU616
 1568              	.LBB307:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1569              		.loc 3 1983 3 discriminator 3 view .LVU617
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1570              		.loc 3 1985 3 discriminator 3 view .LVU618
 1571              		.syntax unified
 1572              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1573 0120 20FB12F2 		smuadx r2, r0, r2
 1574              	@ 0 "" 2
 1575              	.LVL123:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1576              		.loc 3 1986 3 discriminator 3 view .LVU619
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 90


 1577              		.loc 3 1986 3 is_stmt 0 discriminator 3 view .LVU620
 1578              		.thumb
 1579              		.syntax unified
 1580              	.LBE307:
 1581              	.LBE306:
 1582              		.loc 1 518 9 is_stmt 1 discriminator 3 view .LVU621
 1583              	.LBB308:
 1584              	.LBI308:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1585              		.loc 2 518 27 discriminator 3 view .LVU622
 1586              	.LBB309:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1587              		.loc 2 522 3 discriminator 3 view .LVU623
 1588              		.loc 2 524 3 discriminator 3 view .LVU624
 1589              	.LBE309:
 1590              	.LBE308:
 1591              		.loc 1 518 38 is_stmt 0 discriminator 3 view .LVU625
 1592 0124 02EA0A02 		and	r2, r2, r10
 1593              	.LVL124:
 1594              		.loc 1 518 38 discriminator 3 view .LVU626
 1595 0128 E118     		adds	r1, r4, r3
 1596              		.loc 1 518 9 discriminator 3 view .LVU627
 1597 012a 42EA1642 		orr	r2, r2, r6, lsr #16
 1598              	.LBB311:
 1599              	.LBB310:
 1600              		.loc 2 524 3 discriminator 3 view .LVU628
 1601 012e 4CF80320 		str	r2, [ip, r3]	@ unaligned
 1602              	.LVL125:
 1603              		.loc 2 524 3 discriminator 3 view .LVU629
 1604              	.LBE310:
 1605              	.LBE311:
 519:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 520:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 1606              		.loc 1 520 9 is_stmt 1 discriminator 3 view .LVU630
 521:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 522:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1607              		.loc 1 522 9 discriminator 3 view .LVU631
 523:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 524:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 1608              		.loc 1 524 9 discriminator 3 view .LVU632
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1609              		.loc 2 457 3 discriminator 3 view .LVU633
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1610              		.loc 2 459 3 discriminator 3 view .LVU634
 1611 0132 E658     		ldr	r6, [r4, r3]	@ unaligned
 1612              	.LVL126:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1613              		.loc 2 461 3 discriminator 3 view .LVU635
 525:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 526:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 1614              		.loc 1 526 9 discriminator 3 view .LVU636
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1615              		.loc 2 457 3 discriminator 3 view .LVU637
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1616              		.loc 2 459 3 discriminator 3 view .LVU638
 1617 0134 57F803E0 		ldr	lr, [r7, r3]	@ unaligned
 1618              	.LVL127:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 91


 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1619              		.loc 2 461 3 discriminator 3 view .LVU639
 527:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 528:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1620              		.loc 1 528 9 discriminator 3 view .LVU640
 1621              	.LBB312:
 1622              	.LBI312:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1623              		.loc 3 1775 31 discriminator 3 view .LVU641
 1624              	.LBB313:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1625              		.loc 3 1777 3 discriminator 3 view .LVU642
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1626              		.loc 3 1779 3 discriminator 3 view .LVU643
 1627              		.syntax unified
 1628              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1629 0138 D6FA1EF2 		qsub16 r2, r6, lr
 1630              	@ 0 "" 2
 1631              	.LVL128:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1632              		.loc 3 1780 3 discriminator 3 view .LVU644
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1633              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU645
 1634              		.thumb
 1635              		.syntax unified
 1636              	.LBE313:
 1637              	.LBE312:
 529:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 530:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 1638              		.loc 1 530 9 is_stmt 1 discriminator 3 view .LVU646
 1639              	.LBB314:
 1640              	.LBI314:
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1641              		.loc 3 1735 31 discriminator 3 view .LVU647
 1642              	.LBB315:
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1643              		.loc 3 1737 3 discriminator 3 view .LVU648
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1644              		.loc 3 1739 3 discriminator 3 view .LVU649
 1645              		.syntax unified
 1646              	@ 1739 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1647 013c 96FA2EF6 		shadd16 r6, r6, lr
 1648              	@ 0 "" 2
 1649              	.LVL129:
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1650              		.loc 3 1740 3 discriminator 3 view .LVU650
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1651              		.loc 3 1740 3 is_stmt 0 discriminator 3 view .LVU651
 1652              		.thumb
 1653              		.syntax unified
 1654              	.LBE315:
 1655              	.LBE314:
 1656              	.LBB316:
 1657              	.LBI316:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1658              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU652
 1659              	.LBB317:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 92


 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1660              		.loc 2 522 3 discriminator 3 view .LVU653
 1661              		.loc 2 524 3 discriminator 3 view .LVU654
 1662 0140 E650     		str	r6, [r4, r3]	@ unaligned
 1663              	.LVL130:
 1664              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU655
 1665              	.LBE317:
 1666              	.LBE316:
 531:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 532:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 533:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 1667              		.loc 1 533 9 is_stmt 1 discriminator 3 view .LVU656
 1668              	.LBB318:
 1669              	.LBI318:
2039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1670              		.loc 3 2039 31 discriminator 3 view .LVU657
 1671              	.LBB319:
2041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1672              		.loc 3 2041 3 discriminator 3 view .LVU658
2043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1673              		.loc 3 2043 3 discriminator 3 view .LVU659
 1674              		.syntax unified
 1675              	@ 2043 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1676 0142 40FB02F6 		smusd r6, r0, r2
 1677              	@ 0 "" 2
 1678              	.LVL131:
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1679              		.loc 3 2044 3 discriminator 3 view .LVU660
2044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1680              		.loc 3 2044 3 is_stmt 0 discriminator 3 view .LVU661
 1681              		.thumb
 1682              		.syntax unified
 1683              	.LBE319:
 1684              	.LBE318:
 534:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1685              		.loc 1 534 9 is_stmt 1 discriminator 3 view .LVU662
 1686              	.LBB320:
 1687              	.LBI320:
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1688              		.loc 3 1981 31 discriminator 3 view .LVU663
 1689              	.LBB321:
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1690              		.loc 3 1983 3 discriminator 3 view .LVU664
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1691              		.loc 3 1985 3 discriminator 3 view .LVU665
 1692              		.syntax unified
 1693              	@ 1985 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1694 0146 20FB12F2 		smuadx r2, r0, r2
 1695              	@ 0 "" 2
 1696              	.LVL132:
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1697              		.loc 3 1986 3 discriminator 3 view .LVU666
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1698              		.loc 3 1986 3 is_stmt 0 discriminator 3 view .LVU667
 1699              		.thumb
 1700              		.syntax unified
 1701              	.LBE321:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 93


 1702              	.LBE320:
 535:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 536:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 537:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 538:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 539:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 540:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1703              		.loc 1 540 9 is_stmt 1 discriminator 3 view .LVU668
 1704              	.LBB322:
 1705              	.LBI322:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1706              		.loc 2 518 27 discriminator 3 view .LVU669
 1707              	.LBB323:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1708              		.loc 2 522 3 discriminator 3 view .LVU670
 1709              		.loc 2 524 3 discriminator 3 view .LVU671
 1710              	.LBE323:
 1711              	.LBE322:
 1712              		.loc 1 540 38 is_stmt 0 discriminator 3 view .LVU672
 1713 014a 02EA0A02 		and	r2, r2, r10
 1714              	.LVL133:
 1715              		.loc 1 540 38 discriminator 3 view .LVU673
 1716 014e 4544     		add	r5, r5, r8
 1717              		.loc 1 540 9 discriminator 3 view .LVU674
 1718 0150 42EA1642 		orr	r2, r2, r6, lsr #16
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1719              		.loc 1 498 7 discriminator 3 view .LVU675
 1720 0154 AB45     		cmp	fp, r5
 1721              	.LBB325:
 1722              	.LBB324:
 1723              		.loc 2 524 3 discriminator 3 view .LVU676
 1724 0156 FA50     		str	r2, [r7, r3]	@ unaligned
 1725              	.LVL134:
 1726              		.loc 2 524 3 discriminator 3 view .LVU677
 1727              	.LBE324:
 1728              	.LBE325:
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1729              		.loc 1 498 31 is_stmt 1 discriminator 3 view .LVU678
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1730              		.loc 1 498 19 discriminator 3 view .LVU679
 1731 0158 01EB0403 		add	r3, r1, r4
 498:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1732              		.loc 1 498 7 is_stmt 0 discriminator 3 view .LVU680
 1733 015c D6D8     		bhi	.L35
 1734              	.LVL135:
 1735              	.L38:
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1736              		.loc 1 491 25 is_stmt 1 view .LVU681
 1737 015e 019B     		ldr	r3, [sp, #4]
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1738              		.loc 1 491 26 is_stmt 0 view .LVU682
 1739 0160 09F10109 		add	r9, r9, #1
 1740              	.LVL136:
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1741              		.loc 1 491 17 is_stmt 1 view .LVU683
 1742 0164 049A     		ldr	r2, [sp, #16]
 1743 0166 1344     		add	r3, r3, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 94


 1744 0168 0193     		str	r3, [sp, #4]
 1745 016a 029B     		ldr	r3, [sp, #8]
 1746 016c 0433     		adds	r3, r3, #4
 1747 016e 0293     		str	r3, [sp, #8]
 491:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1748              		.loc 1 491 5 is_stmt 0 view .LVU684
 1749 0170 039B     		ldr	r3, [sp, #12]
 1750 0172 4B45     		cmp	r3, r9
 1751 0174 C4D1     		bne	.L36
 541:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 542:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 543:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 544:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 545:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 546:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 1752              		.loc 1 546 5 is_stmt 1 discriminator 2 view .LVU685
 1753              		.loc 1 546 22 is_stmt 0 discriminator 2 view .LVU686
 1754 0176 059B     		ldr	r3, [sp, #20]
 1755 0178 5B00     		lsls	r3, r3, #1
 1756 017a 9BB2     		uxth	r3, r3
 1757 017c 0593     		str	r3, [sp, #20]
 1758              	.LVL137:
 484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1759              		.loc 1 484 31 is_stmt 1 discriminator 2 view .LVU687
 484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1760              		.loc 1 484 24 discriminator 2 view .LVU688
 484:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1761              		.loc 1 484 3 is_stmt 0 discriminator 2 view .LVU689
 1762 017e 039B     		ldr	r3, [sp, #12]
 1763 0180 022B     		cmp	r3, #2
 1764 0182 A7D8     		bhi	.L39
 1765              	.LVL138:
 1766              	.L34:
 547:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 548:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 549:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1767              		.loc 1 549 3 is_stmt 1 view .LVU690
 550:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1768              		.loc 1 550 3 view .LVU691
 551:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1769              		.loc 1 551 3 view .LVU692
 552:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 553:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 554:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 1770              		.loc 1 554 3 view .LVU693
 1771              		.loc 1 554 15 view .LVU694
 1772              		.loc 1 554 3 is_stmt 0 view .LVU695
 1773 0184 039B     		ldr	r3, [sp, #12]
 1774 0186 012B     		cmp	r3, #1
 1775 0188 0FD0     		beq	.L31
 1776              	.LVL139:
 1777              		.loc 1 554 3 view .LVU696
 1778 018a 069B     		ldr	r3, [sp, #24]
 1779 018c 0020     		movs	r0, #0
 1780              	.LVL140:
 1781              	.L40:
 555:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 95


 556:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 557:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 558:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 559:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 560:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 562:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 563:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 1782              		.loc 1 563 7 is_stmt 1 discriminator 3 view .LVU697
 564:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 565:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       T = read_q15x2 (pSrc + (2 * i));
 1783              		.loc 1 565 7 discriminator 3 view .LVU698
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1784              		.loc 2 457 3 discriminator 3 view .LVU699
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1785              		.loc 2 459 3 discriminator 3 view .LVU700
 1786 018e 1946     		mov	r1, r3
 1787 0190 51F8042B 		ldr	r2, [r1], #4	@ unaligned
 1788              	.LVL141:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1789              		.loc 2 461 3 discriminator 3 view .LVU701
 566:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 567:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       S = read_q15x2 (pSrc + (2 * l));
 1790              		.loc 1 567 7 discriminator 3 view .LVU702
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1791              		.loc 2 457 3 discriminator 3 view .LVU703
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1792              		.loc 2 459 3 discriminator 3 view .LVU704
 1793 0194 0968     		ldr	r1, [r1]	@ unaligned
 1794              	.LVL142:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1795              		.loc 2 461 3 discriminator 3 view .LVU705
 568:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 569:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       R = __QSUB16(T, S);
 1796              		.loc 1 569 7 discriminator 3 view .LVU706
 1797              	.LBB326:
 1798              	.LBI326:
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1799              		.loc 3 1775 31 discriminator 3 view .LVU707
 1800              	.LBB327:
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1801              		.loc 3 1777 3 discriminator 3 view .LVU708
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1802              		.loc 3 1779 3 discriminator 3 view .LVU709
 1803              		.syntax unified
 1804              	@ 1779 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1805 0196 D2FA11F4 		qsub16 r4, r2, r1
 1806              	@ 0 "" 2
 1807              	.LVL143:
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1808              		.loc 3 1780 3 discriminator 3 view .LVU710
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1809              		.loc 3 1780 3 is_stmt 0 discriminator 3 view .LVU711
 1810              		.thumb
 1811              		.syntax unified
 1812              	.LBE327:
 1813              	.LBE326:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 96


 570:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 571:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 1814              		.loc 1 571 7 is_stmt 1 discriminator 3 view .LVU712
 1815              	.LBB328:
 1816              	.LBI328:
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1817              		.loc 3 1727 31 discriminator 3 view .LVU713
 1818              	.LBB329:
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1819              		.loc 3 1729 3 discriminator 3 view .LVU714
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1820              		.loc 3 1731 3 discriminator 3 view .LVU715
 1821              		.syntax unified
 1822              	@ 1731 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1823 019a 92FA11F2 		qadd16 r2, r2, r1
 1824              	@ 0 "" 2
 1825              	.LVL144:
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1826              		.loc 3 1732 3 discriminator 3 view .LVU716
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1827              		.loc 3 1732 3 is_stmt 0 discriminator 3 view .LVU717
 1828              		.thumb
 1829              		.syntax unified
 1830              	.LBE329:
 1831              	.LBE328:
 1832              	.LBB330:
 1833              	.LBI330:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1834              		.loc 2 518 27 is_stmt 1 discriminator 3 view .LVU718
 1835              	.LBB331:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1836              		.loc 2 522 3 discriminator 3 view .LVU719
 1837              		.loc 2 524 3 discriminator 3 view .LVU720
 1838              	.LBE331:
 1839              	.LBE330:
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1840              		.loc 1 561 31 is_stmt 0 discriminator 3 view .LVU721
 1841 019e 0230     		adds	r0, r0, #2
 1842              	.LVL145:
 1843              	.LBB333:
 1844              	.LBB332:
 1845              		.loc 2 524 3 discriminator 3 view .LVU722
 1846 01a0 1A60     		str	r2, [r3]	@ unaligned
 1847              	.LVL146:
 1848              		.loc 2 524 3 discriminator 3 view .LVU723
 1849              	.LBE332:
 1850              	.LBE333:
 572:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 573:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * l), R);
 1851              		.loc 1 573 7 is_stmt 1 discriminator 3 view .LVU724
 1852              	.LBB334:
 1853              	.LBI334:
 518:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 1854              		.loc 2 518 27 discriminator 3 view .LVU725
 1855              	.LBB335:
 522:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1856              		.loc 2 522 3 discriminator 3 view .LVU726
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 97


 1857              		.loc 2 524 3 discriminator 3 view .LVU727
 1858 01a2 5C60     		str	r4, [r3, #4]	@ unaligned
 1859              	.LVL147:
 1860              		.loc 2 524 3 is_stmt 0 discriminator 3 view .LVU728
 1861              	.LBE335:
 1862              	.LBE334:
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1863              		.loc 1 561 29 is_stmt 1 discriminator 3 view .LVU729
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1864              		.loc 1 561 17 discriminator 3 view .LVU730
 1865 01a4 0833     		adds	r3, r3, #8
 561:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1866              		.loc 1 561 5 is_stmt 0 discriminator 3 view .LVU731
 1867 01a6 8345     		cmp	fp, r0
 1868 01a8 F1D8     		bhi	.L40
 1869              	.LVL148:
 1870              	.L31:
 574:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 575:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 576:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 577:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 578:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 579:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 580:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 581:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 582:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 583:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 584:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 585:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t xt, yt, cosVal, sinVal;
 586:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 587:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 588:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 589:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 590:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 591:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 592:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 593:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 594:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 595:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 596:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 597:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 598:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 599:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 600:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 601:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 602:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 603:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 604:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 605:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 606:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 607:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 608:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 609:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 610:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 611:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 612:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 613:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 98


 614:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 615:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 616:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 617:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 618:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 619:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 620:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 621:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 622:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 623:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 624:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 625:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 626:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 627:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 628:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 629:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 630:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 631:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 632:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 633:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 634:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[(ia * 2)];
 635:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 636:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 637:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 638:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 639:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 640:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 641:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 642:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 643:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 644:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 645:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 646:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 647:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 648:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 649:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16))  );
 650:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 651:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 652:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16))  );
 653:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 654:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 655:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 656:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 657:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 658:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 659:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 660:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 661:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 662:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 663:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 664:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 665:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   cosVal = pCoef[(ia * 2)];
 666:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   sinVal = pCoef[(ia * 2) + 1];
 667:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 668:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 669:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 670:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 99


 671:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 672:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 673:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 674:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     xt = pSrc[2 * i] - pSrc[2 * l];
 675:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 676:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 677:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 678:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 679:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 680:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l] = xt;
 681:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 682:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l + 1] = yt;
 683:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 684:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 685:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 686:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 687:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 688:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 689:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1871              		.loc 1 689 1 view .LVU732
 1872 01aa 09B0     		add	sp, sp, #36
 1873              	.LCFI6:
 1874              		.cfi_def_cfa_offset 36
 1875              		@ sp needed
 1876 01ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1877              	.LVL149:
 1878              	.L54:
 1879              		.loc 1 689 1 view .LVU733
 1880              		.align	2
 1881              	.L53:
 1882 01b0 0000FFFF 		.word	-65536
 1883              		.cfi_endproc
 1884              	.LFE147:
 1886              		.section	.text.arm_cfft_radix2_q15,"ax",%progbits
 1887              		.align	1
 1888              		.p2align 2,,3
 1889              		.global	arm_cfft_radix2_q15
 1890              		.syntax unified
 1891              		.thumb
 1892              		.thumb_func
 1893              		.fpu fpv5-d16
 1895              	arm_cfft_radix2_q15:
 1896              	.LVL150:
 1897              	.LFB145:
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1898              		.loc 1 69 1 is_stmt 1 view -0
 1899              		.cfi_startproc
 1900              		@ args = 0, pretend = 0, frame = 8
 1901              		@ frame_needed = 0, uses_anonymous_args = 0
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1902              		.loc 1 71 3 view .LVU735
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1903              		.loc 1 69 1 is_stmt 0 view .LVU736
 1904 0000 10B5     		push	{r4, lr}
 1905              	.LCFI7:
 1906              		.cfi_def_cfa_offset 8
 1907              		.cfi_offset 4, -8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 100


 1908              		.cfi_offset 14, -4
 1909 0002 0446     		mov	r4, r0
 1910 0004 82B0     		sub	sp, sp, #8
 1911              	.LCFI8:
 1912              		.cfi_def_cfa_offset 16
  69:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1913              		.loc 1 69 1 view .LVU737
 1914 0006 0846     		mov	r0, r1
 1915              	.LVL151:
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1916              		.loc 1 71 6 view .LVU738
 1917 0008 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1918              		.loc 1 73 5 view .LVU739
 1919 000a 0191     		str	r1, [sp, #4]
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1920              		.loc 1 71 6 view .LVU740
 1921 000c 012B     		cmp	r3, #1
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1922              		.loc 1 73 5 view .LVU741
 1923 000e 6268     		ldr	r2, [r4, #4]
 1924 0010 A389     		ldrh	r3, [r4, #12]
 1925 0012 2188     		ldrh	r1, [r4]
 1926              	.LVL152:
  71:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1927              		.loc 1 71 6 view .LVU742
 1928 0014 0AD0     		beq	.L59
  77:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1929              		.loc 1 77 5 is_stmt 1 view .LVU743
 1930 0016 FFF7FEFF 		bl	arm_radix2_butterfly_q15
 1931              	.LVL153:
  77:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1932              		.loc 1 77 5 is_stmt 0 view .LVU744
 1933 001a 0198     		ldr	r0, [sp, #4]
 1934              	.L57:
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1935              		.loc 1 80 3 is_stmt 1 view .LVU745
 1936 001c A368     		ldr	r3, [r4, #8]
 1937 001e E289     		ldrh	r2, [r4, #14]
 1938 0020 2188     		ldrh	r1, [r4]
  81:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1939              		.loc 1 81 1 is_stmt 0 view .LVU746
 1940 0022 02B0     		add	sp, sp, #8
 1941              	.LCFI9:
 1942              		.cfi_remember_state
 1943              		.cfi_def_cfa_offset 8
 1944              		@ sp needed
 1945 0024 BDE81040 		pop	{r4, lr}
 1946              	.LCFI10:
 1947              		.cfi_restore 14
 1948              		.cfi_restore 4
 1949              		.cfi_def_cfa_offset 0
 1950              	.LVL154:
  80:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1951              		.loc 1 80 3 view .LVU747
 1952 0028 FFF7FEBF 		b	arm_bitreversal_q15
 1953              	.LVL155:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 101


 1954              	.L59:
 1955              	.LCFI11:
 1956              		.cfi_restore_state
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1957              		.loc 1 73 5 is_stmt 1 view .LVU748
 1958 002c FFF7FEFF 		bl	arm_radix2_butterfly_inverse_q15
 1959              	.LVL156:
  73:.//Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
 1960              		.loc 1 73 5 is_stmt 0 view .LVU749
 1961 0030 0198     		ldr	r0, [sp, #4]
 1962 0032 F3E7     		b	.L57
 1963              		.cfi_endproc
 1964              	.LFE145:
 1966              		.text
 1967              	.Letext0:
 1968              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1969              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1970              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1971              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1972              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 1973              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 1974              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s 			page 102


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix2_q15.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:17     .text.arm_radix2_butterfly_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:26     .text.arm_radix2_butterfly_q15:0000000000000000 arm_radix2_butterfly_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1013   .text.arm_radix2_butterfly_q15:00000000000001e0 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1018   .text.arm_radix2_butterfly_inverse_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1026   .text.arm_radix2_butterfly_inverse_q15:0000000000000000 arm_radix2_butterfly_inverse_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1882   .text.arm_radix2_butterfly_inverse_q15:00000000000001b0 $d
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1887   .text.arm_cfft_radix2_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//cc6dNuhI.s:1895   .text.arm_cfft_radix2_q15:0000000000000000 arm_cfft_radix2_q15

UNDEFINED SYMBOLS
arm_bitreversal_q15
