module TopModule (
    input sel,
    input [7:0] a,
    input [7:0] b,
    output reg [7:0] out
);

always @(posedge clk or posedge reset) begin
    if (reset) begin
        out <= 8'b0; // Reset the output to zero when reset is high.
    end else begin
        out <= (~sel & a) | (sel & b); // Correctly implement the multiplexer logic.
    end
end

endmodule