{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571932953171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571932953182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 13:02:32 2019 " "Processing started: Thu Oct 24 13:02:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571932953182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932953182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932953182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571932954193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571932954193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_tb-tb " "Found design unit 1: rs_tb-tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969486 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_tb " "Found entity 1: rs_tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-rs " "Found design unit 1: rs-rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969491 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maptable/maptable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maptable/maptable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapTable-MapTable " "Found design unit 1: MapTable-MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969497 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapTable " "Found entity 1: MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-FIFO " "Found design unit 1: FIFO-FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969502 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb_tb-tb " "Found design unit 1: cdb_tb-tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969506 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb_tb " "Found entity 1: cdb_tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb-cdb " "Found design unit 1: cdb-cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969512 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb " "Found entity 1: cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-tb " "Found design unit 1: decoder_tb-tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969517 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decoder " "Found design unit 1: Decoder-Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiletomasulo/regfiletomasulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiletomasulo/regfiletomasulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFileTomasulo-RegFileTomasuloArq " "Found design unit 1: RegFileTomasulo-RegFileTomasuloArq" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969526 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFileTomasulo " "Found entity 1: RegFileTomasulo" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tomasulo " "Found entity 1: Tomasulo" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functional " "Found design unit 1: alu-functional" {  } { { "alu.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969533 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/alu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_tb-tb " "Found design unit 1: FIFO_tb-tb" {  } { { "FIFO_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969537 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_tb " "Found entity 1: FIFO_tb" {  } { { "FIFO_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571932969537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tomasulo " "Elaborating entity \"Tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571932969720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "Tomasulo.bdf" "decoder" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 224 696 1008 432 "decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932969763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "Tomasulo.bdf" "fifo" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 80 288 568 224 "fifo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932969771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(80) " "VHDL Process Statement warning at FIFO.vhd(80): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571932969820 "|Tomasulo|FIFO:fifo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(83) " "VHDL Process Statement warning at FIFO.vhd(83): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571932969820 "|Tomasulo|FIFO:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs rs:RS_Mult " "Elaborating entity \"rs\" for hierarchy \"rs:RS_Mult\"" {  } { { "Tomasulo.bdf" "RS_Mult" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1168 1264 1544 1408 "RS_Mult" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932969824 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FU_tag rs.vhd(121) " "VHDL Process Statement warning at rs.vhd(121): signal \"FU_tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"alu_op_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_j_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"v_j_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_k_o rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"v_k_o\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag rs.vhd(62) " "VHDL Process Statement warning at rs.vhd(62): inferring latch(es) for signal or variable \"tag\", which holds its previous value in one or more paths through the process" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[0\] rs.vhd(62) " "Inferred latch for \"tag\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[1\] rs.vhd(62) " "Inferred latch for \"tag\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969835 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag\[2\] rs.vhd(62) " "Inferred latch for \"tag\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[0\] rs.vhd(62) " "Inferred latch for \"v_k_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[1\] rs.vhd(62) " "Inferred latch for \"v_k_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[2\] rs.vhd(62) " "Inferred latch for \"v_k_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[3\] rs.vhd(62) " "Inferred latch for \"v_k_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[4\] rs.vhd(62) " "Inferred latch for \"v_k_o\[4\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[5\] rs.vhd(62) " "Inferred latch for \"v_k_o\[5\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[6\] rs.vhd(62) " "Inferred latch for \"v_k_o\[6\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[7\] rs.vhd(62) " "Inferred latch for \"v_k_o\[7\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[8\] rs.vhd(62) " "Inferred latch for \"v_k_o\[8\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[9\] rs.vhd(62) " "Inferred latch for \"v_k_o\[9\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[10\] rs.vhd(62) " "Inferred latch for \"v_k_o\[10\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[11\] rs.vhd(62) " "Inferred latch for \"v_k_o\[11\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[12\] rs.vhd(62) " "Inferred latch for \"v_k_o\[12\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[13\] rs.vhd(62) " "Inferred latch for \"v_k_o\[13\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[14\] rs.vhd(62) " "Inferred latch for \"v_k_o\[14\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969836 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[15\] rs.vhd(62) " "Inferred latch for \"v_k_o\[15\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[16\] rs.vhd(62) " "Inferred latch for \"v_k_o\[16\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[17\] rs.vhd(62) " "Inferred latch for \"v_k_o\[17\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[18\] rs.vhd(62) " "Inferred latch for \"v_k_o\[18\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[19\] rs.vhd(62) " "Inferred latch for \"v_k_o\[19\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[20\] rs.vhd(62) " "Inferred latch for \"v_k_o\[20\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[21\] rs.vhd(62) " "Inferred latch for \"v_k_o\[21\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[22\] rs.vhd(62) " "Inferred latch for \"v_k_o\[22\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[23\] rs.vhd(62) " "Inferred latch for \"v_k_o\[23\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[24\] rs.vhd(62) " "Inferred latch for \"v_k_o\[24\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969837 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[25\] rs.vhd(62) " "Inferred latch for \"v_k_o\[25\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969838 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[26\] rs.vhd(62) " "Inferred latch for \"v_k_o\[26\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969838 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[27\] rs.vhd(62) " "Inferred latch for \"v_k_o\[27\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969838 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[28\] rs.vhd(62) " "Inferred latch for \"v_k_o\[28\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969838 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[29\] rs.vhd(62) " "Inferred latch for \"v_k_o\[29\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[30\] rs.vhd(62) " "Inferred latch for \"v_k_o\[30\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[31\] rs.vhd(62) " "Inferred latch for \"v_k_o\[31\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[32\] rs.vhd(62) " "Inferred latch for \"v_k_o\[32\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[33\] rs.vhd(62) " "Inferred latch for \"v_k_o\[33\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[34\] rs.vhd(62) " "Inferred latch for \"v_k_o\[34\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[35\] rs.vhd(62) " "Inferred latch for \"v_k_o\[35\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[36\] rs.vhd(62) " "Inferred latch for \"v_k_o\[36\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969839 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[37\] rs.vhd(62) " "Inferred latch for \"v_k_o\[37\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[38\] rs.vhd(62) " "Inferred latch for \"v_k_o\[38\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[39\] rs.vhd(62) " "Inferred latch for \"v_k_o\[39\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[40\] rs.vhd(62) " "Inferred latch for \"v_k_o\[40\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[41\] rs.vhd(62) " "Inferred latch for \"v_k_o\[41\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[42\] rs.vhd(62) " "Inferred latch for \"v_k_o\[42\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[43\] rs.vhd(62) " "Inferred latch for \"v_k_o\[43\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[44\] rs.vhd(62) " "Inferred latch for \"v_k_o\[44\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[45\] rs.vhd(62) " "Inferred latch for \"v_k_o\[45\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[46\] rs.vhd(62) " "Inferred latch for \"v_k_o\[46\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[47\] rs.vhd(62) " "Inferred latch for \"v_k_o\[47\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[48\] rs.vhd(62) " "Inferred latch for \"v_k_o\[48\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969840 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[49\] rs.vhd(62) " "Inferred latch for \"v_k_o\[49\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[50\] rs.vhd(62) " "Inferred latch for \"v_k_o\[50\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[51\] rs.vhd(62) " "Inferred latch for \"v_k_o\[51\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[52\] rs.vhd(62) " "Inferred latch for \"v_k_o\[52\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[53\] rs.vhd(62) " "Inferred latch for \"v_k_o\[53\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[54\] rs.vhd(62) " "Inferred latch for \"v_k_o\[54\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[55\] rs.vhd(62) " "Inferred latch for \"v_k_o\[55\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[56\] rs.vhd(62) " "Inferred latch for \"v_k_o\[56\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969841 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[57\] rs.vhd(62) " "Inferred latch for \"v_k_o\[57\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969842 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[58\] rs.vhd(62) " "Inferred latch for \"v_k_o\[58\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969842 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[59\] rs.vhd(62) " "Inferred latch for \"v_k_o\[59\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969842 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[60\] rs.vhd(62) " "Inferred latch for \"v_k_o\[60\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969842 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[61\] rs.vhd(62) " "Inferred latch for \"v_k_o\[61\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969843 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[62\] rs.vhd(62) " "Inferred latch for \"v_k_o\[62\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969843 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_k_o\[63\] rs.vhd(62) " "Inferred latch for \"v_k_o\[63\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[0\] rs.vhd(62) " "Inferred latch for \"v_j_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[1\] rs.vhd(62) " "Inferred latch for \"v_j_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[2\] rs.vhd(62) " "Inferred latch for \"v_j_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[3\] rs.vhd(62) " "Inferred latch for \"v_j_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[4\] rs.vhd(62) " "Inferred latch for \"v_j_o\[4\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[5\] rs.vhd(62) " "Inferred latch for \"v_j_o\[5\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[6\] rs.vhd(62) " "Inferred latch for \"v_j_o\[6\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[7\] rs.vhd(62) " "Inferred latch for \"v_j_o\[7\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969844 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[8\] rs.vhd(62) " "Inferred latch for \"v_j_o\[8\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[9\] rs.vhd(62) " "Inferred latch for \"v_j_o\[9\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[10\] rs.vhd(62) " "Inferred latch for \"v_j_o\[10\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[11\] rs.vhd(62) " "Inferred latch for \"v_j_o\[11\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[12\] rs.vhd(62) " "Inferred latch for \"v_j_o\[12\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[13\] rs.vhd(62) " "Inferred latch for \"v_j_o\[13\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[14\] rs.vhd(62) " "Inferred latch for \"v_j_o\[14\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[15\] rs.vhd(62) " "Inferred latch for \"v_j_o\[15\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[16\] rs.vhd(62) " "Inferred latch for \"v_j_o\[16\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[17\] rs.vhd(62) " "Inferred latch for \"v_j_o\[17\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[18\] rs.vhd(62) " "Inferred latch for \"v_j_o\[18\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[19\] rs.vhd(62) " "Inferred latch for \"v_j_o\[19\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[20\] rs.vhd(62) " "Inferred latch for \"v_j_o\[20\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[21\] rs.vhd(62) " "Inferred latch for \"v_j_o\[21\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969845 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[22\] rs.vhd(62) " "Inferred latch for \"v_j_o\[22\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[23\] rs.vhd(62) " "Inferred latch for \"v_j_o\[23\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[24\] rs.vhd(62) " "Inferred latch for \"v_j_o\[24\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[25\] rs.vhd(62) " "Inferred latch for \"v_j_o\[25\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[26\] rs.vhd(62) " "Inferred latch for \"v_j_o\[26\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[27\] rs.vhd(62) " "Inferred latch for \"v_j_o\[27\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[28\] rs.vhd(62) " "Inferred latch for \"v_j_o\[28\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[29\] rs.vhd(62) " "Inferred latch for \"v_j_o\[29\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969846 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[30\] rs.vhd(62) " "Inferred latch for \"v_j_o\[30\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[31\] rs.vhd(62) " "Inferred latch for \"v_j_o\[31\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[32\] rs.vhd(62) " "Inferred latch for \"v_j_o\[32\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[33\] rs.vhd(62) " "Inferred latch for \"v_j_o\[33\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[34\] rs.vhd(62) " "Inferred latch for \"v_j_o\[34\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[35\] rs.vhd(62) " "Inferred latch for \"v_j_o\[35\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[36\] rs.vhd(62) " "Inferred latch for \"v_j_o\[36\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[37\] rs.vhd(62) " "Inferred latch for \"v_j_o\[37\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[38\] rs.vhd(62) " "Inferred latch for \"v_j_o\[38\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[39\] rs.vhd(62) " "Inferred latch for \"v_j_o\[39\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[40\] rs.vhd(62) " "Inferred latch for \"v_j_o\[40\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[41\] rs.vhd(62) " "Inferred latch for \"v_j_o\[41\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[42\] rs.vhd(62) " "Inferred latch for \"v_j_o\[42\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[43\] rs.vhd(62) " "Inferred latch for \"v_j_o\[43\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[44\] rs.vhd(62) " "Inferred latch for \"v_j_o\[44\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969847 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[45\] rs.vhd(62) " "Inferred latch for \"v_j_o\[45\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[46\] rs.vhd(62) " "Inferred latch for \"v_j_o\[46\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[47\] rs.vhd(62) " "Inferred latch for \"v_j_o\[47\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[48\] rs.vhd(62) " "Inferred latch for \"v_j_o\[48\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[49\] rs.vhd(62) " "Inferred latch for \"v_j_o\[49\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[50\] rs.vhd(62) " "Inferred latch for \"v_j_o\[50\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[51\] rs.vhd(62) " "Inferred latch for \"v_j_o\[51\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[52\] rs.vhd(62) " "Inferred latch for \"v_j_o\[52\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969848 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[53\] rs.vhd(62) " "Inferred latch for \"v_j_o\[53\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[54\] rs.vhd(62) " "Inferred latch for \"v_j_o\[54\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[55\] rs.vhd(62) " "Inferred latch for \"v_j_o\[55\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[56\] rs.vhd(62) " "Inferred latch for \"v_j_o\[56\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[57\] rs.vhd(62) " "Inferred latch for \"v_j_o\[57\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[58\] rs.vhd(62) " "Inferred latch for \"v_j_o\[58\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[59\] rs.vhd(62) " "Inferred latch for \"v_j_o\[59\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[60\] rs.vhd(62) " "Inferred latch for \"v_j_o\[60\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969849 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[61\] rs.vhd(62) " "Inferred latch for \"v_j_o\[61\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969850 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[62\] rs.vhd(62) " "Inferred latch for \"v_j_o\[62\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969850 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_j_o\[63\] rs.vhd(62) " "Inferred latch for \"v_j_o\[63\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969850 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[0\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[0\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969851 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[1\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[1\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969851 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[2\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[2\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969851 "|Tomasulo|rs:RS_Mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_o\[3\] rs.vhd(62) " "Inferred latch for \"alu_op_o\[3\]\" at rs.vhd(62)" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932969853 "|Tomasulo|rs:RS_Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdb cdb:inst5 " "Elaborating entity \"cdb\" for hierarchy \"cdb:inst5\"" {  } { { "Tomasulo.bdf" "inst5" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 352 1984 2296 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932969856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cdb_busy CDB.vhd(66) " "VHDL Process Statement warning at CDB.vhd(66): signal \"cdb_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1571932969946 "|Tomasulo|cdb:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "Tomasulo.bdf" "inst" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 616 1688 1856 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932969951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapTable MapTable:inst2 " "Elaborating entity \"MapTable\" for hierarchy \"MapTable:inst2\"" {  } { { "Tomasulo.bdf" "inst2" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { -88 1288 1568 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932970030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileTomasulo RegFileTomasulo:inst3 " "Elaborating entity \"RegFileTomasulo\" for hierarchy \"RegFileTomasulo:inst3\"" {  } { { "Tomasulo.bdf" "inst3" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 112 1288 1608 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932970036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "escrita RegFileTomasulo.vhd(31) " "Verilog HDL or VHDL warning at RegFileTomasulo.vhd(31): object \"escrita\" assigned a value but never read" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571932970118 "|Tomasulo|RegFileTomasulo:inst3"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571932971810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571932971810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 120 -16 160 136 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 104 -16 160 120 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add1\[1\] " "No output dependent on input pin \"TAG_RS_Add1\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 672 816 992 688 "TAG_RS_Add1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Add1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add1\[0\] " "No output dependent on input pin \"TAG_RS_Add1\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 672 816 992 688 "TAG_RS_Add1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Add1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add2\[1\] " "No output dependent on input pin \"TAG_RS_Add2\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 960 808 984 976 "TAG_RS_Add2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Add2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Add2\[0\] " "No output dependent on input pin \"TAG_RS_Add2\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 960 808 984 976 "TAG_RS_Add2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Add2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Mult\[1\] " "No output dependent on input pin \"TAG_RS_Mult\[1\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1256 824 1000 1272 "TAG_RS_Mult" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Mult[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TAG_RS_Mult\[0\] " "No output dependent on input pin \"TAG_RS_Mult\[0\]\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 1256 824 1000 1272 "TAG_RS_Mult" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571932971880 "|Tomasulo|TAG_RS_Mult[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571932971880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571932971881 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571932971881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571932971881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571932971937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 13:02:51 2019 " "Processing ended: Thu Oct 24 13:02:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571932971937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571932971937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571932971937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571932971937 ""}
