high speed vlsi architectur discret wavelet transform indrajit chakrabarti depart electron electr communic engin indian institut technolog kharagpur india indrajit abstract paper present memori effici high throughput parallel lift base run three dimension discret wavelet transform dwt architectur dwt construct combin spatial tempor processor spatial processor appli dimension dwt frame lift base filter bank row rocessor row direct appli colum direct column processor reduc tempor memori latenc tempor processor design lift base haar wavelet filter propos architectur replac multipl pipelin shift add oper reduc cpd spatial processor work simultan adjac frame provid dwt coeffici input tempor processor tps appli dimension dwt tempor direct provid dwt coeffici clock throughput higher throughput reduc comput cycl frame enabl lower power consumpt implement propos architectur advantag reduc memori low power consumpt low latenc high throughput exist design rtl propos architectur describ verilog synthes technolog cmos standard cell librari consum power occupi area equival equival gate frequenc mhz propos architectur synthesis xilinx zynq seri field programm gate array fpga term term discret wavelet transform dwt lift base dwt vlsi architectur flip structur strip base scan introduct video compress major requir applic medic imag studio applic broadcast applic compress ratio encod complet depend under compress algorithm goal compress techniqu reduc immens visual manag size effici store transmit display dwt base compress system enabl compress spatial well tempor direct suitabl video compress wavelet base compress provid scalabl level decomposit continu increas size video frame uhd video process softwar code tool complex dedic hardwar higher perform high resolut video process scenario strong requir implement vlsi architectur effici dwt processor consum power area effici memori effici oper higher frequenc real time applic decad hardwar design implement dwt dwt applic major design develop base three categori convolut base lift base iii spline base exist architectur face difficulti larger memori requir lower throughput complex control circuit general circuit complex denot major compon arithmet memori compon arithmet compon includ adder multipli memori compon consist tempor memori transpos memori complex arithmet compon fulli depend dwt filter length contrast size memori compon depend dimens imag imag resolut continu increas uhd imag dimens high compar filter length dwt result complex memori compon occupi major share complex dwt architectur convolut base implement output time requir high amount arithmet resourc memori intens occupi larger area implement lift base implement requir memori arithmet complex possibl implement parallel requir long critic path huge number contribut reduc critic path lift base implement general lift base structur critic path introduc stage pipelin cut huang introduc flip structur reduc critic path reduc critic path delay lift base implement requir improv memori effici major design dwt appli dwt row wise appli dwt column wise requir huge amount memori store intermedi coeffici reduc memori requir dwt architectur propos base scan method huang detail spline base idwt implement discuss memori requir scan techniqu propos effici overlap strip base scan reduc intern memori size parallel architectur propos lift base dwt propos modifi strip base scan parallel architectur dwt best memori effici design exist dwt architectur requir chip memori imag parallel process unit lift base dwt architectur literatur reduc critic path dwt architectur decreas memori requir architectur best exist design dwt darji produc best reduc memori requir throughput cycl requir larg chip memori paper propos parallel memori effici lift base dwt architectur requir chip memori produc cycl propos dwt architectur built spatial dwt cdf processor tempor dwt haar processor propos architectur dwt replac multipl oper shift add reduc cpd reduct cpd introduc pipelin process element elimin tempor memori reduc latenc haar wavelet incorpor tempor processor result architectur reduc latenc chip memori increas speed oper compar exist dwt design section provid architectur detail propos dwt spatial tempor processor organ paper theoret background dwt detail descript propos architectur dwt provid iii implement perform comparison final conclud remark theoret background lift base wavelet transform design seri matrix decomposit daubechi sweleden appli flip lift scheme multipli longest delay path elimin shorter critic path origin data dwt denot dwt output detail coeffici approxim coeffici imag process perform row column well eqn design equat flip base lift dwt equat implement propos row processor dwt column processor dwt lift step coeffici scale coeffici constant valu lift base wavelet memori effici easi implement hardwar lift scheme consist three step decompos sampl split predict eqn updat eqn haar wavelet transform orthogon simpl construct provid fast output consid advantag haar wavelet propos architectur haar wavelet perform dwt tempor direct adjac frame swelden develop lift base haar wavelet equat lift scheme haar wavelet transform eqn eqn extract substitut predict updat step eqn develop tempor processor appli dwt tempor direct dimens dwt frame dwt frame haar wavelet haar wavelet haar wavelet haar wavelet lll llh lhl lhh hll hlh hhl hhh dwt row processor transpos unit column processor arrang unit lllhhlhh haar wavelet mem_alpha mem_beta mem_gama figur block diagram dwt low high frequenc coeffici iii propos architectur dwt propos architectur dwt compris parallel spatial processor dwt tempor processor dwt depict fig appli dwt consecut frame spatial processor produc band fed input tempor processor tps perform tempor transform output tps low frequenc frame frame high frequenc frame frame architectur detail spatial processor tempor processor discuss section architectur spatial processor propos parallel memori effici lift base dwt architectur denot spatial processor consist row column processor propos revis version architectur develop propos architectur util strip base scan enabl trade extern memori intern memori reduc critic path stage flip model develop process element develop shift add techniqu place multipli lift base dwt process perform process unit propos architectur fig propos design pes shift reg reg shift add shift add shift add shift add shift scale shift scale reg reg scale figur data flow graph process unit process unit pipelin stage process unit pipelin stage construct pipelin stage reduct cpd modifi reduc cpd adder delay fig number input spatial processor equal equal width strip number parallel process unit pus row processor well column processor design propos architectur parallel process unit structur extend depend extern bandwidth row processor produc intermedi column processor start process intermedi row processor take clock produc temporari column processor take clock dwt output final tempor processor take clock dwt produc dwt output summari propos dwt dwt architectur constant latenc clock cycl imag size number parallel pus detail row processor column processor section row processor imag size extend imag column symmetr extens imag size refer structur strip base scan method propos architectur initi dwt process row wise row processor process column dwt column processor fig general structur pe_alpha pe_beta pe_gama pe_delta shifting_p pe_alpha pe_beta pe_gama pe_delta shifting_p pe_alpha pe_beta pe_gama pe_delta memori _alpha memori _beta memori _gama transpos reg transpos reg transpos reg transpos unit shifting_p pe_alpha pe_beta pe_gama pe_delta shifting_p pe_alpha pe_beta pe_gama pe_delta figur row processor column processor mux mux reg reg reg reg arrang unit figur transpos regist arrang unit row processor number pus consid propos design clock cycl pixel simultan second clock pixel row procedur continu clock till reach bottom row strip pixel continu procedur entir imag consist pipelin stage pipelin stage process process element depict fig stage shift provid partial requir stage alpha likewis process element alpha delta stage stage partial origin output consid alpha provid output correspond eqn partial output requir beta structur pes fig multipl replac shift add techniqu origin multipl factor shift add circuit variat origin adopt extrem small fig time delay shift remain pes delay reduc cpd pes alpha delta divid pipelin stage pipelin stage delay result cpd reduc pipelin stage increas fig output correspond alpha beta gama save memori memori alpha memori beta memori gama fig store output input subsequ column row imag row equival size memori total row memori store output equal output process scale produc output output fed transpos unit transpos unit number transpos regist fig structur transpos regist data altern column processor column processor structur column processor fig match throughput design number pus architectur transpos regist produc pair altern order fed input partial produc consum clock cycl shift regist length need pipelin stage cach partial origin adopt valu multipl origin multipli multipli shift add alpha beta gama delta pipelin stage output band generat interleav pattern output fed arrang unit fig architectur arrang unit output band order simultan regist multiplex multilevel decomposit dwt core fold architectur extern frame buffer band coeffici architectur tempor processor eqn haar wavelet transform depend adjac pixel valu pixel posit adjac frame tempor process spatial processor provid dwt tempor processor start process spatial processor output dwt produc dwt fig requir tempor buffer band coeffici spatial processor direct connect tempor processor design pipelin stage requir pipelin regist frequenc band distinct spatial processor fed tempor processor band spatial processor input tempor processor tempor processor appli haar wavelet band coeffici provid low frequenc band high frequenc band output combin low frequenc band high frequenc band tempor processor provid dwt output form frame frame dwt spatial processor dwt tempor processor implement perform comparison propos dwt architectur describ verilog hdl uniform word length bit maintain design simul verifi xilinx tabl devic utilis summari propos architectur logic util util slice regist number slice lut number fulli lut pair number block ram tabl iii comparison propos dwt architectur exist architectur level paramet zhang mohanti darji yusong propos multipli adder intern memori critic path comput time throughput tabl comparison propos dwt architectur exist architectur level paramet week taghavi darji propos memori requir throughput cycl result comput time frame latenc cycl cycl cycl cycl area slice slice slice lut oper mhz asic mhz mhz mhzfrequenc fpga fpga fpga multipli nil nil adder mac filter bank length haar tabl synthesi design vision comparison propos dwt architectur exist paramet darji propos comb area comb area total cell area oper voltag total dynam power cell leakag power ise simul simul matlab model propos dwt hardwar architectur verifi dwt coeffici rtl simul exact match matlab simul verilog rtl code synthes xilinx ise tool map xilinx programm devic fpga zynq board speed grade tabl devic util summari propos architectur oper maximum frequenc mhz propos architectur synthes synopsi design compil technolog cmos standard cell librari consum power occupi area equival equival gate frequenc mhz comparison perform comparison propos dwt architectur exist architectur figur tabl iii propos processor requir multipli pis number parallel pus adder intern memori critic path delay throughput output cycl comput cycl process imag size compar dwt architectur develop cpd reduc cost small increas hardwar resourc tabl comparison propos dwt architectur exist dwt architectur propos design memori requir high throughput comput time minim latenc compar propos dwt architectur small disadvantag area frequenc compar propos great advantag remain aspect tabl comparison synthesi propos dwt architectur propos occupi cell area includ total chip memori chip memori includ power consumpt propos architectur compar conclus paper propos memori effici high throughput architectur lift base dwt propos architectur implement fpga target zynq famili synthes synopsi design vision asic implement effici design spatial pro cessor tempor processor reduc intern memori latenc cpd complex control unit increas throughput compar exist architectur propos scheme higher perform cost slight increas area propos dwt architectur capabl comput uhd frame second refer dai chen lin novel vlsi architectur multidimension discret wavelet transform ieee transact circuit system video technolog aug cheng parhi high speed vlsi implement discret wavelet transform ieee tran signal process jan mohanti meher memori effici high speed convolut base generic structur multilevel dwt ieee transact circuit system video technolog feb daubechi sweleden factor wavelet transform lift scheme fourier anal appl huang tseng chen flip structur effici vlsi architectur lift base discret wavelet transform ieee tran signal process apr xiong tian liu note flip structur effici vlsi architectur lift base discret wavelet transform ieee transact signal process huang tseng chen analysi vlsi architectur discret wavelet transform ieee tran signal process apr cheng huang ching chung chen chip memori optim scheme vlsi implement base diment discret wavelet transform ieee transact circuit system video technolog jul liao mandal cockburn effici architectur lift base wavelet transform ieee transact signal process chung high perform memori effici pipelin architectur discret wavelet transform codec ieee tran circuit syst video technol dec xiong tian liu effici architectur dimension discret wavelet transform lift scheme ieee transact imag process mar zhang jiang gao liu effici vlsi architectur lift base discret wavelet transform ieee transact circuit system express brief mar mohanti meher memori effici modular vlsi architectur high throughput low latenc implement multilevel lift dwt ieee transact signal process agraw ankit oza sinha merchant chandorkar dual scan parallel flip architectur lift base discret wavelet transform ieee transact circuit system express brief jun mohanti mahajan meher area power effici architectur high throughput implement lift dwt ieee tran circuit syst exp brief jul jong memori effici high throughput architectur lift base multi level dwt ieee transact signal process oct jong memori effici scalabl architectur lift base discret wavelet transform ieee transact circuit system express brief aug qin zhang memori constrain wavelet transform video code boundari effect ieee transact circuit system video technolog sep week bayoumi three dimension discret wavelet transform architectur ieee transact signal process aug taghavi kasaei memori effici algorithm multidimension wavelet transform base lift proc ieee int conf acoust speech signal process icassp dai chen lin novel vlsi architectur multidimension discret wavelet transform ieee transact circuit system video technolog aug das hazra banerje effici architectur discret wavelet transform ieee transact circuit system video technolog feb mohanti meher memori effici architectur dwt overlap group frame ieee transact signal process nov darji shukla merchant chandorkar hardwar effici vlsi architectur discret wavelet transform proc int conf vlsi design int conf embed system jan lift scheme construct second generat wavelet siam journal mathemat analysi 