 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : fulladder
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:17:14 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b (input port)
  Endpoint: sum (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fulladder          ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  b (in)                                   0.00       0.20 r
  U6/Q (XOR2X1)                            0.21       0.41 f
  U4/Q (XOR2X1)                            0.23       0.63 f
  sum (out)                                0.17       0.81 f
  data arrival time                                   0.81
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b (input port)
  Endpoint: carry (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fulladder          ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  b (in)                                   0.00       0.20 r
  U6/Q (XOR2X1)                            0.21       0.41 f
  U5/Q (AO22X1)                            0.19       0.60 f
  carry (out)                              0.17       0.77 f
  data arrival time                                   0.77
  -----------------------------------------------------------
  (Path is unconstrained)


1
