
SAUVC_T1_T8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  0800d768  0800d768  0000e768  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd94  0800dd94  0000f1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dd94  0800dd94  0000ed94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd9c  0800dd9c  0000f1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd9c  0800dd9c  0000ed9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dda0  0800dda0  0000eda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800dda4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1f4  2**0
                  CONTENTS
 10 .bss          00001dc0  200001f4  200001f4  0000f1f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001fb4  20001fb4  0000f1f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011ca7  00000000  00000000  0000f224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002da8  00000000  00000000  00020ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f68  00000000  00000000  00023c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bf8  00000000  00000000  00024be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000237c3  00000000  00000000  000257d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014a57  00000000  00000000  00048f9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf3db  00000000  00000000  0005d9f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012cdcd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000574c  00000000  00000000  0012ce10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  0013255c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d74c 	.word	0x0800d74c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800d74c 	.word	0x0800d74c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	607b      	str	r3, [r7, #4]
 800104a:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <MX_DMA_Init+0xd8>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a32      	ldr	r2, [pc, #200]	@ (8001118 <MX_DMA_Init+0xd8>)
 8001050:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <MX_DMA_Init+0xd8>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	603b      	str	r3, [r7, #0]
 8001066:	4b2c      	ldr	r3, [pc, #176]	@ (8001118 <MX_DMA_Init+0xd8>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106a:	4a2b      	ldr	r2, [pc, #172]	@ (8001118 <MX_DMA_Init+0xd8>)
 800106c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001070:	6313      	str	r3, [r2, #48]	@ 0x30
 8001072:	4b29      	ldr	r3, [pc, #164]	@ (8001118 <MX_DMA_Init+0xd8>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107a:	603b      	str	r3, [r7, #0]
 800107c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	2010      	movs	r0, #16
 8001084:	f003 ffcf 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001088:	2010      	movs	r0, #16
 800108a:	f003 ffe8 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	2011      	movs	r0, #17
 8001094:	f003 ffc7 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001098:	2011      	movs	r0, #17
 800109a:	f003 ffe0 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2039      	movs	r0, #57	@ 0x39
 80010a4:	f003 ffbf 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010a8:	2039      	movs	r0, #57	@ 0x39
 80010aa:	f003 ffd8 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	203a      	movs	r0, #58	@ 0x3a
 80010b4:	f003 ffb7 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010b8:	203a      	movs	r0, #58	@ 0x3a
 80010ba:	f003 ffd0 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	203b      	movs	r0, #59	@ 0x3b
 80010c4:	f003 ffaf 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010c8:	203b      	movs	r0, #59	@ 0x3b
 80010ca:	f003 ffc8 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	203c      	movs	r0, #60	@ 0x3c
 80010d4:	f003 ffa7 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80010d8:	203c      	movs	r0, #60	@ 0x3c
 80010da:	f003 ffc0 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	2044      	movs	r0, #68	@ 0x44
 80010e4:	f003 ff9f 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80010e8:	2044      	movs	r0, #68	@ 0x44
 80010ea:	f003 ffb8 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	2045      	movs	r0, #69	@ 0x45
 80010f4:	f003 ff97 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80010f8:	2045      	movs	r0, #69	@ 0x45
 80010fa:	f003 ffb0 	bl	800505e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2046      	movs	r0, #70	@ 0x46
 8001104:	f003 ff8f 	bl	8005026 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001108:	2046      	movs	r0, #70	@ 0x46
 800110a:	f003 ffa8 	bl	800505e <HAL_NVIC_EnableIRQ>

}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40023800 	.word	0x40023800

0800111c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	2b00      	cmp	r3, #0
 800112c:	db0b      	blt.n	8001146 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	f003 021f 	and.w	r2, r3, #31
 8001134:	4907      	ldr	r1, [pc, #28]	@ (8001154 <__NVIC_EnableIRQ+0x38>)
 8001136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113a:	095b      	lsrs	r3, r3, #5
 800113c:	2001      	movs	r0, #1
 800113e:	fa00 f202 	lsl.w	r2, r0, r2
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001146:	bf00      	nop
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	e000e100 	.word	0xe000e100

08001158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	6039      	str	r1, [r7, #0]
 8001162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	db0a      	blt.n	8001182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	b2da      	uxtb	r2, r3
 8001170:	490c      	ldr	r1, [pc, #48]	@ (80011a4 <__NVIC_SetPriority+0x4c>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	0112      	lsls	r2, r2, #4
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	440b      	add	r3, r1
 800117c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001180:	e00a      	b.n	8001198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	b2da      	uxtb	r2, r3
 8001186:	4908      	ldr	r1, [pc, #32]	@ (80011a8 <__NVIC_SetPriority+0x50>)
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	3b04      	subs	r3, #4
 8001190:	0112      	lsls	r2, r2, #4
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	440b      	add	r3, r1
 8001196:	761a      	strb	r2, [r3, #24]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000e100 	.word	0xe000e100
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <get_port_mask>:
volatile pid_debug_t pid_debug = {0};


// --- Helper Functions ---
static inline uint32_t get_port_mask(uint8_t port)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
    uint32_t mask = 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80011ba:	2300      	movs	r3, #0
 80011bc:	72fb      	strb	r3, [r7, #11]
 80011be:	e011      	b.n	80011e4 <get_port_mask+0x38>
        if (motor_gpio_port[m] == port) {
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	4a0d      	ldr	r2, [pc, #52]	@ (80011f8 <get_port_mask+0x4c>)
 80011c4:	5cd3      	ldrb	r3, [r2, r3]
 80011c6:	79fa      	ldrb	r2, [r7, #7]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d108      	bne.n	80011de <get_port_mask+0x32>
            mask |= (1u << motor_gpio_pin_numbers[m]);
 80011cc:	7afb      	ldrb	r3, [r7, #11]
 80011ce:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <get_port_mask+0x50>)
 80011d0:	5cd3      	ldrb	r3, [r2, r3]
 80011d2:	461a      	mov	r2, r3
 80011d4:	2301      	movs	r3, #1
 80011d6:	4093      	lsls	r3, r2
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	4313      	orrs	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
    for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 80011de:	7afb      	ldrb	r3, [r7, #11]
 80011e0:	3301      	adds	r3, #1
 80011e2:	72fb      	strb	r3, [r7, #11]
 80011e4:	7afb      	ldrb	r3, [r7, #11]
 80011e6:	2b09      	cmp	r3, #9
 80011e8:	d9ea      	bls.n	80011c0 <get_port_mask+0x14>
        }
    }
    return mask;
 80011ea:	68fb      	ldr	r3, [r7, #12]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	0800d83c 	.word	0x0800d83c
 80011fc:	0800d848 	.word	0x0800d848

08001200 <get_all_ports_masks>:

static inline void get_all_ports_masks(uint32_t *maskA, uint32_t *maskB, uint32_t *maskC, uint32_t *maskD, uint32_t *maskE)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
 800120c:	603b      	str	r3, [r7, #0]
    *maskA = get_port_mask(0);  // PA5, PA6
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff ffcc 	bl	80011ac <get_port_mask>
 8001214:	4602      	mov	r2, r0
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	601a      	str	r2, [r3, #0]
    *maskB = get_port_mask(1);  // PB0, PB10
 800121a:	2001      	movs	r0, #1
 800121c:	f7ff ffc6 	bl	80011ac <get_port_mask>
 8001220:	4602      	mov	r2, r0
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	601a      	str	r2, [r3, #0]
    *maskC = get_port_mask(2);  // PC6, PC8
 8001226:	2002      	movs	r0, #2
 8001228:	f7ff ffc0 	bl	80011ac <get_port_mask>
 800122c:	4602      	mov	r2, r0
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	601a      	str	r2, [r3, #0]
    *maskD = get_port_mask(3);  // PD12, PD14
 8001232:	2003      	movs	r0, #3
 8001234:	f7ff ffba 	bl	80011ac <get_port_mask>
 8001238:	4602      	mov	r2, r0
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	601a      	str	r2, [r3, #0]
    *maskE = get_port_mask(4);  // PE9, PE13
 800123e:	2004      	movs	r0, #4
 8001240:	f7ff ffb4 	bl	80011ac <get_port_mask>
 8001244:	4602      	mov	r2, r0
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	601a      	str	r2, [r3, #0]
}
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <preset_bb_Dshot_buffers>:

void preset_bb_Dshot_buffers(void)
{
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b08b      	sub	sp, #44	@ 0x2c
 8001258:	af02      	add	r7, sp, #8
    memset((void*)dshot_bb_buffer_A, 0, sizeof(dshot_bb_buffer_A));
 800125a:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800125e:	2100      	movs	r1, #0
 8001260:	4878      	ldr	r0, [pc, #480]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 8001262:	f008 fa39 	bl	80096d8 <memset>
    memset((void*)dshot_bb_buffer_B, 0, sizeof(dshot_bb_buffer_B));
 8001266:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800126a:	2100      	movs	r1, #0
 800126c:	4876      	ldr	r0, [pc, #472]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 800126e:	f008 fa33 	bl	80096d8 <memset>
    memset((void*)dshot_bb_buffer_C, 0, sizeof(dshot_bb_buffer_C));
 8001272:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001276:	2100      	movs	r1, #0
 8001278:	4874      	ldr	r0, [pc, #464]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 800127a:	f008 fa2d 	bl	80096d8 <memset>
    memset((void*)dshot_bb_buffer_D, 0, sizeof(dshot_bb_buffer_D));
 800127e:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8001282:	2100      	movs	r1, #0
 8001284:	4872      	ldr	r0, [pc, #456]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 8001286:	f008 fa27 	bl	80096d8 <memset>
    memset((void*)dshot_bb_buffer_E, 0, sizeof(dshot_bb_buffer_E));
 800128a:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800128e:	2100      	movs	r1, #0
 8001290:	4870      	ldr	r0, [pc, #448]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 8001292:	f008 fa21 	bl	80096d8 <memset>

    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 8001296:	f107 0408 	add.w	r4, r7, #8
 800129a:	f107 020c 	add.w	r2, r7, #12
 800129e:	f107 0110 	add.w	r1, r7, #16
 80012a2:	f107 0014 	add.w	r0, r7, #20
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	4623      	mov	r3, r4
 80012ac:	f7ff ffa8 	bl	8001200 <get_all_ports_masks>

    dshot_bb_buffer_A[0] = maskA;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	4a64      	ldr	r2, [pc, #400]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 80012b4:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_B[0] = maskB;
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	4a63      	ldr	r2, [pc, #396]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 80012ba:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_C[0] = maskC;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a63      	ldr	r2, [pc, #396]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 80012c0:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_D[0] = maskD;
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	4a62      	ldr	r2, [pc, #392]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 80012c6:	6013      	str	r3, [r2, #0]
    dshot_bb_buffer_E[0] = maskE;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a62      	ldr	r2, [pc, #392]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 80012cc:	6013      	str	r3, [r2, #0]

    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80012ce:	2300      	movs	r3, #0
 80012d0:	83fb      	strh	r3, [r7, #30]
 80012d2:	e079      	b.n	80013c8 <preset_bb_Dshot_buffers+0x174>
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS) + 1;
 80012d4:	8bfb      	ldrh	r3, [r7, #30]
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	3301      	adds	r3, #1
 80012dc:	83bb      	strh	r3, [r7, #28]
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;
 80012de:	8bbb      	ldrh	r3, [r7, #28]
 80012e0:	3306      	adds	r3, #6
 80012e2:	837b      	strh	r3, [r7, #26]

        if (idx_base < DSHOT_BB_BUFFER_LENGTH) {
 80012e4:	8bbb      	ldrh	r3, [r7, #28]
 80012e6:	2b81      	cmp	r3, #129	@ 0x81
 80012e8:	d836      	bhi.n	8001358 <preset_bb_Dshot_buffers+0x104>
            dshot_bb_buffer_A[idx_base] |= (maskA << 16);
 80012ea:	8bbb      	ldrh	r3, [r7, #28]
 80012ec:	4a55      	ldr	r2, [pc, #340]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 80012ee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	041a      	lsls	r2, r3, #16
 80012f6:	8bbb      	ldrh	r3, [r7, #28]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	4952      	ldr	r1, [pc, #328]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 80012fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_base] |= (maskB << 16);
 8001300:	8bbb      	ldrh	r3, [r7, #28]
 8001302:	4a51      	ldr	r2, [pc, #324]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 8001304:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	041a      	lsls	r2, r3, #16
 800130c:	8bbb      	ldrh	r3, [r7, #28]
 800130e:	430a      	orrs	r2, r1
 8001310:	494d      	ldr	r1, [pc, #308]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 8001312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_base] |= (maskC << 16);
 8001316:	8bbb      	ldrh	r3, [r7, #28]
 8001318:	4a4c      	ldr	r2, [pc, #304]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 800131a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	041a      	lsls	r2, r3, #16
 8001322:	8bbb      	ldrh	r3, [r7, #28]
 8001324:	430a      	orrs	r2, r1
 8001326:	4949      	ldr	r1, [pc, #292]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 8001328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_base] |= (maskD << 16);
 800132c:	8bbb      	ldrh	r3, [r7, #28]
 800132e:	4a48      	ldr	r2, [pc, #288]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 8001330:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	041a      	lsls	r2, r3, #16
 8001338:	8bbb      	ldrh	r3, [r7, #28]
 800133a:	430a      	orrs	r2, r1
 800133c:	4944      	ldr	r1, [pc, #272]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 800133e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_base] |= (maskE << 16);
 8001342:	8bbb      	ldrh	r3, [r7, #28]
 8001344:	4a43      	ldr	r2, [pc, #268]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 8001346:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	041a      	lsls	r2, r3, #16
 800134e:	8bbb      	ldrh	r3, [r7, #28]
 8001350:	430a      	orrs	r2, r1
 8001352:	4940      	ldr	r1, [pc, #256]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 8001354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
 8001358:	8b7b      	ldrh	r3, [r7, #26]
 800135a:	2b81      	cmp	r3, #129	@ 0x81
 800135c:	d831      	bhi.n	80013c2 <preset_bb_Dshot_buffers+0x16e>
            dshot_bb_buffer_A[idx_end] |= maskA;
 800135e:	8b7b      	ldrh	r3, [r7, #26]
 8001360:	4a38      	ldr	r2, [pc, #224]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 8001362:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	8b7b      	ldrh	r3, [r7, #26]
 800136a:	430a      	orrs	r2, r1
 800136c:	4935      	ldr	r1, [pc, #212]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 800136e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_B[idx_end] |= maskB;
 8001372:	8b7b      	ldrh	r3, [r7, #26]
 8001374:	4a34      	ldr	r2, [pc, #208]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 8001376:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	8b7b      	ldrh	r3, [r7, #26]
 800137e:	430a      	orrs	r2, r1
 8001380:	4931      	ldr	r1, [pc, #196]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_C[idx_end] |= maskC;
 8001386:	8b7b      	ldrh	r3, [r7, #26]
 8001388:	4a30      	ldr	r2, [pc, #192]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 800138a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800138e:	68fa      	ldr	r2, [r7, #12]
 8001390:	8b7b      	ldrh	r3, [r7, #26]
 8001392:	430a      	orrs	r2, r1
 8001394:	492d      	ldr	r1, [pc, #180]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_D[idx_end] |= maskD;
 800139a:	8b7b      	ldrh	r3, [r7, #26]
 800139c:	4a2c      	ldr	r2, [pc, #176]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 800139e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80013a2:	68ba      	ldr	r2, [r7, #8]
 80013a4:	8b7b      	ldrh	r3, [r7, #26]
 80013a6:	430a      	orrs	r2, r1
 80013a8:	4929      	ldr	r1, [pc, #164]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 80013aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            dshot_bb_buffer_E[idx_end] |= maskE;
 80013ae:	8b7b      	ldrh	r3, [r7, #26]
 80013b0:	4a28      	ldr	r2, [pc, #160]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 80013b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	8b7b      	ldrh	r3, [r7, #26]
 80013ba:	430a      	orrs	r2, r1
 80013bc:	4925      	ldr	r1, [pc, #148]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 80013be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 80013c2:	8bfb      	ldrh	r3, [r7, #30]
 80013c4:	3301      	adds	r3, #1
 80013c6:	83fb      	strh	r3, [r7, #30]
 80013c8:	8bfb      	ldrh	r3, [r7, #30]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	d982      	bls.n	80012d4 <preset_bb_Dshot_buffers+0x80>
        }
    }

    dshot_bb_buffer_A[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(0);
 80013ce:	2000      	movs	r0, #0
 80013d0:	f7ff feec 	bl	80011ac <get_port_mask>
 80013d4:	4602      	mov	r2, r0
 80013d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 80013d8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80013dc:	4313      	orrs	r3, r2
 80013de:	4a19      	ldr	r2, [pc, #100]	@ (8001444 <preset_bb_Dshot_buffers+0x1f0>)
 80013e0:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_B[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(1);
 80013e4:	2001      	movs	r0, #1
 80013e6:	f7ff fee1 	bl	80011ac <get_port_mask>
 80013ea:	4602      	mov	r2, r0
 80013ec:	4b16      	ldr	r3, [pc, #88]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 80013ee:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80013f2:	4313      	orrs	r3, r2
 80013f4:	4a14      	ldr	r2, [pc, #80]	@ (8001448 <preset_bb_Dshot_buffers+0x1f4>)
 80013f6:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_C[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(2);
 80013fa:	2002      	movs	r0, #2
 80013fc:	f7ff fed6 	bl	80011ac <get_port_mask>
 8001400:	4602      	mov	r2, r0
 8001402:	4b12      	ldr	r3, [pc, #72]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 8001404:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001408:	4313      	orrs	r3, r2
 800140a:	4a10      	ldr	r2, [pc, #64]	@ (800144c <preset_bb_Dshot_buffers+0x1f8>)
 800140c:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_D[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(3);
 8001410:	2003      	movs	r0, #3
 8001412:	f7ff fecb 	bl	80011ac <get_port_mask>
 8001416:	4602      	mov	r2, r0
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 800141a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800141e:	4313      	orrs	r3, r2
 8001420:	4a0b      	ldr	r2, [pc, #44]	@ (8001450 <preset_bb_Dshot_buffers+0x1fc>)
 8001422:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    dshot_bb_buffer_E[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(4);
 8001426:	2004      	movs	r0, #4
 8001428:	f7ff fec0 	bl	80011ac <get_port_mask>
 800142c:	4602      	mov	r2, r0
 800142e:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 8001430:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001434:	4313      	orrs	r3, r2
 8001436:	4a07      	ldr	r2, [pc, #28]	@ (8001454 <preset_bb_Dshot_buffers+0x200>)
 8001438:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
}
 800143c:	bf00      	nop
 800143e:	3724      	adds	r7, #36	@ 0x24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd90      	pop	{r4, r7, pc}
 8001444:	2000032c 	.word	0x2000032c
 8001448:	2000075c 	.word	0x2000075c
 800144c:	20000b8c 	.word	0x20000b8c
 8001450:	20000fbc 	.word	0x20000fbc
 8001454:	200013ec 	.word	0x200013ec

08001458 <fill_bb_Dshot_buffers>:

void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT])
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
    preset_bb_Dshot_buffers();
 8001460:	f7ff fef8 	bl	8001254 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001464:	2300      	movs	r3, #0
 8001466:	77fb      	strb	r3, [r7, #31]
 8001468:	e0d7      	b.n	800161a <fill_bb_Dshot_buffers+0x1c2>
        uint16_t idx_base = bit * DSHOT_BB_FRAME_SECTIONS;
 800146a:	7ffb      	ldrb	r3, [r7, #31]
 800146c:	b29b      	uxth	r3, r3
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	83bb      	strh	r3, [r7, #28]
        uint8_t bit_pos = 15 - bit;
 8001472:	7ffb      	ldrb	r3, [r7, #31]
 8001474:	f1c3 030f 	rsb	r3, r3, #15
 8001478:	76fb      	strb	r3, [r7, #27]
        uint16_t idx_one = idx_base + DSHOT_BB_1_LENGTH;
 800147a:	8bbb      	ldrh	r3, [r7, #28]
 800147c:	3306      	adds	r3, #6
 800147e:	833b      	strh	r3, [r7, #24]
        uint16_t idx_zero = idx_base + DSHOT_BB_0_LENGTH;
 8001480:	8bbb      	ldrh	r3, [r7, #28]
 8001482:	3304      	adds	r3, #4
 8001484:	82fb      	strh	r3, [r7, #22]

        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001486:	2300      	movs	r3, #0
 8001488:	77bb      	strb	r3, [r7, #30]
 800148a:	e0bf      	b.n	800160c <fill_bb_Dshot_buffers+0x1b4>
            uint8_t port = motor_gpio_port[m];
 800148c:	7fbb      	ldrb	r3, [r7, #30]
 800148e:	4a67      	ldr	r2, [pc, #412]	@ (800162c <fill_bb_Dshot_buffers+0x1d4>)
 8001490:	5cd3      	ldrb	r3, [r2, r3]
 8001492:	757b      	strb	r3, [r7, #21]
            uint32_t pin_mask = (1u << motor_gpio_pin_numbers[m]);
 8001494:	7fbb      	ldrb	r3, [r7, #30]
 8001496:	4a66      	ldr	r2, [pc, #408]	@ (8001630 <fill_bb_Dshot_buffers+0x1d8>)
 8001498:	5cd3      	ldrb	r3, [r2, r3]
 800149a:	461a      	mov	r2, r3
 800149c:	2301      	movs	r3, #1
 800149e:	4093      	lsls	r3, r2
 80014a0:	613b      	str	r3, [r7, #16]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 80014a2:	7fbb      	ldrb	r3, [r7, #30]
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	881b      	ldrh	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	7efb      	ldrb	r3, [r7, #27]
 80014b0:	fa42 f303 	asr.w	r3, r2, r3
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	bf14      	ite	ne
 80014bc:	2301      	movne	r3, #1
 80014be:	2300      	moveq	r3, #0
 80014c0:	73fb      	strb	r3, [r7, #15]

            if (!is_one) {
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	f083 0301 	eor.w	r3, r3, #1
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 809b 	beq.w	8001606 <fill_bb_Dshot_buffers+0x1ae>
                if (idx_one < DSHOT_BB_BUFFER_LENGTH) {
 80014d0:	8b3b      	ldrh	r3, [r7, #24]
 80014d2:	2b81      	cmp	r3, #129	@ 0x81
 80014d4:	d84c      	bhi.n	8001570 <fill_bb_Dshot_buffers+0x118>
                    switch(port) {
 80014d6:	7d7b      	ldrb	r3, [r7, #21]
 80014d8:	2b04      	cmp	r3, #4
 80014da:	d849      	bhi.n	8001570 <fill_bb_Dshot_buffers+0x118>
 80014dc:	a201      	add	r2, pc, #4	@ (adr r2, 80014e4 <fill_bb_Dshot_buffers+0x8c>)
 80014de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e2:	bf00      	nop
 80014e4:	080014f9 	.word	0x080014f9
 80014e8:	08001511 	.word	0x08001511
 80014ec:	08001529 	.word	0x08001529
 80014f0:	08001541 	.word	0x08001541
 80014f4:	08001559 	.word	0x08001559
                        case 0: dshot_bb_buffer_A[idx_one] &= ~pin_mask; break;
 80014f8:	8b3b      	ldrh	r3, [r7, #24]
 80014fa:	4a4e      	ldr	r2, [pc, #312]	@ (8001634 <fill_bb_Dshot_buffers+0x1dc>)
 80014fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	43da      	mvns	r2, r3
 8001504:	8b3b      	ldrh	r3, [r7, #24]
 8001506:	400a      	ands	r2, r1
 8001508:	494a      	ldr	r1, [pc, #296]	@ (8001634 <fill_bb_Dshot_buffers+0x1dc>)
 800150a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800150e:	e02f      	b.n	8001570 <fill_bb_Dshot_buffers+0x118>
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
 8001510:	8b3b      	ldrh	r3, [r7, #24]
 8001512:	4a49      	ldr	r2, [pc, #292]	@ (8001638 <fill_bb_Dshot_buffers+0x1e0>)
 8001514:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	43da      	mvns	r2, r3
 800151c:	8b3b      	ldrh	r3, [r7, #24]
 800151e:	400a      	ands	r2, r1
 8001520:	4945      	ldr	r1, [pc, #276]	@ (8001638 <fill_bb_Dshot_buffers+0x1e0>)
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001526:	e023      	b.n	8001570 <fill_bb_Dshot_buffers+0x118>
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
 8001528:	8b3b      	ldrh	r3, [r7, #24]
 800152a:	4a44      	ldr	r2, [pc, #272]	@ (800163c <fill_bb_Dshot_buffers+0x1e4>)
 800152c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	43da      	mvns	r2, r3
 8001534:	8b3b      	ldrh	r3, [r7, #24]
 8001536:	400a      	ands	r2, r1
 8001538:	4940      	ldr	r1, [pc, #256]	@ (800163c <fill_bb_Dshot_buffers+0x1e4>)
 800153a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800153e:	e017      	b.n	8001570 <fill_bb_Dshot_buffers+0x118>
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
 8001540:	8b3b      	ldrh	r3, [r7, #24]
 8001542:	4a3f      	ldr	r2, [pc, #252]	@ (8001640 <fill_bb_Dshot_buffers+0x1e8>)
 8001544:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	43da      	mvns	r2, r3
 800154c:	8b3b      	ldrh	r3, [r7, #24]
 800154e:	400a      	ands	r2, r1
 8001550:	493b      	ldr	r1, [pc, #236]	@ (8001640 <fill_bb_Dshot_buffers+0x1e8>)
 8001552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001556:	e00b      	b.n	8001570 <fill_bb_Dshot_buffers+0x118>
                        case 4: dshot_bb_buffer_E[idx_one] &= ~pin_mask; break;
 8001558:	8b3b      	ldrh	r3, [r7, #24]
 800155a:	4a3a      	ldr	r2, [pc, #232]	@ (8001644 <fill_bb_Dshot_buffers+0x1ec>)
 800155c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	43da      	mvns	r2, r3
 8001564:	8b3b      	ldrh	r3, [r7, #24]
 8001566:	400a      	ands	r2, r1
 8001568:	4936      	ldr	r1, [pc, #216]	@ (8001644 <fill_bb_Dshot_buffers+0x1ec>)
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800156e:	bf00      	nop
                    }
                }
                if (idx_zero < DSHOT_BB_BUFFER_LENGTH) {
 8001570:	8afb      	ldrh	r3, [r7, #22]
 8001572:	2b81      	cmp	r3, #129	@ 0x81
 8001574:	d847      	bhi.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
                    switch(port) {
 8001576:	7d7b      	ldrb	r3, [r7, #21]
 8001578:	2b04      	cmp	r3, #4
 800157a:	d844      	bhi.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
 800157c:	a201      	add	r2, pc, #4	@ (adr r2, 8001584 <fill_bb_Dshot_buffers+0x12c>)
 800157e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001582:	bf00      	nop
 8001584:	08001599 	.word	0x08001599
 8001588:	080015af 	.word	0x080015af
 800158c:	080015c5 	.word	0x080015c5
 8001590:	080015db 	.word	0x080015db
 8001594:	080015f1 	.word	0x080015f1
                        case 0: dshot_bb_buffer_A[idx_zero] |= pin_mask; break;
 8001598:	8afb      	ldrh	r3, [r7, #22]
 800159a:	4a26      	ldr	r2, [pc, #152]	@ (8001634 <fill_bb_Dshot_buffers+0x1dc>)
 800159c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80015a0:	8afb      	ldrh	r3, [r7, #22]
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	4923      	ldr	r1, [pc, #140]	@ (8001634 <fill_bb_Dshot_buffers+0x1dc>)
 80015a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80015ac:	e02b      	b.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
                        case 1: dshot_bb_buffer_B[idx_zero] |= pin_mask; break;
 80015ae:	8afb      	ldrh	r3, [r7, #22]
 80015b0:	4a21      	ldr	r2, [pc, #132]	@ (8001638 <fill_bb_Dshot_buffers+0x1e0>)
 80015b2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80015b6:	8afb      	ldrh	r3, [r7, #22]
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	491e      	ldr	r1, [pc, #120]	@ (8001638 <fill_bb_Dshot_buffers+0x1e0>)
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80015c2:	e020      	b.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
                        case 2: dshot_bb_buffer_C[idx_zero] |= pin_mask; break;
 80015c4:	8afb      	ldrh	r3, [r7, #22]
 80015c6:	4a1d      	ldr	r2, [pc, #116]	@ (800163c <fill_bb_Dshot_buffers+0x1e4>)
 80015c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80015cc:	8afb      	ldrh	r3, [r7, #22]
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	430a      	orrs	r2, r1
 80015d2:	491a      	ldr	r1, [pc, #104]	@ (800163c <fill_bb_Dshot_buffers+0x1e4>)
 80015d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80015d8:	e015      	b.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
                        case 3: dshot_bb_buffer_D[idx_zero] |= pin_mask; break;
 80015da:	8afb      	ldrh	r3, [r7, #22]
 80015dc:	4a18      	ldr	r2, [pc, #96]	@ (8001640 <fill_bb_Dshot_buffers+0x1e8>)
 80015de:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80015e2:	8afb      	ldrh	r3, [r7, #22]
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	430a      	orrs	r2, r1
 80015e8:	4915      	ldr	r1, [pc, #84]	@ (8001640 <fill_bb_Dshot_buffers+0x1e8>)
 80015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80015ee:	e00a      	b.n	8001606 <fill_bb_Dshot_buffers+0x1ae>
                        case 4: dshot_bb_buffer_E[idx_zero] |= pin_mask; break;
 80015f0:	8afb      	ldrh	r3, [r7, #22]
 80015f2:	4a14      	ldr	r2, [pc, #80]	@ (8001644 <fill_bb_Dshot_buffers+0x1ec>)
 80015f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80015f8:	8afb      	ldrh	r3, [r7, #22]
 80015fa:	693a      	ldr	r2, [r7, #16]
 80015fc:	430a      	orrs	r2, r1
 80015fe:	4911      	ldr	r1, [pc, #68]	@ (8001644 <fill_bb_Dshot_buffers+0x1ec>)
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001604:	bf00      	nop
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001606:	7fbb      	ldrb	r3, [r7, #30]
 8001608:	3301      	adds	r3, #1
 800160a:	77bb      	strb	r3, [r7, #30]
 800160c:	7fbb      	ldrb	r3, [r7, #30]
 800160e:	2b09      	cmp	r3, #9
 8001610:	f67f af3c 	bls.w	800148c <fill_bb_Dshot_buffers+0x34>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001614:	7ffb      	ldrb	r3, [r7, #31]
 8001616:	3301      	adds	r3, #1
 8001618:	77fb      	strb	r3, [r7, #31]
 800161a:	7ffb      	ldrb	r3, [r7, #31]
 800161c:	2b0f      	cmp	r3, #15
 800161e:	f67f af24 	bls.w	800146a <fill_bb_Dshot_buffers+0x12>
                    }
                }
            }
        }
    }
}
 8001622:	bf00      	nop
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	0800d83c 	.word	0x0800d83c
 8001630:	0800d848 	.word	0x0800d848
 8001634:	2000032c 	.word	0x2000032c
 8001638:	2000075c 	.word	0x2000075c
 800163c:	20000b8c 	.word	0x20000b8c
 8001640:	20000fbc 	.word	0x20000fbc
 8001644:	200013ec 	.word	0x200013ec

08001648 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	460a      	mov	r2, r1
 8001652:	80fb      	strh	r3, [r7, #6]
 8001654:	4613      	mov	r3, r2
 8001656:	717b      	strb	r3, [r7, #5]
    value = (value << 1) | (telemetry ? 1 : 0);
 8001658:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	b21a      	sxth	r2, r3
 8001660:	797b      	ldrb	r3, [r7, #5]
 8001662:	b21b      	sxth	r3, r3
 8001664:	4313      	orrs	r3, r2
 8001666:	b21b      	sxth	r3, r3
 8001668:	80fb      	strh	r3, [r7, #6]
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	b29a      	uxth	r2, r3
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	4053      	eors	r3, r2
 8001674:	b29a      	uxth	r2, r3
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	0a1b      	lsrs	r3, r3, #8
 800167a:	b29b      	uxth	r3, r3
 800167c:	4053      	eors	r3, r2
 800167e:	b29b      	uxth	r3, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	f003 030f 	and.w	r3, r3, #15
 8001688:	81fb      	strh	r3, [r7, #14]
    return (value << 4) | crc;
 800168a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168e:	011b      	lsls	r3, r3, #4
 8001690:	b21a      	sxth	r2, r3
 8001692:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001696:	4313      	orrs	r3, r2
 8001698:	b21b      	sxth	r3, r3
 800169a:	b29b      	uxth	r3, r3
}
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <set_idle_on_ports>:

void set_idle_on_ports(void)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b089      	sub	sp, #36	@ 0x24
 80016ac:	af02      	add	r7, sp, #8
    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);
 80016ae:	f107 0408 	add.w	r4, r7, #8
 80016b2:	f107 020c 	add.w	r2, r7, #12
 80016b6:	f107 0110 	add.w	r1, r7, #16
 80016ba:	f107 0014 	add.w	r0, r7, #20
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	4623      	mov	r3, r4
 80016c4:	f7ff fd9c 	bl	8001200 <get_all_ports_masks>

    if (maskA) GPIOA->BSRR = maskA;
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d002      	beq.n	80016d4 <set_idle_on_ports+0x2c>
 80016ce:	4a0f      	ldr	r2, [pc, #60]	@ (800170c <set_idle_on_ports+0x64>)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	6193      	str	r3, [r2, #24]
    if (maskB) GPIOB->BSRR = maskB;
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d002      	beq.n	80016e0 <set_idle_on_ports+0x38>
 80016da:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <set_idle_on_ports+0x68>)
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	6193      	str	r3, [r2, #24]
    if (maskC) GPIOC->BSRR = maskC;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d002      	beq.n	80016ec <set_idle_on_ports+0x44>
 80016e6:	4a0b      	ldr	r2, [pc, #44]	@ (8001714 <set_idle_on_ports+0x6c>)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6193      	str	r3, [r2, #24]
    if (maskD) GPIOD->BSRR = maskD;
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <set_idle_on_ports+0x50>
 80016f2:	4a09      	ldr	r2, [pc, #36]	@ (8001718 <set_idle_on_ports+0x70>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	6193      	str	r3, [r2, #24]
    if (maskE) GPIOE->BSRR = maskE;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <set_idle_on_ports+0x5c>
 80016fe:	4a07      	ldr	r2, [pc, #28]	@ (800171c <set_idle_on_ports+0x74>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6193      	str	r3, [r2, #24]
}
 8001704:	bf00      	nop
 8001706:	371c      	adds	r7, #28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd90      	pop	{r4, r7, pc}
 800170c:	40020000 	.word	0x40020000
 8001710:	40020400 	.word	0x40020400
 8001714:	40020800 	.word	0x40020800
 8001718:	40020c00 	.word	0x40020c00
 800171c:	40021000 	.word	0x40021000

08001720 <update_motors_Tx_Only>:

// --- Updated update_motors_Tx_Only (Coordinates all pairs A-E) ---
void update_motors_Tx_Only(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
    set_idle_on_ports();
 8001724:	f7ff ffc0 	bl	80016a8 <set_idle_on_ports>
    fill_bb_Dshot_buffers(motor_values);
 8001728:	483a      	ldr	r0, [pc, #232]	@ (8001814 <update_motors_Tx_Only+0xf4>)
 800172a:	f7ff fe95 	bl	8001458 <fill_bb_Dshot_buffers>

    // Reset reception flags
    bdshot_reception_A = true;
 800172e:	4b3a      	ldr	r3, [pc, #232]	@ (8001818 <update_motors_Tx_Only+0xf8>)
 8001730:	2201      	movs	r2, #1
 8001732:	701a      	strb	r2, [r3, #0]
    bdshot_reception_B = true;
 8001734:	4b39      	ldr	r3, [pc, #228]	@ (800181c <update_motors_Tx_Only+0xfc>)
 8001736:	2201      	movs	r2, #1
 8001738:	701a      	strb	r2, [r3, #0]
    bdshot_reception_C = true;
 800173a:	4b39      	ldr	r3, [pc, #228]	@ (8001820 <update_motors_Tx_Only+0x100>)
 800173c:	2201      	movs	r2, #1
 800173e:	701a      	strb	r2, [r3, #0]
    bdshot_reception_D = true;
 8001740:	4b38      	ldr	r3, [pc, #224]	@ (8001824 <update_motors_Tx_Only+0x104>)
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
    bdshot_reception_E = true;
 8001746:	4b38      	ldr	r3, [pc, #224]	@ (8001828 <update_motors_Tx_Only+0x108>)
 8001748:	2201      	movs	r2, #1
 800174a:	701a      	strb	r2, [r3, #0]

    // Configure all pairs
    dshot_A_tx_configuration();
 800174c:	f000 ff2c 	bl	80025a8 <dshot_A_tx_configuration>
    dshot_B_tx_configuration();
 8001750:	f001 f856 	bl	8002800 <dshot_B_tx_configuration>
    dshot_C_tx_configuration();
 8001754:	f001 f982 	bl	8002a5c <dshot_C_tx_configuration>
    dshot_D_tx_configuration();
 8001758:	f001 faa4 	bl	8002ca4 <dshot_D_tx_configuration>
    dshot_E_tx_configuration();
 800175c:	f001 fbc2 	bl	8002ee4 <dshot_E_tx_configuration>

    // --- Start Sequence for TIM1 pairs (A, B, C, D) ---
    TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001760:	4b32      	ldr	r3, [pc, #200]	@ (800182c <update_motors_Tx_Only+0x10c>)
 8001762:	2222      	movs	r2, #34	@ 0x22
 8001764:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = 1; // Trigger CC1 DMA
 8001766:	4b31      	ldr	r3, [pc, #196]	@ (800182c <update_motors_Tx_Only+0x10c>)
 8001768:	2201      	movs	r2, #1
 800176a:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // Trigger CC3 DMA
 800176c:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <update_motors_Tx_Only+0x10c>)
 800176e:	2201      	movs	r2, #1
 8001770:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // Trigger CC4/COM DMA
 8001772:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <update_motors_Tx_Only+0x10c>)
 8001774:	2201      	movs	r2, #1
 8001776:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->EGR |= TIM_EGR_UG | TIM_EGR_COMG;
 8001778:	4b2c      	ldr	r3, [pc, #176]	@ (800182c <update_motors_Tx_Only+0x10c>)
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <update_motors_Tx_Only+0x10c>)
 800177e:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 8001782:	6153      	str	r3, [r2, #20]
    //TIM1->CNT = 0;             // Ensure counter is explicitly at 0
    // Enable all required DMA triggers for TIM1
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;// 4
 8001784:	4b29      	ldr	r3, [pc, #164]	@ (800182c <update_motors_Tx_Only+0x10c>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	4a28      	ldr	r2, [pc, #160]	@ (800182c <update_motors_Tx_Only+0x10c>)
 800178a:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 800178e:	60d3      	str	r3, [r2, #12]

    // --- Start Sequence for TIM8 pair (E) ---
    TIM8->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001790:	4b27      	ldr	r3, [pc, #156]	@ (8001830 <update_motors_Tx_Only+0x110>)
 8001792:	2222      	movs	r2, #34	@ 0x22
 8001794:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8001796:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <update_motors_Tx_Only+0x110>)
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	4a25      	ldr	r2, [pc, #148]	@ (8001830 <update_motors_Tx_Only+0x110>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6153      	str	r3, [r2, #20]
    TIM8->DIER |= TIM_DIER_UDE; // 4
 80017a2:	4b23      	ldr	r3, [pc, #140]	@ (8001830 <update_motors_Tx_Only+0x110>)
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	4a22      	ldr	r2, [pc, #136]	@ (8001830 <update_motors_Tx_Only+0x110>)
 80017a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017ac:	60d3      	str	r3, [r2, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017ae:	f3bf 8f4f 	dsb	sy
}
 80017b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017b4:	f3bf 8f6f 	isb	sy
}
 80017b8:	bf00      	nop

    __DSB(); __ISB();

    // Enable Timers SECOND
       TIM1->CR1 |= TIM_CR1_CEN;
 80017ba:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <update_motors_Tx_Only+0x10c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a1b      	ldr	r2, [pc, #108]	@ (800182c <update_motors_Tx_Only+0x10c>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6013      	str	r3, [r2, #0]
       TIM8->CR1 |= TIM_CR1_CEN;
 80017c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <update_motors_Tx_Only+0x110>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a19      	ldr	r2, [pc, #100]	@ (8001830 <update_motors_Tx_Only+0x110>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6013      	str	r3, [r2, #0]

    // Enable DMA Streams FIRST
    DMA2_Stream5->CR |= DMA_SxCR_EN; // Port A (TIM1_UP)
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <update_motors_Tx_Only+0x114>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a17      	ldr	r2, [pc, #92]	@ (8001834 <update_motors_Tx_Only+0x114>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6013      	str	r3, [r2, #0]
    DMA2_Stream4->CR |= DMA_SxCR_EN; // Port B (TIM1_CH4/COM)
 80017de:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <update_motors_Tx_Only+0x118>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a15      	ldr	r2, [pc, #84]	@ (8001838 <update_motors_Tx_Only+0x118>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6013      	str	r3, [r2, #0]
    DMA2_Stream3->CR |= DMA_SxCR_EN; // Port C (TIM1_CH1)
 80017ea:	4b14      	ldr	r3, [pc, #80]	@ (800183c <update_motors_Tx_Only+0x11c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a13      	ldr	r2, [pc, #76]	@ (800183c <update_motors_Tx_Only+0x11c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	6013      	str	r3, [r2, #0]
    DMA2_Stream6->CR |= DMA_SxCR_EN; // Port D (TIM1_CH3)
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <update_motors_Tx_Only+0x120>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <update_motors_Tx_Only+0x120>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR |= DMA_SxCR_EN; // Port E (TIM8_UP)
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <update_motors_Tx_Only+0x124>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a0f      	ldr	r2, [pc, #60]	@ (8001844 <update_motors_Tx_Only+0x124>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6013      	str	r3, [r2, #0]


}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200002d8 	.word	0x200002d8
 8001818:	2000000c 	.word	0x2000000c
 800181c:	2000000d 	.word	0x2000000d
 8001820:	2000000e 	.word	0x2000000e
 8001824:	2000000f 	.word	0x2000000f
 8001828:	20000010 	.word	0x20000010
 800182c:	40010000 	.word	0x40010000
 8001830:	40010400 	.word	0x40010400
 8001834:	40026488 	.word	0x40026488
 8001838:	40026470 	.word	0x40026470
 800183c:	40026458 	.word	0x40026458
 8001840:	400264a0 	.word	0x400264a0
 8001844:	40026428 	.word	0x40026428

08001848 <setup_Dshot_Tx_Only>:

// --- Updated setup_Dshot_Tx_Only (Configuration for all pairs) ---
void setup_Dshot_Tx_Only(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	4b9a      	ldr	r3, [pc, #616]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a99      	ldr	r2, [pc, #612]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b97      	ldr	r3, [pc, #604]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	4b93      	ldr	r3, [pc, #588]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	4a92      	ldr	r2, [pc, #584]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	@ 0x30
 800187a:	4b90      	ldr	r3, [pc, #576]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b8c      	ldr	r3, [pc, #560]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a8b      	ldr	r2, [pc, #556]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b89      	ldr	r3, [pc, #548]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	4b85      	ldr	r3, [pc, #532]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	4a84      	ldr	r2, [pc, #528]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018ac:	f043 0308 	orr.w	r3, r3, #8
 80018b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b2:	4b82      	ldr	r3, [pc, #520]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	f003 0308 	and.w	r3, r3, #8
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4b7e      	ldr	r3, [pc, #504]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c6:	4a7d      	ldr	r2, [pc, #500]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018c8:	f043 0310 	orr.w	r3, r3, #16
 80018cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ce:	4b7b      	ldr	r3, [pc, #492]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]

    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM8EN;
 80018da:	4b78      	ldr	r3, [pc, #480]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018de:	4a77      	ldr	r2, [pc, #476]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018e0:	f043 0303 	orr.w	r3, r3, #3
 80018e4:	6453      	str	r3, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80018e6:	4b75      	ldr	r3, [pc, #468]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a74      	ldr	r2, [pc, #464]	@ (8001abc <setup_Dshot_Tx_Only+0x274>)
 80018ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30

    // --- TIM1 SETUP (For pairs A, B, C, D) ---
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 80018f2:	4b73      	ldr	r3, [pc, #460]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 80018f4:	2284      	movs	r2, #132	@ 0x84
 80018f6:	601a      	str	r2, [r3, #0]
    TIM1->PSC = 0;
 80018f8:	4b71      	ldr	r3, [pc, #452]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 80018fe:	4b70      	ldr	r3, [pc, #448]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001900:	2222      	movs	r2, #34	@ 0x22
 8001902:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 8001904:	4b6e      	ldr	r3, [pc, #440]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001906:	2223      	movs	r2, #35	@ 0x23
 8001908:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // For Port D
 800190a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800190c:	2201      	movs	r2, #1
 800190e:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // For Port B
 8001910:	4b6b      	ldr	r3, [pc, #428]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001912:	2201      	movs	r2, #1
 8001914:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->CR2 = TIM_CR2_MMS_1; // Update Event is TRGO
 8001916:	4b6a      	ldr	r3, [pc, #424]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001918:	2220      	movs	r2, #32
 800191a:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;
 800191c:	4b68      	ldr	r3, [pc, #416]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4a67      	ldr	r2, [pc, #412]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001922:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 8001926:	60d3      	str	r3, [r2, #12]

    // Configure Commutation Event for Port B
    TIM1->CCMR2 &= ~TIM_CCMR2_OC4M;
 8001928:	4b65      	ldr	r3, [pc, #404]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	4a64      	ldr	r2, [pc, #400]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800192e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001932:	61d3      	str	r3, [r2, #28]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 8001934:	4b62      	ldr	r3, [pc, #392]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	4a61      	ldr	r2, [pc, #388]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800193a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800193e:	61d3      	str	r3, [r2, #28]
    TIM1->CCER |= TIM_CCER_CC4E;
 8001940:	4b5f      	ldr	r3, [pc, #380]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	4a5e      	ldr	r2, [pc, #376]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001946:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800194a:	6213      	str	r3, [r2, #32]
    TIM1->BDTR |= TIM_BDTR_MOE;
 800194c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800194e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001950:	4a5b      	ldr	r2, [pc, #364]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001956:	6453      	str	r3, [r2, #68]	@ 0x44

    TIM1->EGR |= TIM_EGR_UG;
 8001958:	4b59      	ldr	r3, [pc, #356]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	4a58      	ldr	r2, [pc, #352]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800195e:	f043 0301 	orr.w	r3, r3, #1
 8001962:	6153      	str	r3, [r2, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 8001964:	4b56      	ldr	r3, [pc, #344]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	4a55      	ldr	r2, [pc, #340]	@ (8001ac0 <setup_Dshot_Tx_Only+0x278>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6113      	str	r3, [r2, #16]

    // --- TIM8 SETUP (For pair E) ---
    TIM8->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001970:	4b54      	ldr	r3, [pc, #336]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001972:	2284      	movs	r2, #132	@ 0x84
 8001974:	601a      	str	r2, [r3, #0]
    TIM8->PSC = 0;
 8001976:	4b53      	ldr	r3, [pc, #332]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001978:	2200      	movs	r2, #0
 800197a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 800197c:	4b51      	ldr	r3, [pc, #324]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 800197e:	2222      	movs	r2, #34	@ 0x22
 8001980:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001982:	4b50      	ldr	r3, [pc, #320]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a4f      	ldr	r2, [pc, #316]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001988:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->EGR |= TIM_EGR_UG;
 800198e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	4a4c      	ldr	r2, [pc, #304]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6153      	str	r3, [r2, #20]
    TIM8->SR &= ~TIM_SR_UIF;
 800199a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 800199c:	691b      	ldr	r3, [r3, #16]
 800199e:	4a49      	ldr	r2, [pc, #292]	@ (8001ac4 <setup_Dshot_Tx_Only+0x27c>)
 80019a0:	f023 0301 	bic.w	r3, r3, #1
 80019a4:	6113      	str	r3, [r2, #16]

    // --- DMA Configurations ---

    // DMA2 Stream 5, Channel 6 (TIM1_UP) - PORT A
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 80019a6:	4b48      	ldr	r3, [pc, #288]	@ (8001ac8 <setup_Dshot_Tx_Only+0x280>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a47      	ldr	r2, [pc, #284]	@ (8001ac8 <setup_Dshot_Tx_Only+0x280>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 80019b2:	bf00      	nop
 80019b4:	4b44      	ldr	r3, [pc, #272]	@ (8001ac8 <setup_Dshot_Tx_Only+0x280>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f9      	bne.n	80019b4 <setup_Dshot_Tx_Only+0x16c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 80019c0:	4b42      	ldr	r3, [pc, #264]	@ (8001acc <setup_Dshot_Tx_Only+0x284>)
 80019c2:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80019c6:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 80019c8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ac8 <setup_Dshot_Tx_Only+0x280>)
 80019ca:	4a41      	ldr	r2, [pc, #260]	@ (8001ad0 <setup_Dshot_Tx_Only+0x288>)
 80019cc:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80019ce:	2044      	movs	r0, #68	@ 0x44
 80019d0:	f7ff fba4 	bl	800111c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);
 80019d4:	2103      	movs	r1, #3
 80019d6:	2044      	movs	r0, #68	@ 0x44
 80019d8:	f7ff fbbe 	bl	8001158 <__NVIC_SetPriority>

    // DMA2 Stream 4, Channel 6 (TIM1_CH4/COM) - PORT B
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 80019dc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad4 <setup_Dshot_Tx_Only+0x28c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a3c      	ldr	r2, [pc, #240]	@ (8001ad4 <setup_Dshot_Tx_Only+0x28c>)
 80019e2:	f023 0301 	bic.w	r3, r3, #1
 80019e6:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN);
 80019e8:	bf00      	nop
 80019ea:	4b3a      	ldr	r3, [pc, #232]	@ (8001ad4 <setup_Dshot_Tx_Only+0x28c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f9      	bne.n	80019ea <setup_Dshot_Tx_Only+0x1a2>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 80019f6:	4b35      	ldr	r3, [pc, #212]	@ (8001acc <setup_Dshot_Tx_Only+0x284>)
 80019f8:	223d      	movs	r2, #61	@ 0x3d
 80019fa:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 80019fc:	4b35      	ldr	r3, [pc, #212]	@ (8001ad4 <setup_Dshot_Tx_Only+0x28c>)
 80019fe:	4a34      	ldr	r2, [pc, #208]	@ (8001ad0 <setup_Dshot_Tx_Only+0x288>)
 8001a00:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001a02:	203c      	movs	r0, #60	@ 0x3c
 8001a04:	f7ff fb8a 	bl	800111c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream4_IRQn, 3);
 8001a08:	2103      	movs	r1, #3
 8001a0a:	203c      	movs	r0, #60	@ 0x3c
 8001a0c:	f7ff fba4 	bl	8001158 <__NVIC_SetPriority>

    // DMA2 Stream 3, Channel 6 (TIM1_CH1) - PORT C
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8001a10:	4b31      	ldr	r3, [pc, #196]	@ (8001ad8 <setup_Dshot_Tx_Only+0x290>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a30      	ldr	r2, [pc, #192]	@ (8001ad8 <setup_Dshot_Tx_Only+0x290>)
 8001a16:	f023 0301 	bic.w	r3, r3, #1
 8001a1a:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN);
 8001a1c:	bf00      	nop
 8001a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <setup_Dshot_Tx_Only+0x290>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f9      	bne.n	8001a1e <setup_Dshot_Tx_Only+0x1d6>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8001a2a:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <setup_Dshot_Tx_Only+0x284>)
 8001a2c:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001a30:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001a32:	4b29      	ldr	r3, [pc, #164]	@ (8001ad8 <setup_Dshot_Tx_Only+0x290>)
 8001a34:	4a26      	ldr	r2, [pc, #152]	@ (8001ad0 <setup_Dshot_Tx_Only+0x288>)
 8001a36:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a38:	203b      	movs	r0, #59	@ 0x3b
 8001a3a:	f7ff fb6f 	bl	800111c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream3_IRQn, 3);
 8001a3e:	2103      	movs	r1, #3
 8001a40:	203b      	movs	r0, #59	@ 0x3b
 8001a42:	f7ff fb89 	bl	8001158 <__NVIC_SetPriority>

    // DMA2 Stream 6, Channel 6 (TIM1_CH3) - PORT D
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8001a46:	4b25      	ldr	r3, [pc, #148]	@ (8001adc <setup_Dshot_Tx_Only+0x294>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a24      	ldr	r2, [pc, #144]	@ (8001adc <setup_Dshot_Tx_Only+0x294>)
 8001a4c:	f023 0301 	bic.w	r3, r3, #1
 8001a50:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN);
 8001a52:	bf00      	nop
 8001a54:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <setup_Dshot_Tx_Only+0x294>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1f9      	bne.n	8001a54 <setup_Dshot_Tx_Only+0x20c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <setup_Dshot_Tx_Only+0x284>)
 8001a62:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001a66:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001a68:	4b1c      	ldr	r3, [pc, #112]	@ (8001adc <setup_Dshot_Tx_Only+0x294>)
 8001a6a:	4a19      	ldr	r2, [pc, #100]	@ (8001ad0 <setup_Dshot_Tx_Only+0x288>)
 8001a6c:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001a6e:	2045      	movs	r0, #69	@ 0x45
 8001a70:	f7ff fb54 	bl	800111c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream6_IRQn, 3);
 8001a74:	2103      	movs	r1, #3
 8001a76:	2045      	movs	r0, #69	@ 0x45
 8001a78:	f7ff fb6e 	bl	8001158 <__NVIC_SetPriority>

    // DMA2 Stream 1, Channel 7 (TIM8_UP) - PORT E
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8001a7c:	4b18      	ldr	r3, [pc, #96]	@ (8001ae0 <setup_Dshot_Tx_Only+0x298>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a17      	ldr	r2, [pc, #92]	@ (8001ae0 <setup_Dshot_Tx_Only+0x298>)
 8001a82:	f023 0301 	bic.w	r3, r3, #1
 8001a86:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN);
 8001a88:	bf00      	nop
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <setup_Dshot_Tx_Only+0x298>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f9      	bne.n	8001a8a <setup_Dshot_Tx_Only+0x242>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8001a96:	4b0d      	ldr	r3, [pc, #52]	@ (8001acc <setup_Dshot_Tx_Only+0x284>)
 8001a98:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001a9c:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->CR = (7 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <setup_Dshot_Tx_Only+0x298>)
 8001aa0:	4a10      	ldr	r2, [pc, #64]	@ (8001ae4 <setup_Dshot_Tx_Only+0x29c>)
 8001aa2:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001aa4:	2039      	movs	r0, #57	@ 0x39
 8001aa6:	f7ff fb39 	bl	800111c <__NVIC_EnableIRQ>
    NVIC_SetPriority(DMA2_Stream1_IRQn, 3);
 8001aaa:	2103      	movs	r1, #3
 8001aac:	2039      	movs	r0, #57	@ 0x39
 8001aae:	f7ff fb53 	bl	8001158 <__NVIC_SetPriority>
}
 8001ab2:	bf00      	nop
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40010000 	.word	0x40010000
 8001ac4:	40010400 	.word	0x40010400
 8001ac8:	40026488 	.word	0x40026488
 8001acc:	40026400 	.word	0x40026400
 8001ad0:	0c035450 	.word	0x0c035450
 8001ad4:	40026470 	.word	0x40026470
 8001ad8:	40026458 	.word	0x40026458
 8001adc:	400264a0 	.word	0x400264a0
 8001ae0:	40026428 	.word	0x40026428
 8001ae4:	0e035450 	.word	0x0e035450

08001ae8 <get_BDshot_response>:
static const uint32_t GCR_table[32] = {
    iv, iv, iv, iv, iv, iv, iv, iv, iv, 9, 10, 11, iv, 13, 14, 15,
    iv, iv, 2, 3, iv, 5, 6, 7, iv, 0, 8, 1, iv, 4, 12, iv };

uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b089      	sub	sp, #36	@ 0x24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	70fb      	strb	r3, [r7, #3]
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001afa:	613b      	str	r3, [r7, #16]
    while (raw_buffer < buffer_end)
 8001afc:	e12e      	b.n	8001d5c <get_BDshot_response+0x274>
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	1d1a      	adds	r2, r3, #4
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	78fa      	ldrb	r2, [r7, #3]
 8001b08:	2101      	movs	r1, #1
 8001b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	bf0c      	ite	eq
 8001b14:	2301      	moveq	r3, #1
 8001b16:	2300      	movne	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d130      	bne.n	8001b80 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	1d1a      	adds	r2, r3, #4
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	78fa      	ldrb	r2, [r7, #3]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	bf0c      	ite	eq
 8001b34:	2301      	moveq	r3, #1
 8001b36:	2300      	movne	r3, #0
 8001b38:	b2db      	uxtb	r3, r3
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d120      	bne.n	8001b80 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	1d1a      	adds	r2, r3, #4
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	78fa      	ldrb	r2, [r7, #3]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	bf0c      	ite	eq
 8001b54:	2301      	moveq	r3, #1
 8001b56:	2300      	movne	r3, #0
 8001b58:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d110      	bne.n	8001b80 <get_BDshot_response+0x98>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	1d1a      	adds	r2, r3, #4
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	78fa      	ldrb	r2, [r7, #3]
 8001b68:	2101      	movs	r1, #1
 8001b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	bf0c      	ite	eq
 8001b74:	2301      	moveq	r3, #1
 8001b76:	2300      	movne	r3, #0
 8001b78:	b2db      	uxtb	r3, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 80ee 	beq.w	8001d5c <get_BDshot_response+0x274>
        {
            uint32_t* buffer_previous = raw_buffer - 1;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b04      	subs	r3, #4
 8001b84:	61fb      	str	r3, [r7, #28]
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	33fc      	adds	r3, #252	@ 0xfc
 8001b8a:	613b      	str	r3, [r7, #16]
            uint32_t motor_response = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
            uint8_t bits = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	75fb      	strb	r3, [r7, #23]
            while (raw_buffer <= buffer_end)
 8001b94:	e0c3      	b.n	8001d1e <get_BDshot_response+0x236>
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	1d1a      	adds	r2, r3, #4
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	78fa      	ldrb	r2, [r7, #3]
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d121      	bne.n	8001bf0 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	1d1a      	adds	r2, r3, #4
 8001bb0:	607a      	str	r2, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bbc:	4013      	ands	r3, r2
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d116      	bne.n	8001bf0 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	1d1a      	adds	r2, r3, #4
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	78fa      	ldrb	r2, [r7, #3]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd2:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d10b      	bne.n	8001bf0 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	1d1a      	adds	r2, r3, #4
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	78fa      	ldrb	r2, [r7, #3]
 8001be2:	2101      	movs	r1, #1
 8001be4:	fa01 f202 	lsl.w	r2, r1, r2
 8001be8:	4013      	ands	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f000 8097 	beq.w	8001d1e <get_BDshot_response+0x236>
                {
                    if (raw_buffer <= buffer_end) {
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	f200 8092 	bhi.w	8001d1e <get_BDshot_response+0x236>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b14      	cmp	r3, #20
 8001c02:	dd0a      	ble.n	8001c1a <get_BDshot_response+0x132>
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	109b      	asrs	r3, r3, #2
 8001c0c:	4a5a      	ldr	r2, [pc, #360]	@ (8001d78 <get_BDshot_response+0x290>)
 8001c0e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c12:	17db      	asrs	r3, r3, #31
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	e000      	b.n	8001c1c <get_BDshot_response+0x134>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	73fb      	strb	r3, [r7, #15]
                        bits += len;
 8001c1e:	7dfa      	ldrb	r2, [r7, #23]
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	4413      	add	r3, r2
 8001c24:	75fb      	strb	r3, [r7, #23]
                        motor_response <<= len;
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	61bb      	str	r3, [r7, #24]
                        buffer_previous = raw_buffer - 1;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b04      	subs	r3, #4
 8001c34:	61fb      	str	r3, [r7, #28]
                        while (raw_buffer < buffer_end)
 8001c36:	e06c      	b.n	8001d12 <get_BDshot_response+0x22a>
                        {
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	1d1a      	adds	r2, r3, #4
 8001c3c:	607a      	str	r2, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	78fa      	ldrb	r2, [r7, #3]
 8001c42:	2101      	movs	r1, #1
 8001c44:	fa01 f202 	lsl.w	r2, r1, r2
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	bf0c      	ite	eq
 8001c4e:	2301      	moveq	r3, #1
 8001c50:	2300      	movne	r3, #0
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d12f      	bne.n	8001cb8 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	1d1a      	adds	r2, r3, #4
 8001c5c:	607a      	str	r2, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	78fa      	ldrb	r2, [r7, #3]
 8001c62:	2101      	movs	r1, #1
 8001c64:	fa01 f202 	lsl.w	r2, r1, r2
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	bf0c      	ite	eq
 8001c6e:	2301      	moveq	r3, #1
 8001c70:	2300      	movne	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d11f      	bne.n	8001cb8 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	1d1a      	adds	r2, r3, #4
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	78fa      	ldrb	r2, [r7, #3]
 8001c82:	2101      	movs	r1, #1
 8001c84:	fa01 f202 	lsl.w	r2, r1, r2
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	bf0c      	ite	eq
 8001c8e:	2301      	moveq	r3, #1
 8001c90:	2300      	movne	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d10f      	bne.n	8001cb8 <get_BDshot_response+0x1d0>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	1d1a      	adds	r2, r3, #4
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	bf0c      	ite	eq
 8001cae:	2301      	moveq	r3, #1
 8001cb0:	2300      	movne	r3, #0
 8001cb2:	b2db      	uxtb	r3, r3
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d02c      	beq.n	8001d12 <get_BDshot_response+0x22a>
                                if (raw_buffer <= buffer_end) {
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d82d      	bhi.n	8001d1c <get_BDshot_response+0x234>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b14      	cmp	r3, #20
 8001cc8:	dd0a      	ble.n	8001ce0 <get_BDshot_response+0x1f8>
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	109b      	asrs	r3, r3, #2
 8001cd2:	4a29      	ldr	r2, [pc, #164]	@ (8001d78 <get_BDshot_response+0x290>)
 8001cd4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd8:	17db      	asrs	r3, r3, #31
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	e000      	b.n	8001ce2 <get_BDshot_response+0x1fa>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	73fb      	strb	r3, [r7, #15]
                                    bits += len;
 8001ce4:	7dfa      	ldrb	r2, [r7, #23]
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	4413      	add	r3, r2
 8001cea:	75fb      	strb	r3, [r7, #23]
                                    motor_response <<= len;
 8001cec:	7bfb      	ldrb	r3, [r7, #15]
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf4:	61bb      	str	r3, [r7, #24]
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 8001cf6:	7bfb      	ldrb	r3, [r7, #15]
 8001cf8:	f1c3 0315 	rsb	r3, r3, #21
 8001cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d7c <get_BDshot_response+0x294>)
 8001cfe:	fa42 f303 	asr.w	r3, r2, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	61bb      	str	r3, [r7, #24]
                                    buffer_previous = raw_buffer - 1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3b04      	subs	r3, #4
 8001d0e:	61fb      	str	r3, [r7, #28]
                                }
                                break;
 8001d10:	e004      	b.n	8001d1c <get_BDshot_response+0x234>
                        while (raw_buffer < buffer_end)
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d38e      	bcc.n	8001c38 <get_BDshot_response+0x150>
 8001d1a:	e000      	b.n	8001d1e <get_BDshot_response+0x236>
                                break;
 8001d1c:	bf00      	nop
            while (raw_buffer <= buffer_end)
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	f67f af37 	bls.w	8001b96 <get_BDshot_response+0xae>
                            }
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	f1c3 0315 	rsb	r3, r3, #21
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	61bb      	str	r3, [r7, #24]
            if (*buffer_previous & (1 << motor_shift)) {
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	78fa      	ldrb	r2, [r7, #3]
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d42:	4013      	ands	r3, r2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d007      	beq.n	8001d58 <get_BDshot_response+0x270>
                motor_response |= 0x1FFFFF >> bits;
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001d7c <get_BDshot_response+0x294>)
 8001d4c:	fa42 f303 	asr.w	r3, r2, r3
 8001d50:	461a      	mov	r2, r3
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
            }
            return motor_response;
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	e006      	b.n	8001d6a <get_BDshot_response+0x282>
    while (raw_buffer < buffer_end)
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	f4ff aecc 	bcc.w	8001afe <get_BDshot_response+0x16>
        }
    }
    return 0xFFFFFFFF;
 8001d66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3724      	adds	r7, #36	@ 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	55555556 	.word	0x55555556
 8001d7c:	001fffff 	.word	0x001fffff

08001d80 <BDshot_check_checksum>:

bool BDshot_check_checksum(uint32_t decoded_value) {
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    uint8_t crc = (decoded_value & 0x0F);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	f003 030f 	and.w	r3, r3, #15
 8001d90:	73fb      	strb	r3, [r7, #15]
    uint16_t value = (decoded_value >> 4);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	81bb      	strh	r3, [r7, #12]
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001d98:	89bb      	ldrh	r3, [r7, #12]
 8001d9a:	091b      	lsrs	r3, r3, #4
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	89bb      	ldrh	r3, [r7, #12]
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	4053      	eors	r3, r2
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	89bb      	ldrh	r3, [r7, #12]
 8001daa:	0a1b      	lsrs	r3, r3, #8
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4053      	eors	r3, r2
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	f003 030f 	and.w	r3, r3, #15
 8001dbc:	72fb      	strb	r3, [r7, #11]
    return (crc == calculated_crc);
 8001dbe:	7bfa      	ldrb	r2, [r7, #15]
 8001dc0:	7afb      	ldrb	r3, [r7, #11]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	bf0c      	ite	eq
 8001dc6:	2301      	moveq	r3, #1
 8001dc8:	2300      	movne	r3, #0
 8001dca:	b2db      	uxtb	r3, r3
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <read_BDshot_response>:

void read_BDshot_response(uint32_t value, uint8_t motor){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	70fb      	strb	r3, [r7, #3]
    if (value < 0xFFFFFFF) {
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f06f 4270 	mvn.w	r2, #4026531840	@ 0xf0000000
 8001dea:	4293      	cmp	r3, r2
 8001dec:	f080 8094 	bcs.w	8001f18 <read_BDshot_response+0x140>
        value = (value ^ (value >> 1));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	085b      	lsrs	r3, r3, #1
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4053      	eors	r3, r2
 8001df8:	607b      	str	r3, [r7, #4]

        //Debug_Send_DMA("v: %d", value);

        uint32_t nibble1 = (value & 0x1F);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	61fb      	str	r3, [r7, #28]
        uint32_t nibble2 = ((value >> 5) & 0x1F);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	095b      	lsrs	r3, r3, #5
 8001e06:	f003 031f 	and.w	r3, r3, #31
 8001e0a:	61bb      	str	r3, [r7, #24]
        uint32_t nibble3 = ((value >> 10) & 0x1F);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	0a9b      	lsrs	r3, r3, #10
 8001e10:	f003 031f 	and.w	r3, r3, #31
 8001e14:	617b      	str	r3, [r7, #20]
        uint32_t nibble4 = ((value >> 15) & 0x1F);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	0bdb      	lsrs	r3, r3, #15
 8001e1a:	f003 031f 	and.w	r3, r3, #31
 8001e1e:	613b      	str	r3, [r7, #16]

        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e20:	4a41      	ldr	r2, [pc, #260]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d014      	beq.n	8001e58 <read_BDshot_response+0x80>
 8001e2e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3a:	d00d      	beq.n	8001e58 <read_BDshot_response+0x80>
 8001e3c:	4a3a      	ldr	r2, [pc, #232]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e48:	d006      	beq.n	8001e58 <read_BDshot_response+0x80>
 8001e4a:	4a37      	ldr	r2, [pc, #220]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e56:	d10b      	bne.n	8001e70 <read_BDshot_response+0x98>
            motor_telemetry_data[motor].valid_rpm = false;
 8001e58:	78fb      	ldrb	r3, [r7, #3]
 8001e5a:	4a34      	ldr	r2, [pc, #208]	@ (8001f2c <read_BDshot_response+0x154>)
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].valid_voltage = false;
 8001e62:	78fb      	ldrb	r3, [r7, #3]
 8001e64:	4a31      	ldr	r2, [pc, #196]	@ (8001f2c <read_BDshot_response+0x154>)
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	4413      	add	r3, r2
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	705a      	strb	r2, [r3, #1]
            return;
 8001e6e:	e058      	b.n	8001f22 <read_BDshot_response+0x14a>
        }

        uint32_t decoded_value = GCR_table[nibble1];
 8001e70:	4a2d      	ldr	r2, [pc, #180]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e78:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble2] << 4;
 8001e7a:	4a2b      	ldr	r2, [pc, #172]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	011b      	lsls	r3, r3, #4
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble3] << 8;
 8001e8a:	4a27      	ldr	r2, [pc, #156]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
        decoded_value |= GCR_table[nibble4] << 12;
 8001e9a:	4a23      	ldr	r2, [pc, #140]	@ (8001f28 <read_BDshot_response+0x150>)
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea2:	031b      	lsls	r3, r3, #12
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

        if (BDshot_check_checksum(decoded_value))
 8001eaa:	68f8      	ldr	r0, [r7, #12]
 8001eac:	f7ff ff68 	bl	8001d80 <BDshot_check_checksum>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d02a      	beq.n	8001f0c <read_BDshot_response+0x134>
        {
            motor_telemetry_data[motor].valid_rpm = true;
 8001eb6:	78fb      	ldrb	r3, [r7, #3]
 8001eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8001f2c <read_BDshot_response+0x154>)
 8001eba:	2101      	movs	r1, #1
 8001ebc:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
            motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	0b5b      	lsrs	r3, r3, #13
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	b291      	uxth	r1, r2
 8001ed2:	4a16      	ldr	r2, [pc, #88]	@ (8001f2c <read_BDshot_response+0x154>)
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	460a      	mov	r2, r1
 8001eda:	805a      	strh	r2, [r3, #2]
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001edc:	78fb      	ldrb	r3, [r7, #3]
 8001ede:	4a13      	ldr	r2, [pc, #76]	@ (8001f2c <read_BDshot_response+0x154>)
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	885b      	ldrh	r3, [r3, #2]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <read_BDshot_response+0x158>)
 8001eea:	fb93 f3f2 	sdiv	r3, r3, r2
 8001eee:	4a11      	ldr	r2, [pc, #68]	@ (8001f34 <read_BDshot_response+0x15c>)
 8001ef0:	fb82 1203 	smull	r1, r2, r2, r3
 8001ef4:	441a      	add	r2, r3
 8001ef6:	1092      	asrs	r2, r2, #2
 8001ef8:	17db      	asrs	r3, r3, #31
 8001efa:	1ad2      	subs	r2, r2, r3
 8001efc:	78fb      	ldrb	r3, [r7, #3]
 8001efe:	b291      	uxth	r1, r2
 8001f00:	4a0a      	ldr	r2, [pc, #40]	@ (8001f2c <read_BDshot_response+0x154>)
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	460a      	mov	r2, r1
 8001f08:	805a      	strh	r2, [r3, #2]
 8001f0a:	e00a      	b.n	8001f22 <read_BDshot_response+0x14a>
            //Debug_Send_DMA("v: %d\r\n", motor_telemetry_data[motor].raw_rpm_value);
        } else {
            motor_telemetry_data[motor].valid_rpm = false;
 8001f0c:	78fb      	ldrb	r3, [r7, #3]
 8001f0e:	4a07      	ldr	r2, [pc, #28]	@ (8001f2c <read_BDshot_response+0x154>)
 8001f10:	2100      	movs	r1, #0
 8001f12:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
 8001f16:	e004      	b.n	8001f22 <read_BDshot_response+0x14a>
        }
    } else {
        motor_telemetry_data[motor].valid_rpm = false;
 8001f18:	78fb      	ldrb	r3, [r7, #3]
 8001f1a:	4a04      	ldr	r2, [pc, #16]	@ (8001f2c <read_BDshot_response+0x154>)
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    }
}
 8001f22:	3720      	adds	r7, #32
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	0800d854 	.word	0x0800d854
 8001f2c:	200002f0 	.word	0x200002f0
 8001f30:	03938700 	.word	0x03938700
 8001f34:	92492493 	.word	0x92492493

08001f38 <process_telemetry_with_new_method>:

void process_telemetry_with_new_method(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
    // Process telemetry from all pairs
    dshot_A_rx_processing();
 8001f3c:	f000 fb98 	bl	8002670 <dshot_A_rx_processing>
    dshot_B_rx_processing();
 8001f40:	f000 fcc4 	bl	80028cc <dshot_B_rx_processing>
    dshot_C_rx_processing();
 8001f44:	f000 fde6 	bl	8002b14 <dshot_C_rx_processing>
    dshot_D_rx_processing();
 8001f48:	f000 ff08 	bl	8002d5c <dshot_D_rx_processing>
    dshot_E_rx_processing();
 8001f4c:	f001 f838 	bl	8002fc0 <dshot_E_rx_processing>

    telemetry_done_flag = 0;
 8001f50:	4b02      	ldr	r3, [pc, #8]	@ (8001f5c <process_telemetry_with_new_method+0x24>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200002ec 	.word	0x200002ec

08001f60 <pid_reset_all>:
    uint16_t rpm_x10 = (raw_value >> 4);
    return (uint16_t)(((float)rpm_x10 / MOTOR_POLES_NUMBER) * 12);
}

void pid_reset_all(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001f66:	2300      	movs	r3, #0
 8001f68:	607b      	str	r3, [r7, #4]
 8001f6a:	e02c      	b.n	8001fc6 <pid_reset_all+0x66>
        pid_states[i].i_term = 0.0f;
 8001f6c:	491b      	ldr	r1, [pc, #108]	@ (8001fdc <pid_reset_all+0x7c>)
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	4613      	mov	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	440b      	add	r3, r1
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
        pid_states[i].last_error = 0.0f;
 8001f80:	4916      	ldr	r1, [pc, #88]	@ (8001fdc <pid_reset_all+0x7c>)
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3304      	adds	r3, #4
 8001f90:	f04f 0200 	mov.w	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
        pid_states[i].filtered_error = 0.0f;
 8001f96:	4911      	ldr	r1, [pc, #68]	@ (8001fdc <pid_reset_all+0x7c>)
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	3308      	adds	r3, #8
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
        pid_states[i].last_dshot_command = 0;
 8001fac:	490b      	ldr	r1, [pc, #44]	@ (8001fdc <pid_reset_all+0x7c>)
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	330c      	adds	r3, #12
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MOTORS_COUNT; i++) {
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b09      	cmp	r3, #9
 8001fca:	ddcf      	ble.n	8001f6c <pid_reset_all+0xc>
    }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000210 	.word	0x20000210

08001fe0 <pid_calculate_command>:

uint16_t pid_calculate_command(uint8_t motor_index,
                               uint32_t current_rpm_unsigned,
                               float target_rpm_signed,
                               float dt)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b095      	sub	sp, #84	@ 0x54
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	ed87 0a01 	vstr	s0, [r7, #4]
 8001fee:	edc7 0a00 	vstr	s1, [r7]
 8001ff2:	73fb      	strb	r3, [r7, #15]
    if (motor_index >= MOTORS_COUNT || dt <= 0.0f)
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
 8001ff6:	2b09      	cmp	r3, #9
 8001ff8:	d806      	bhi.n	8002008 <pid_calculate_command+0x28>
 8001ffa:	edd7 7a00 	vldr	s15, [r7]
 8001ffe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002006:	d801      	bhi.n	800200c <pid_calculate_command+0x2c>
        return 0;
 8002008:	2300      	movs	r3, #0
 800200a:	e233      	b.n	8002474 <pid_calculate_command+0x494>

    float current_rpm = (float)current_rpm_unsigned;
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002016:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float target_rpm = target_rpm_signed;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	64bb      	str	r3, [r7, #72]	@ 0x48

    uint8_t count = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if(target_rpm < 0.0f) {
 8002024:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002028:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800202c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002030:	d509      	bpl.n	8002046 <pid_calculate_command+0x66>
        count = 2; // reverse
 8002032:	2302      	movs	r3, #2
 8002034:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        target_rpm = -target_rpm;
 8002038:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800203c:	eef1 7a67 	vneg.f32	s15, s15
 8002040:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
 8002044:	e009      	b.n	800205a <pid_calculate_command+0x7a>
    } else if(target_rpm > 0.0f) {
 8002046:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800204a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800204e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002052:	dd02      	ble.n	800205a <pid_calculate_command+0x7a>
        count = 1; // forward
 8002054:	2301      	movs	r3, #1
 8002056:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    // --- REVISED: Telemetry Glitch Handling ---
    /*
     * Only substitute current_rpm if we are actively commanding a non-zero speed
     * and the current reading is zero, AND we have a valid history.
     */
    if (fabsf(target_rpm) > 0.0f) {
 800205a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800205e:	eef0 7ae7 	vabs.f32	s15, s15
 8002062:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	dd28      	ble.n	80020be <pid_calculate_command+0xde>
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d118      	bne.n	80020a4 <pid_calculate_command+0xc4>
 8002072:	7bfa      	ldrb	r2, [r7, #15]
 8002074:	49c7      	ldr	r1, [pc, #796]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002076:	4613      	mov	r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	440b      	add	r3, r1
 8002080:	3310      	adds	r3, #16
 8002082:	edd3 7a00 	vldr	s15, [r3]
 8002086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800208a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800208e:	dd09      	ble.n	80020a4 <pid_calculate_command+0xc4>
            // Glitch detected: use last known good RPM
            current_rpm = pid_states[motor_index].last_valid_rpm;
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	49c0      	ldr	r1, [pc, #768]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	3310      	adds	r3, #16
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }

        // Update last_valid_rpm if the current reading is non-zero
        if (current_rpm_unsigned > 0) {
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d009      	beq.n	80020be <pid_calculate_command+0xde>
            pid_states[motor_index].last_valid_rpm = current_rpm;
 80020aa:	7bfa      	ldrb	r2, [r7, #15]
 80020ac:	49b9      	ldr	r1, [pc, #740]	@ (8002394 <pid_calculate_command+0x3b4>)
 80020ae:	4613      	mov	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4413      	add	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	440b      	add	r3, r1
 80020b8:	3310      	adds	r3, #16
 80020ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020bc:	601a      	str	r2, [r3, #0]
    }
    // --- END REVISED TELEMETRY ---


    // --- Compute error ---
    float error = target_rpm - current_rpm;
 80020be:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80020c2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80020c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020ca:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // --- PID Terms ---
    float p_term = PID_KP * error;
 80020ce:	4bb2      	ldr	r3, [pc, #712]	@ (8002398 <pid_calculate_command+0x3b8>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80020d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020dc:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Integral: per motor
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 80020e0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80020e4:	eef0 7ae7 	vabs.f32	s15, s15
 80020e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f0:	dd62      	ble.n	80021b8 <pid_calculate_command+0x1d8>
 80020f2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80020f6:	eeb0 7ae7 	vabs.f32	s14, s15
 80020fa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80020fe:	eef0 7ae7 	vabs.f32	s15, s15
 8002102:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 800239c <pid_calculate_command+0x3bc>
 8002106:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800210a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800210e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002112:	d551      	bpl.n	80021b8 <pid_calculate_command+0x1d8>
        pid_states[motor_index].i_term += PID_KI * error * dt;
 8002114:	7bfa      	ldrb	r2, [r7, #15]
 8002116:	499f      	ldr	r1, [pc, #636]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	440b      	add	r3, r1
 8002122:	ed93 7a00 	vldr	s14, [r3]
 8002126:	4b9e      	ldr	r3, [pc, #632]	@ (80023a0 <pid_calculate_command+0x3c0>)
 8002128:	edd3 6a00 	vldr	s13, [r3]
 800212c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002130:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002134:	edd7 7a00 	vldr	s15, [r7]
 8002138:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800213c:	7bfa      	ldrb	r2, [r7, #15]
 800213e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002142:	4994      	ldr	r1, [pc, #592]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	440b      	add	r3, r1
 800214e:	edc3 7a00 	vstr	s15, [r3]
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 8002152:	7bfa      	ldrb	r2, [r7, #15]
 8002154:	498f      	ldr	r1, [pc, #572]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	440b      	add	r3, r1
 8002160:	edd3 7a00 	vldr	s15, [r3]
 8002164:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 80023a4 <pid_calculate_command+0x3c4>
 8002168:	eef4 7ac7 	vcmpe.f32	s15, s14
 800216c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002170:	dd08      	ble.n	8002184 <pid_calculate_command+0x1a4>
 8002172:	7bfa      	ldrb	r2, [r7, #15]
 8002174:	4987      	ldr	r1, [pc, #540]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	440b      	add	r3, r1
 8002180:	4a89      	ldr	r2, [pc, #548]	@ (80023a8 <pid_calculate_command+0x3c8>)
 8002182:	601a      	str	r2, [r3, #0]
        if(pid_states[motor_index].i_term < -500.0f) pid_states[motor_index].i_term = -500.0f;
 8002184:	7bfa      	ldrb	r2, [r7, #15]
 8002186:	4983      	ldr	r1, [pc, #524]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	edd3 7a00 	vldr	s15, [r3]
 8002196:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80023ac <pid_calculate_command+0x3cc>
 800219a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800219e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a2:	d51f      	bpl.n	80021e4 <pid_calculate_command+0x204>
 80021a4:	7bfa      	ldrb	r2, [r7, #15]
 80021a6:	497b      	ldr	r1, [pc, #492]	@ (8002394 <pid_calculate_command+0x3b4>)
 80021a8:	4613      	mov	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	4a7f      	ldr	r2, [pc, #508]	@ (80023b0 <pid_calculate_command+0x3d0>)
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	e015      	b.n	80021e4 <pid_calculate_command+0x204>
    } else {
        pid_states[motor_index].i_term *= 0.95f;
 80021b8:	7bfa      	ldrb	r2, [r7, #15]
 80021ba:	4976      	ldr	r1, [pc, #472]	@ (8002394 <pid_calculate_command+0x3b4>)
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	edd3 7a00 	vldr	s15, [r3]
 80021ca:	7bfa      	ldrb	r2, [r7, #15]
 80021cc:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 80023b4 <pid_calculate_command+0x3d4>
 80021d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021d4:	496f      	ldr	r1, [pc, #444]	@ (8002394 <pid_calculate_command+0x3b4>)
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	440b      	add	r3, r1
 80021e0:	edc3 7a00 	vstr	s15, [r3]
    }

    // Derivative (filtered)
    float error_derivative = error - pid_states[motor_index].last_error;
 80021e4:	7bfa      	ldrb	r2, [r7, #15]
 80021e6:	496b      	ldr	r1, [pc, #428]	@ (8002394 <pid_calculate_command+0x3b4>)
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	3304      	adds	r3, #4
 80021f4:	edd3 7a00 	vldr	s15, [r3]
 80021f8:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80021fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002200:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    pid_states[motor_index].last_error = error;
 8002204:	7bfa      	ldrb	r2, [r7, #15]
 8002206:	4963      	ldr	r1, [pc, #396]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002208:	4613      	mov	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	3304      	adds	r3, #4
 8002214:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002216:	601a      	str	r2, [r3, #0]
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 8002218:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800221c:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80023b8 <pid_calculate_command+0x3d8>
 8002220:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002224:	7bfa      	ldrb	r2, [r7, #15]
 8002226:	495b      	ldr	r1, [pc, #364]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	3308      	adds	r3, #8
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	eddf 6a60 	vldr	s13, [pc, #384]	@ 80023bc <pid_calculate_command+0x3dc>
 800223c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002246:	4953      	ldr	r1, [pc, #332]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	3308      	adds	r3, #8
 8002254:	edc3 7a00 	vstr	s15, [r3]
    float d_term = PID_KD * pid_states[motor_index].filtered_error;
 8002258:	7bfa      	ldrb	r2, [r7, #15]
 800225a:	494e      	ldr	r1, [pc, #312]	@ (8002394 <pid_calculate_command+0x3b4>)
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	3308      	adds	r3, #8
 8002268:	ed93 7a00 	vldr	s14, [r3]
 800226c:	4b54      	ldr	r3, [pc, #336]	@ (80023c0 <pid_calculate_command+0x3e0>)
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002276:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    float pid_output = p_term + pid_states[motor_index].i_term + d_term;
 800227a:	7bfa      	ldrb	r2, [r7, #15]
 800227c:	4945      	ldr	r1, [pc, #276]	@ (8002394 <pid_calculate_command+0x3b4>)
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	440b      	add	r3, r1
 8002288:	ed93 7a00 	vldr	s14, [r3]
 800228c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002294:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8002298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800229c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Feedforward + scaling
    float ff_from_target = fabsf(target_rpm) * 0.15f;
 80022a0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80022a4:	eef0 7ae7 	vabs.f32	s15, s15
 80022a8:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80023c4 <pid_calculate_command+0x3e4>
 80022ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float pid_correction = pid_output * 0.15f;
 80022b4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80022b8:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80023c4 <pid_calculate_command+0x3e4>
 80022bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float throttle_value = ff_from_target + pid_correction;
 80022c4:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80022c8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80022cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d0:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- Map to DShot ---
    const float DSHOT_NEUTRAL = 1048.0f; // Minimum DShot value for forward thrust
 80022d4:	4b3c      	ldr	r3, [pc, #240]	@ (80023c8 <pid_calculate_command+0x3e8>)
 80022d6:	61fb      	str	r3, [r7, #28]
    const float DSHOT_MIN = 48.0f;       // Minimum DShot value for reverse thrust/idle
 80022d8:	4b3c      	ldr	r3, [pc, #240]	@ (80023cc <pid_calculate_command+0x3ec>)
 80022da:	61bb      	str	r3, [r7, #24]
    const float DSHOT_MAX = 2047.0f;
 80022dc:	4b3c      	ldr	r3, [pc, #240]	@ (80023d0 <pid_calculate_command+0x3f0>)
 80022de:	617b      	str	r3, [r7, #20]

    float dshot_f = 0; // Initialize to 0 for safety
 80022e0:	f04f 0300 	mov.w	r3, #0
 80022e4:	643b      	str	r3, [r7, #64]	@ 0x40

    if(count == 1) {
 80022e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d108      	bne.n	8002300 <pid_calculate_command+0x320>
        dshot_f = DSHOT_NEUTRAL + throttle_value; // forward
 80022ee:	ed97 7a07 	vldr	s14, [r7, #28]
 80022f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 80022fe:	e039      	b.n	8002374 <pid_calculate_command+0x394>
    } else if(count == 2) {
 8002300:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002304:	2b02      	cmp	r3, #2
 8002306:	d108      	bne.n	800231a <pid_calculate_command+0x33a>
        dshot_f = DSHOT_MIN + throttle_value; // reverse
 8002308:	ed97 7a06 	vldr	s14, [r7, #24]
 800230c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002310:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002314:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8002318:	e02c      	b.n	8002374 <pid_calculate_command+0x394>
    } else {
        // Dead stop: reset all states
        pid_states[motor_index].i_term = 0.0f;
 800231a:	7bfa      	ldrb	r2, [r7, #15]
 800231c:	491d      	ldr	r1, [pc, #116]	@ (8002394 <pid_calculate_command+0x3b4>)
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	440b      	add	r3, r1
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_error = 0.0f;
 800232e:	7bfa      	ldrb	r2, [r7, #15]
 8002330:	4918      	ldr	r1, [pc, #96]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002332:	4613      	mov	r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	3304      	adds	r3, #4
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].filtered_error = 0.0f;
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	4913      	ldr	r1, [pc, #76]	@ (8002394 <pid_calculate_command+0x3b4>)
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	3308      	adds	r3, #8
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
        pid_states[motor_index].last_valid_rpm = 0.0f; // Reset valid RPM on stop
 800235a:	7bfa      	ldrb	r2, [r7, #15]
 800235c:	490d      	ldr	r1, [pc, #52]	@ (8002394 <pid_calculate_command+0x3b4>)
 800235e:	4613      	mov	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	440b      	add	r3, r1
 8002368:	3310      	adds	r3, #16
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
        return 0;
 8002370:	2300      	movs	r3, #0
 8002372:	e07f      	b.n	8002474 <pid_calculate_command+0x494>
    }

    // --- Directional Clamping FIX ---
    // This section prevents the forward throttle from dropping into the reverse range.
    if(count == 1) {
 8002374:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002378:	2b01      	cmp	r3, #1
 800237a:	d12b      	bne.n	80023d4 <pid_calculate_command+0x3f4>
        // FORWARD: Must not drop below DSHOT_NEUTRAL
        if(dshot_f < DSHOT_NEUTRAL) dshot_f = DSHOT_NEUTRAL;
 800237c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002380:	edd7 7a07 	vldr	s15, [r7, #28]
 8002384:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238c:	d531      	bpl.n	80023f2 <pid_calculate_command+0x412>
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	643b      	str	r3, [r7, #64]	@ 0x40
 8002392:	e02e      	b.n	80023f2 <pid_calculate_command+0x412>
 8002394:	20000210 	.word	0x20000210
 8002398:	20000000 	.word	0x20000000
 800239c:	3f99999a 	.word	0x3f99999a
 80023a0:	20000004 	.word	0x20000004
 80023a4:	43fa0000 	.word	0x43fa0000
 80023a8:	43fa0000 	.word	0x43fa0000
 80023ac:	c3fa0000 	.word	0xc3fa0000
 80023b0:	c3fa0000 	.word	0xc3fa0000
 80023b4:	3f733333 	.word	0x3f733333
 80023b8:	3ecccccd 	.word	0x3ecccccd
 80023bc:	3f19999a 	.word	0x3f19999a
 80023c0:	20000008 	.word	0x20000008
 80023c4:	3e19999a 	.word	0x3e19999a
 80023c8:	44830000 	.word	0x44830000
 80023cc:	42400000 	.word	0x42400000
 80023d0:	44ffe000 	.word	0x44ffe000
    } else if (count == 2) {
 80023d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d10a      	bne.n	80023f2 <pid_calculate_command+0x412>
        // REVERSE: Must not drop below DSHOT_MIN
        if(dshot_f < DSHOT_MIN) dshot_f = DSHOT_MIN;
 80023dc:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80023e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ec:	d501      	bpl.n	80023f2 <pid_calculate_command+0x412>
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    // Universal MAX clamp
    if(dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 80023f2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80023f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80023fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	dd01      	ble.n	8002408 <pid_calculate_command+0x428>
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	643b      	str	r3, [r7, #64]	@ 0x40
    // --- END Directional Clamping FIX ---

    uint16_t dshot_command = (uint16_t)(dshot_f + 0.5f);
 8002408:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800240c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002410:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002414:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002418:	ee17 3a90 	vmov	r3, s15
 800241c:	827b      	strh	r3, [r7, #18]
    pid_states[motor_index].last_dshot_command = dshot_command;
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	4917      	ldr	r1, [pc, #92]	@ (8002480 <pid_calculate_command+0x4a0>)
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	330c      	adds	r3, #12
 800242e:	8a7a      	ldrh	r2, [r7, #18]
 8002430:	801a      	strh	r2, [r3, #0]

    // --- Debug ---
    static uint16_t debug_counter = 0;
    if(motor_index == DEBUG_PRINT_MOTOR) {
 8002432:	7bfb      	ldrb	r3, [r7, #15]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d11c      	bne.n	8002472 <pid_calculate_command+0x492>
        debug_counter++;
 8002438:	4b12      	ldr	r3, [pc, #72]	@ (8002484 <pid_calculate_command+0x4a4>)
 800243a:	881b      	ldrh	r3, [r3, #0]
 800243c:	3301      	adds	r3, #1
 800243e:	b29a      	uxth	r2, r3
 8002440:	4b10      	ldr	r3, [pc, #64]	@ (8002484 <pid_calculate_command+0x4a4>)
 8002442:	801a      	strh	r2, [r3, #0]
        if(debug_counter >= DEBUG_CYCLE_DIVIDER) {
 8002444:	4b0f      	ldr	r3, [pc, #60]	@ (8002484 <pid_calculate_command+0x4a4>)
 8002446:	881b      	ldrh	r3, [r3, #0]
 8002448:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800244c:	d311      	bcc.n	8002472 <pid_calculate_command+0x492>
            pid_debug.motor_index = motor_index;
 800244e:	4a0e      	ldr	r2, [pc, #56]	@ (8002488 <pid_calculate_command+0x4a8>)
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	7013      	strb	r3, [r2, #0]
            pid_debug.error = error;
 8002454:	4a0c      	ldr	r2, [pc, #48]	@ (8002488 <pid_calculate_command+0x4a8>)
 8002456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002458:	6053      	str	r3, [r2, #4]
            pid_debug.target = target_rpm;
 800245a:	4a0b      	ldr	r2, [pc, #44]	@ (8002488 <pid_calculate_command+0x4a8>)
 800245c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800245e:	6093      	str	r3, [r2, #8]
            pid_debug.output = dshot_command;
 8002460:	4a09      	ldr	r2, [pc, #36]	@ (8002488 <pid_calculate_command+0x4a8>)
 8002462:	8a7b      	ldrh	r3, [r7, #18]
 8002464:	8193      	strh	r3, [r2, #12]
            pid_debug.pending = 1;
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <pid_calculate_command+0x4a8>)
 8002468:	2201      	movs	r2, #1
 800246a:	739a      	strb	r2, [r3, #14]
            debug_counter = 0;
 800246c:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <pid_calculate_command+0x4a4>)
 800246e:	2200      	movs	r2, #0
 8002470:	801a      	strh	r2, [r3, #0]
        }
    }

    return dshot_command;
 8002472:	8a7b      	ldrh	r3, [r7, #18]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3754      	adds	r7, #84	@ 0x54
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	20000210 	.word	0x20000210
 8002484:	20000328 	.word	0x20000328
 8002488:	20000318 	.word	0x20000318

0800248c <arm_bdshot_rx_capture_A>:
    }
    return mask;
}

void arm_bdshot_rx_capture_A(void)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER5 | GPIO_MODER_MODER6);
 8002492:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8002496:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (5*2)) | (3U << (6*2)));
 8002498:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800249c:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (5*2)) | (1U << (6*2)));
 800249e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024a2:	607b      	str	r3, [r7, #4]

    GPIOA->MODER &= ~pins_mask;
 80024a4:	4b39      	ldr	r3, [pc, #228]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	43db      	mvns	r3, r3
 80024ac:	4937      	ldr	r1, [pc, #220]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	600b      	str	r3, [r1, #0]
    GPIOA->PUPDR &= ~pupdr_clear_mask;
 80024b2:	4b36      	ldr	r3, [pc, #216]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	4934      	ldr	r1, [pc, #208]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024bc:	4013      	ands	r3, r2
 80024be:	60cb      	str	r3, [r1, #12]
    GPIOA->PUPDR |= pupdr_pullup_mask;
 80024c0:	4b32      	ldr	r3, [pc, #200]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	4931      	ldr	r1, [pc, #196]	@ (800258c <arm_bdshot_rx_capture_A+0x100>)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 80024cc:	2346      	movs	r3, #70	@ 0x46
 80024ce:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <arm_bdshot_rx_capture_A+0x4e>
 80024d6:	2301      	movs	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 80024da:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a2c      	ldr	r2, [pc, #176]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 80024e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 80024ee:	4a28      	ldr	r2, [pc, #160]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	085b      	lsrs	r3, r3, #1
 80024f4:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 80024f6:	4b26      	ldr	r3, [pc, #152]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	4a25      	ldr	r2, [pc, #148]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6153      	str	r3, [r2, #20]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002502:	4b24      	ldr	r3, [pc, #144]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a23      	ldr	r2, [pc, #140]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002508:	f023 0301 	bic.w	r3, r3, #1
 800250c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800250e:	e000      	b.n	8002512 <arm_bdshot_rx_capture_A+0x86>
 8002510:	bf00      	nop
 8002512:	4b20      	ldr	r3, [pc, #128]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f8      	bne.n	8002510 <arm_bdshot_rx_capture_A+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 800251e:	4b1e      	ldr	r3, [pc, #120]	@ (8002598 <arm_bdshot_rx_capture_A+0x10c>)
 8002520:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002524:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 8002526:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002528:	4a1c      	ldr	r2, [pc, #112]	@ (800259c <arm_bdshot_rx_capture_A+0x110>)
 800252a:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_rx_A;
 800252c:	4b19      	ldr	r3, [pc, #100]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 800252e:	4a1c      	ldr	r2, [pc, #112]	@ (80025a0 <arm_bdshot_rx_capture_A+0x114>)
 8002530:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002532:	238a      	movs	r3, #138	@ 0x8a
 8002534:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800253c:	d302      	bcc.n	8002544 <arm_bdshot_rx_capture_A+0xb8>
 800253e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002542:	613b      	str	r3, [r7, #16]
    DMA2_Stream5->NDTR = ndtr;
 8002544:	4a13      	ldr	r2, [pc, #76]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 800254a:	4b16      	ldr	r3, [pc, #88]	@ (80025a4 <arm_bdshot_rx_capture_A+0x118>)
 800254c:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val;
 800254e:	4a11      	ldr	r2, [pc, #68]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002554:	f3bf 8f4f 	dsb	sy
}
 8002558:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800255a:	f3bf 8f6f 	isb	sy
}
 800255e:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 8002560:	4b0c      	ldr	r3, [pc, #48]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a0b      	ldr	r2, [pc, #44]	@ (8002594 <arm_bdshot_rx_capture_A+0x108>)
 8002566:	f043 0301 	orr.w	r3, r3, #1
 800256a:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 800256c:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 800256e:	2200      	movs	r2, #0
 8002570:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002572:	4b07      	ldr	r3, [pc, #28]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a06      	ldr	r2, [pc, #24]	@ (8002590 <arm_bdshot_rx_capture_A+0x104>)
 8002578:	f043 0301 	orr.w	r3, r3, #1
 800257c:	6013      	str	r3, [r2, #0]
}
 800257e:	bf00      	nop
 8002580:	371c      	adds	r7, #28
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40020000 	.word	0x40020000
 8002590:	40010000 	.word	0x40010000
 8002594:	40026488 	.word	0x40026488
 8002598:	40026400 	.word	0x40026400
 800259c:	40020010 	.word	0x40020010
 80025a0:	20000534 	.word	0x20000534
 80025a4:	0c035410 	.word	0x0c035410

080025a8 <dshot_A_tx_configuration>:

void dshot_A_tx_configuration(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 80025ae:	4b29      	ldr	r3, [pc, #164]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a28      	ldr	r2, [pc, #160]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025b4:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80025b8:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1);
 80025ba:	4b26      	ldr	r3, [pc, #152]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a25      	ldr	r2, [pc, #148]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025c0:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 80025c4:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6);
 80025c6:	4b23      	ldr	r3, [pc, #140]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	4a22      	ldr	r2, [pc, #136]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025cc:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80025d0:	6053      	str	r3, [r2, #4]
    GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR6_0);
 80025d2:	4b20      	ldr	r3, [pc, #128]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025d8:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80025dc:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5_1 | GPIO_PUPDR_PUPDR6_1);
 80025de:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025e4:	f423 5320 	bic.w	r3, r3, #10240	@ 0x2800
 80025e8:	60d3      	str	r3, [r2, #12]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6);
 80025ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	4a19      	ldr	r2, [pc, #100]	@ (8002654 <dshot_A_tx_configuration+0xac>)
 80025f0:	f443 5370 	orr.w	r3, r3, #15360	@ 0x3c00
 80025f4:	6093      	str	r3, [r2, #8]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 80025f6:	4b18      	ldr	r3, [pc, #96]	@ (8002658 <dshot_A_tx_configuration+0xb0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a17      	ldr	r2, [pc, #92]	@ (8002658 <dshot_A_tx_configuration+0xb0>)
 80025fc:	f023 0301 	bic.w	r3, r3, #1
 8002600:	6013      	str	r3, [r2, #0]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a15      	ldr	r2, [pc, #84]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 800260e:	e000      	b.n	8002612 <dshot_A_tx_configuration+0x6a>
 8002610:	bf00      	nop
 8002612:	4b12      	ldr	r3, [pc, #72]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1f8      	bne.n	8002610 <dshot_A_tx_configuration+0x68>
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 800261e:	4b10      	ldr	r3, [pc, #64]	@ (8002660 <dshot_A_tx_configuration+0xb8>)
 8002620:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002624:	60da      	str	r2, [r3, #12]

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR);
 8002626:	4b0d      	ldr	r3, [pc, #52]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 8002628:	4a0e      	ldr	r2, [pc, #56]	@ (8002664 <dshot_A_tx_configuration+0xbc>)
 800262a:	609a      	str	r2, [r3, #8]
    DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_A);
 800262c:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 800262e:	4a0e      	ldr	r2, [pc, #56]	@ (8002668 <dshot_A_tx_configuration+0xc0>)
 8002630:	60da      	str	r2, [r3, #12]
    DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002632:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 8002634:	2282      	movs	r2, #130	@ 0x82
 8002636:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_A = (6 << DMA_SxCR_CHSEL_Pos)
 8002638:	4b0c      	ldr	r3, [pc, #48]	@ (800266c <dshot_A_tx_configuration+0xc4>)
 800263a:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val_A | DMA_SxCR_DIR_0;
 800263c:	4a07      	ldr	r2, [pc, #28]	@ (800265c <dshot_A_tx_configuration+0xb4>)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002644:	6013      	str	r3, [r2, #0]
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40020000 	.word	0x40020000
 8002658:	40010000 	.word	0x40010000
 800265c:	40026488 	.word	0x40026488
 8002660:	40026400 	.word	0x40026400
 8002664:	40020018 	.word	0x40020018
 8002668:	2000032c 	.word	0x2000032c
 800266c:	0c035410 	.word	0x0c035410

08002670 <dshot_A_rx_processing>:

void dshot_A_rx_processing(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002676:	2300      	movs	r3, #0
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	e025      	b.n	80026c8 <dshot_A_rx_processing+0x58>
        if (motor_gpio_port[m] == 0 && (motor_gpio_pin_numbers[m] == 5 || motor_gpio_pin_numbers[m] == 6)) {
 800267c:	4a16      	ldr	r2, [pc, #88]	@ (80026d8 <dshot_A_rx_processing+0x68>)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d11c      	bne.n	80026c2 <dshot_A_rx_processing+0x52>
 8002688:	4a14      	ldr	r2, [pc, #80]	@ (80026dc <dshot_A_rx_processing+0x6c>)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4413      	add	r3, r2
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b05      	cmp	r3, #5
 8002692:	d005      	beq.n	80026a0 <dshot_A_rx_processing+0x30>
 8002694:	4a11      	ldr	r2, [pc, #68]	@ (80026dc <dshot_A_rx_processing+0x6c>)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4413      	add	r3, r2
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b06      	cmp	r3, #6
 800269e:	d110      	bne.n	80026c2 <dshot_A_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 80026a0:	4a0e      	ldr	r2, [pc, #56]	@ (80026dc <dshot_A_rx_processing+0x6c>)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4413      	add	r3, r2
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 80026aa:	7afb      	ldrb	r3, [r7, #11]
 80026ac:	4619      	mov	r1, r3
 80026ae:	480c      	ldr	r0, [pc, #48]	@ (80026e0 <dshot_A_rx_processing+0x70>)
 80026b0:	f7ff fa1a 	bl	8001ae8 <get_BDshot_response>
 80026b4:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	4619      	mov	r1, r3
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff fb8b 	bl	8001dd8 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3301      	adds	r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b09      	cmp	r3, #9
 80026cc:	ddd6      	ble.n	800267c <dshot_A_rx_processing+0xc>
        }
    }
}
 80026ce:	bf00      	nop
 80026d0:	bf00      	nop
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	0800d83c 	.word	0x0800d83c
 80026dc:	0800d848 	.word	0x0800d848
 80026e0:	20000534 	.word	0x20000534

080026e4 <arm_bdshot_rx_capture_B>:
    }
    return mask;
}

void arm_bdshot_rx_capture_B(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER0 | GPIO_MODER_MODER10);
 80026ea:	4b3c      	ldr	r3, [pc, #240]	@ (80027dc <arm_bdshot_rx_capture_B+0xf8>)
 80026ec:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (0*2)) | (3U << (10*2)));
 80026ee:	4b3b      	ldr	r3, [pc, #236]	@ (80027dc <arm_bdshot_rx_capture_B+0xf8>)
 80026f0:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (0*2)) | (1U << (10*2)));
 80026f2:	4b3b      	ldr	r3, [pc, #236]	@ (80027e0 <arm_bdshot_rx_capture_B+0xfc>)
 80026f4:	607b      	str	r3, [r7, #4]

    GPIOB->MODER &= ~pins_mask;
 80026f6:	4b3b      	ldr	r3, [pc, #236]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	43db      	mvns	r3, r3
 80026fe:	4939      	ldr	r1, [pc, #228]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 8002700:	4013      	ands	r3, r2
 8002702:	600b      	str	r3, [r1, #0]
    GPIOB->PUPDR &= ~pupdr_clear_mask;
 8002704:	4b37      	ldr	r3, [pc, #220]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	43db      	mvns	r3, r3
 800270c:	4935      	ldr	r1, [pc, #212]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 800270e:	4013      	ands	r3, r2
 8002710:	60cb      	str	r3, [r1, #12]
    GPIOB->PUPDR |= pupdr_pullup_mask;
 8002712:	4b34      	ldr	r3, [pc, #208]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 8002714:	68da      	ldr	r2, [r3, #12]
 8002716:	4933      	ldr	r1, [pc, #204]	@ (80027e4 <arm_bdshot_rx_capture_B+0x100>)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4313      	orrs	r3, r2
 800271c:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 800271e:	2346      	movs	r3, #70	@ 0x46
 8002720:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <arm_bdshot_rx_capture_B+0x48>
 8002728:	2301      	movs	r3, #1
 800272a:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 800272c:	4b2e      	ldr	r3, [pc, #184]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a2d      	ldr	r2, [pc, #180]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002738:	4a2b      	ldr	r2, [pc, #172]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	3b01      	subs	r3, #1
 800273e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR4 = sample_period/2;
 8002740:	4a29      	ldr	r2, [pc, #164]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	085b      	lsrs	r3, r3, #1
 8002746:	6413      	str	r3, [r2, #64]	@ 0x40
    TIM1->EGR |= TIM_EGR_UG;
 8002748:	4b27      	ldr	r3, [pc, #156]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	4a26      	ldr	r2, [pc, #152]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 800274e:	f043 0301 	orr.w	r3, r3, #1
 8002752:	6153      	str	r3, [r2, #20]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002754:	4b25      	ldr	r3, [pc, #148]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a24      	ldr	r2, [pc, #144]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 800275a:	f023 0301 	bic.w	r3, r3, #1
 800275e:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8002760:	e000      	b.n	8002764 <arm_bdshot_rx_capture_B+0x80>
 8002762:	bf00      	nop
 8002764:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f8      	bne.n	8002762 <arm_bdshot_rx_capture_B+0x7e>

    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8002770:	4b1f      	ldr	r3, [pc, #124]	@ (80027f0 <arm_bdshot_rx_capture_B+0x10c>)
 8002772:	223d      	movs	r2, #61	@ 0x3d
 8002774:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->IDR);
 8002776:	4b1d      	ldr	r3, [pc, #116]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 8002778:	4a1e      	ldr	r2, [pc, #120]	@ (80027f4 <arm_bdshot_rx_capture_B+0x110>)
 800277a:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)dshot_bb_buffer_rx_B;
 800277c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 800277e:	4a1e      	ldr	r2, [pc, #120]	@ (80027f8 <arm_bdshot_rx_capture_B+0x114>)
 8002780:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002782:	238a      	movs	r3, #138	@ 0x8a
 8002784:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800278c:	d302      	bcc.n	8002794 <arm_bdshot_rx_capture_B+0xb0>
 800278e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002792:	613b      	str	r3, [r7, #16]
    DMA2_Stream4->NDTR = ndtr;
 8002794:	4a15      	ldr	r2, [pc, #84]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 800279a:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <arm_bdshot_rx_capture_B+0x118>)
 800279c:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val;
 800279e:	4a13      	ldr	r2, [pc, #76]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80027a4:	f3bf 8f4f 	dsb	sy
}
 80027a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80027aa:	f3bf 8f6f 	isb	sy
}
 80027ae:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 80027b0:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0d      	ldr	r2, [pc, #52]	@ (80027ec <arm_bdshot_rx_capture_B+0x108>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 80027bc:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 80027be:	2200      	movs	r2, #0
 80027c0:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 80027c2:	4b09      	ldr	r3, [pc, #36]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a08      	ldr	r2, [pc, #32]	@ (80027e8 <arm_bdshot_rx_capture_B+0x104>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6013      	str	r3, [r2, #0]
}
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	00300003 	.word	0x00300003
 80027e0:	00100001 	.word	0x00100001
 80027e4:	40020400 	.word	0x40020400
 80027e8:	40010000 	.word	0x40010000
 80027ec:	40026470 	.word	0x40026470
 80027f0:	40026400 	.word	0x40026400
 80027f4:	40020410 	.word	0x40020410
 80027f8:	20000964 	.word	0x20000964
 80027fc:	0c035410 	.word	0x0c035410

08002800 <dshot_B_tx_configuration>:

void dshot_B_tx_configuration(void)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 8002806:	4b2b      	ldr	r3, [pc, #172]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a2a      	ldr	r2, [pc, #168]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800280c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6013      	str	r3, [r2, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 8002816:	4b27      	ldr	r3, [pc, #156]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a26      	ldr	r2, [pc, #152]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800281c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002820:	f023 0302 	bic.w	r3, r3, #2
 8002824:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT10);
 8002826:	4b23      	ldr	r3, [pc, #140]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	4a22      	ldr	r2, [pc, #136]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800282c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002830:	f023 0301 	bic.w	r3, r3, #1
 8002834:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR10_0);
 8002836:	4b1f      	ldr	r3, [pc, #124]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	4a1e      	ldr	r2, [pc, #120]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800283c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0_1 | GPIO_PUPDR_PUPDR10_1);
 8002846:	4b1b      	ldr	r3, [pc, #108]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	4a1a      	ldr	r2, [pc, #104]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800284c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002850:	f023 0302 	bic.w	r3, r3, #2
 8002854:	60d3      	str	r3, [r2, #12]
    GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR10);
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	4a16      	ldr	r2, [pc, #88]	@ (80028b4 <dshot_B_tx_configuration+0xb4>)
 800285c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002860:	f043 0303 	orr.w	r3, r3, #3
 8002864:	6093      	str	r3, [r2, #8]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002866:	4b14      	ldr	r3, [pc, #80]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a13      	ldr	r2, [pc, #76]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 800286c:	f023 0301 	bic.w	r3, r3, #1
 8002870:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8002872:	e000      	b.n	8002876 <dshot_B_tx_configuration+0x76>
 8002874:	bf00      	nop
 8002876:	4b10      	ldr	r3, [pc, #64]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f8      	bne.n	8002874 <dshot_B_tx_configuration+0x74>
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 8002882:	4b0e      	ldr	r3, [pc, #56]	@ (80028bc <dshot_B_tx_configuration+0xbc>)
 8002884:	223d      	movs	r2, #61	@ 0x3d
 8002886:	60da      	str	r2, [r3, #12]

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->BSRR);
 8002888:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 800288a:	4a0d      	ldr	r2, [pc, #52]	@ (80028c0 <dshot_B_tx_configuration+0xc0>)
 800288c:	609a      	str	r2, [r3, #8]
    DMA2_Stream4->M0AR = (uint32_t)(dshot_bb_buffer_B);
 800288e:	4b0a      	ldr	r3, [pc, #40]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 8002890:	4a0c      	ldr	r2, [pc, #48]	@ (80028c4 <dshot_B_tx_configuration+0xc4>)
 8002892:	60da      	str	r2, [r3, #12]
    DMA2_Stream4->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002894:	4b08      	ldr	r3, [pc, #32]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 8002896:	2282      	movs	r2, #130	@ 0x82
 8002898:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_B = (6 << DMA_SxCR_CHSEL_Pos)
 800289a:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <dshot_B_tx_configuration+0xc8>)
 800289c:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     /// | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val_B | DMA_SxCR_DIR_0;
 800289e:	4a06      	ldr	r2, [pc, #24]	@ (80028b8 <dshot_B_tx_configuration+0xb8>)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a6:	6013      	str	r3, [r2, #0]
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	40020400 	.word	0x40020400
 80028b8:	40026470 	.word	0x40026470
 80028bc:	40026400 	.word	0x40026400
 80028c0:	40020418 	.word	0x40020418
 80028c4:	2000075c 	.word	0x2000075c
 80028c8:	0c035410 	.word	0x0c035410

080028cc <dshot_B_rx_processing>:

void dshot_B_rx_processing(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 80028d2:	2300      	movs	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	e025      	b.n	8002924 <dshot_B_rx_processing+0x58>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 80028d8:	4a16      	ldr	r2, [pc, #88]	@ (8002934 <dshot_B_rx_processing+0x68>)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d11c      	bne.n	800291e <dshot_B_rx_processing+0x52>
 80028e4:	4a14      	ldr	r2, [pc, #80]	@ (8002938 <dshot_B_rx_processing+0x6c>)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4413      	add	r3, r2
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d005      	beq.n	80028fc <dshot_B_rx_processing+0x30>
 80028f0:	4a11      	ldr	r2, [pc, #68]	@ (8002938 <dshot_B_rx_processing+0x6c>)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4413      	add	r3, r2
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b0a      	cmp	r3, #10
 80028fa:	d110      	bne.n	800291e <dshot_B_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 80028fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002938 <dshot_B_rx_processing+0x6c>)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4413      	add	r3, r2
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002906:	7afb      	ldrb	r3, [r7, #11]
 8002908:	4619      	mov	r1, r3
 800290a:	480c      	ldr	r0, [pc, #48]	@ (800293c <dshot_B_rx_processing+0x70>)
 800290c:	f7ff f8ec 	bl	8001ae8 <get_BDshot_response>
 8002910:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	b2db      	uxtb	r3, r3
 8002916:	4619      	mov	r1, r3
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff fa5d 	bl	8001dd8 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	3301      	adds	r3, #1
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2b09      	cmp	r3, #9
 8002928:	ddd6      	ble.n	80028d8 <dshot_B_rx_processing+0xc>
        }
    }
}
 800292a:	bf00      	nop
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	0800d83c 	.word	0x0800d83c
 8002938:	0800d848 	.word	0x0800d848
 800293c:	20000964 	.word	0x20000964

08002940 <arm_bdshot_rx_capture_C>:
    }
    return mask;
}

void arm_bdshot_rx_capture_C(void)
{
 8002940:	b480      	push	{r7}
 8002942:	b087      	sub	sp, #28
 8002944:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER6 | GPIO_MODER_MODER8);
 8002946:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 800294a:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (6*2)) | (3U << (8*2)));
 800294c:	f44f 334c 	mov.w	r3, #208896	@ 0x33000
 8002950:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (6*2)) | (1U << (8*2)));
 8002952:	f44f 3388 	mov.w	r3, #69632	@ 0x11000
 8002956:	607b      	str	r3, [r7, #4]

    GPIOC->MODER &= ~pins_mask;
 8002958:	4b39      	ldr	r3, [pc, #228]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	43db      	mvns	r3, r3
 8002960:	4937      	ldr	r1, [pc, #220]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 8002962:	4013      	ands	r3, r2
 8002964:	600b      	str	r3, [r1, #0]
    GPIOC->PUPDR &= ~pupdr_clear_mask;
 8002966:	4b36      	ldr	r3, [pc, #216]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	43db      	mvns	r3, r3
 800296e:	4934      	ldr	r1, [pc, #208]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 8002970:	4013      	ands	r3, r2
 8002972:	60cb      	str	r3, [r1, #12]
    GPIOC->PUPDR |= pupdr_pullup_mask;
 8002974:	4b32      	ldr	r3, [pc, #200]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	4931      	ldr	r1, [pc, #196]	@ (8002a40 <arm_bdshot_rx_capture_C+0x100>)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002980:	2346      	movs	r3, #70	@ 0x46
 8002982:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <arm_bdshot_rx_capture_C+0x4e>
 800298a:	2301      	movs	r3, #1
 800298c:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 800298e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a2c      	ldr	r2, [pc, #176]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 8002994:	f023 0301 	bic.w	r3, r3, #1
 8002998:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 800299a:	4a2a      	ldr	r2, [pc, #168]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3b01      	subs	r3, #1
 80029a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 80029a2:	4a28      	ldr	r2, [pc, #160]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	085b      	lsrs	r3, r3, #1
 80029a8:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 80029aa:	4b26      	ldr	r3, [pc, #152]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	4a25      	ldr	r2, [pc, #148]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	6153      	str	r3, [r2, #20]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 80029b6:	4b24      	ldr	r3, [pc, #144]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a23      	ldr	r2, [pc, #140]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 80029c2:	e000      	b.n	80029c6 <arm_bdshot_rx_capture_C+0x86>
 80029c4:	bf00      	nop
 80029c6:	4b20      	ldr	r3, [pc, #128]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f8      	bne.n	80029c4 <arm_bdshot_rx_capture_C+0x84>

    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 80029d2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a4c <arm_bdshot_rx_capture_C+0x10c>)
 80029d4:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 80029d8:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->IDR);
 80029da:	4b1b      	ldr	r3, [pc, #108]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a50 <arm_bdshot_rx_capture_C+0x110>)
 80029de:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)dshot_bb_buffer_rx_C;
 80029e0:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a54 <arm_bdshot_rx_capture_C+0x114>)
 80029e4:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 80029e6:	238a      	movs	r3, #138	@ 0x8a
 80029e8:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f0:	d302      	bcc.n	80029f8 <arm_bdshot_rx_capture_C+0xb8>
 80029f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029f6:	613b      	str	r3, [r7, #16]
    DMA2_Stream3->NDTR = ndtr;
 80029f8:	4a13      	ldr	r2, [pc, #76]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 80029fe:	4b16      	ldr	r3, [pc, #88]	@ (8002a58 <arm_bdshot_rx_capture_C+0x118>)
 8002a00:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val;
 8002a02:	4a11      	ldr	r2, [pc, #68]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a08:	f3bf 8f4f 	dsb	sy
}
 8002a0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a0e:	f3bf 8f6f 	isb	sy
}
 8002a12:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 8002a14:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <arm_bdshot_rx_capture_C+0x108>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002a20:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002a26:	4b07      	ldr	r3, [pc, #28]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <arm_bdshot_rx_capture_C+0x104>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6013      	str	r3, [r2, #0]
}
 8002a32:	bf00      	nop
 8002a34:	371c      	adds	r7, #28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40020800 	.word	0x40020800
 8002a44:	40010000 	.word	0x40010000
 8002a48:	40026458 	.word	0x40026458
 8002a4c:	40026400 	.word	0x40026400
 8002a50:	40020810 	.word	0x40020810
 8002a54:	20000d94 	.word	0x20000d94
 8002a58:	0c035410 	.word	0x0c035410

08002a5c <dshot_C_tx_configuration>:

void dshot_C_tx_configuration(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 8002a62:	4b26      	ldr	r3, [pc, #152]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a25      	ldr	r2, [pc, #148]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a68:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002a6c:	6013      	str	r3, [r2, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODER6_1 | GPIO_MODER_MODER8_1);
 8002a6e:	4b23      	ldr	r3, [pc, #140]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a22      	ldr	r2, [pc, #136]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a74:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002a78:	6013      	str	r3, [r2, #0]
    GPIOC->OTYPER &= ~(GPIO_OTYPER_OT6 | GPIO_OTYPER_OT8);
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a80:	f423 73a0 	bic.w	r3, r3, #320	@ 0x140
 8002a84:	6053      	str	r3, [r2, #4]
    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0);
 8002a86:	4b1d      	ldr	r3, [pc, #116]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a8c:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8002a90:	60d3      	str	r3, [r2, #12]
    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6_1 | GPIO_PUPDR_PUPDR8_1);
 8002a92:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	4a19      	ldr	r2, [pc, #100]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002a98:	f423 3308 	bic.w	r3, r3, #139264	@ 0x22000
 8002a9c:	60d3      	str	r3, [r2, #12]
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR8);
 8002a9e:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	4a16      	ldr	r2, [pc, #88]	@ (8002afc <dshot_C_tx_configuration+0xa0>)
 8002aa4:	f443 334c 	orr.w	r3, r3, #208896	@ 0x33000
 8002aa8:	6093      	str	r3, [r2, #8]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8002aaa:	4b15      	ldr	r3, [pc, #84]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a14      	ldr	r2, [pc, #80]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002ab0:	f023 0301 	bic.w	r3, r3, #1
 8002ab4:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002ab6:	e000      	b.n	8002aba <dshot_C_tx_configuration+0x5e>
 8002ab8:	bf00      	nop
 8002aba:	4b11      	ldr	r3, [pc, #68]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f8      	bne.n	8002ab8 <dshot_C_tx_configuration+0x5c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <dshot_C_tx_configuration+0xa8>)
 8002ac8:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8002acc:	609a      	str	r2, [r3, #8]

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->BSRR);
 8002ace:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b08 <dshot_C_tx_configuration+0xac>)
 8002ad2:	609a      	str	r2, [r3, #8]
    DMA2_Stream3->M0AR = (uint32_t)(dshot_bb_buffer_C);
 8002ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002ad6:	4a0d      	ldr	r2, [pc, #52]	@ (8002b0c <dshot_C_tx_configuration+0xb0>)
 8002ad8:	60da      	str	r2, [r3, #12]
    DMA2_Stream3->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002adc:	2282      	movs	r2, #130	@ 0x82
 8002ade:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_C = (6 << DMA_SxCR_CHSEL_Pos)
 8002ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8002b10 <dshot_C_tx_configuration+0xb4>)
 8002ae2:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val_C | DMA_SxCR_DIR_0;
 8002ae4:	4a06      	ldr	r2, [pc, #24]	@ (8002b00 <dshot_C_tx_configuration+0xa4>)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002aec:	6013      	str	r3, [r2, #0]
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	40020800 	.word	0x40020800
 8002b00:	40026458 	.word	0x40026458
 8002b04:	40026400 	.word	0x40026400
 8002b08:	40020818 	.word	0x40020818
 8002b0c:	20000b8c 	.word	0x20000b8c
 8002b10:	0c035410 	.word	0x0c035410

08002b14 <dshot_C_rx_processing>:

void dshot_C_rx_processing(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	e025      	b.n	8002b6c <dshot_C_rx_processing+0x58>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002b20:	4a16      	ldr	r2, [pc, #88]	@ (8002b7c <dshot_C_rx_processing+0x68>)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4413      	add	r3, r2
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d11c      	bne.n	8002b66 <dshot_C_rx_processing+0x52>
 8002b2c:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <dshot_C_rx_processing+0x6c>)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	4413      	add	r3, r2
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	2b06      	cmp	r3, #6
 8002b36:	d005      	beq.n	8002b44 <dshot_C_rx_processing+0x30>
 8002b38:	4a11      	ldr	r2, [pc, #68]	@ (8002b80 <dshot_C_rx_processing+0x6c>)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d110      	bne.n	8002b66 <dshot_C_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002b44:	4a0e      	ldr	r2, [pc, #56]	@ (8002b80 <dshot_C_rx_processing+0x6c>)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	4413      	add	r3, r2
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
 8002b50:	4619      	mov	r1, r3
 8002b52:	480c      	ldr	r0, [pc, #48]	@ (8002b84 <dshot_C_rx_processing+0x70>)
 8002b54:	f7fe ffc8 	bl	8001ae8 <get_BDshot_response>
 8002b58:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	4619      	mov	r1, r3
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff f939 	bl	8001dd8 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b09      	cmp	r3, #9
 8002b70:	ddd6      	ble.n	8002b20 <dshot_C_rx_processing+0xc>
        }
    }
}
 8002b72:	bf00      	nop
 8002b74:	bf00      	nop
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	0800d83c 	.word	0x0800d83c
 8002b80:	0800d848 	.word	0x0800d848
 8002b84:	20000d94 	.word	0x20000d94

08002b88 <arm_bdshot_rx_capture_D>:
    }
    return mask;
}

void arm_bdshot_rx_capture_D(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b087      	sub	sp, #28
 8002b8c:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER12 | GPIO_MODER_MODER14);
 8002b8e:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8002b92:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (12*2)) | (3U << (14*2)));
 8002b94:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8002b98:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (12*2)) | (1U << (14*2)));
 8002b9a:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8002b9e:	607b      	str	r3, [r7, #4]

    GPIOD->MODER &= ~pins_mask;
 8002ba0:	4b39      	ldr	r3, [pc, #228]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	4937      	ldr	r1, [pc, #220]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]
    GPIOD->PUPDR &= ~pupdr_clear_mask;
 8002bae:	4b36      	ldr	r3, [pc, #216]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	4934      	ldr	r1, [pc, #208]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	60cb      	str	r3, [r1, #12]
    GPIOD->PUPDR |= pupdr_pullup_mask;
 8002bbc:	4b32      	ldr	r3, [pc, #200]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	4931      	ldr	r1, [pc, #196]	@ (8002c88 <arm_bdshot_rx_capture_D+0x100>)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002bc8:	2346      	movs	r3, #70	@ 0x46
 8002bca:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <arm_bdshot_rx_capture_D+0x4e>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a2c      	ldr	r2, [pc, #176]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	6013      	str	r3, [r2, #0]
    TIM1->ARR = sample_period - 1;
 8002be2:	4a2a      	ldr	r2, [pc, #168]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM1->CCR3 = sample_period/2;
 8002bea:	4a28      	ldr	r2, [pc, #160]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	63d3      	str	r3, [r2, #60]	@ 0x3c
    TIM1->EGR |= TIM_EGR_UG;
 8002bf2:	4b26      	ldr	r3, [pc, #152]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4a25      	ldr	r2, [pc, #148]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	6153      	str	r3, [r2, #20]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002bfe:	4b24      	ldr	r3, [pc, #144]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a23      	ldr	r2, [pc, #140]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c04:	f023 0301 	bic.w	r3, r3, #1
 8002c08:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002c0a:	e000      	b.n	8002c0e <arm_bdshot_rx_capture_D+0x86>
 8002c0c:	bf00      	nop
 8002c0e:	4b20      	ldr	r3, [pc, #128]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f8      	bne.n	8002c0c <arm_bdshot_rx_capture_D+0x84>

    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8002c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002c94 <arm_bdshot_rx_capture_D+0x10c>)
 8002c1c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8002c20:	60da      	str	r2, [r3, #12]
                  DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->IDR);
 8002c22:	4b1b      	ldr	r3, [pc, #108]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c24:	4a1c      	ldr	r2, [pc, #112]	@ (8002c98 <arm_bdshot_rx_capture_D+0x110>)
 8002c26:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)dshot_bb_buffer_rx_D;
 8002c28:	4b19      	ldr	r3, [pc, #100]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c9c <arm_bdshot_rx_capture_D+0x114>)
 8002c2c:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002c2e:	238a      	movs	r3, #138	@ 0x8a
 8002c30:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c38:	d302      	bcc.n	8002c40 <arm_bdshot_rx_capture_D+0xb8>
 8002c3a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002c3e:	613b      	str	r3, [r7, #16]
    DMA2_Stream6->NDTR = ndtr;
 8002c40:	4a13      	ldr	r2, [pc, #76]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (6 << DMA_SxCR_CHSEL_Pos)
 8002c46:	4b16      	ldr	r3, [pc, #88]	@ (8002ca0 <arm_bdshot_rx_capture_D+0x118>)
 8002c48:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val;
 8002c4a:	4a11      	ldr	r2, [pc, #68]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c50:	f3bf 8f4f 	dsb	sy
}
 8002c54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c56:	f3bf 8f6f 	isb	sy
}
 8002c5a:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 8002c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0b      	ldr	r2, [pc, #44]	@ (8002c90 <arm_bdshot_rx_capture_D+0x108>)
 8002c62:	f043 0301 	orr.w	r3, r3, #1
 8002c66:	6013      	str	r3, [r2, #0]
    TIM1->CNT = 0;
 8002c68:	4b08      	ldr	r3, [pc, #32]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002c6e:	4b07      	ldr	r3, [pc, #28]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a06      	ldr	r2, [pc, #24]	@ (8002c8c <arm_bdshot_rx_capture_D+0x104>)
 8002c74:	f043 0301 	orr.w	r3, r3, #1
 8002c78:	6013      	str	r3, [r2, #0]
}
 8002c7a:	bf00      	nop
 8002c7c:	371c      	adds	r7, #28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40020c00 	.word	0x40020c00
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	400264a0 	.word	0x400264a0
 8002c94:	40026400 	.word	0x40026400
 8002c98:	40020c10 	.word	0x40020c10
 8002c9c:	200011c4 	.word	0x200011c4
 8002ca0:	0c035410 	.word	0x0c035410

08002ca4 <dshot_D_tx_configuration>:

void dshot_D_tx_configuration(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8002caa:	4b26      	ldr	r3, [pc, #152]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a25      	ldr	r2, [pc, #148]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cb0:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8002cb4:	6013      	str	r3, [r2, #0]
    GPIOD->MODER &= ~(GPIO_MODER_MODER12_1 | GPIO_MODER_MODER14_1);
 8002cb6:	4b23      	ldr	r3, [pc, #140]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a22      	ldr	r2, [pc, #136]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cbc:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 8002cc0:	6013      	str	r3, [r2, #0]
    GPIOD->OTYPER &= ~(GPIO_OTYPER_OT12 | GPIO_OTYPER_OT14);
 8002cc2:	4b20      	ldr	r3, [pc, #128]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cc8:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8002ccc:	6053      	str	r3, [r2, #4]
    GPIOD->PUPDR |= (GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR14_0);
 8002cce:	4b1d      	ldr	r3, [pc, #116]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cd4:	f043 5388 	orr.w	r3, r3, #285212672	@ 0x11000000
 8002cd8:	60d3      	str	r3, [r2, #12]
    GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPDR12_1 | GPIO_PUPDR_PUPDR14_1);
 8002cda:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	4a19      	ldr	r2, [pc, #100]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002ce0:	f023 5308 	bic.w	r3, r3, #570425344	@ 0x22000000
 8002ce4:	60d3      	str	r3, [r2, #12]
    GPIOD->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR12 | GPIO_OSPEEDER_OSPEEDR14);
 8002ce6:	4b17      	ldr	r3, [pc, #92]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	4a16      	ldr	r2, [pc, #88]	@ (8002d44 <dshot_D_tx_configuration+0xa0>)
 8002cec:	f043 534c 	orr.w	r3, r3, #855638016	@ 0x33000000
 8002cf0:	6093      	str	r3, [r2, #8]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002cf2:	4b15      	ldr	r3, [pc, #84]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a14      	ldr	r2, [pc, #80]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002cfe:	e000      	b.n	8002d02 <dshot_D_tx_configuration+0x5e>
 8002d00:	bf00      	nop
 8002d02:	4b11      	ldr	r3, [pc, #68]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f8      	bne.n	8002d00 <dshot_D_tx_configuration+0x5c>
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8002d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <dshot_D_tx_configuration+0xa8>)
 8002d10:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8002d14:	60da      	str	r2, [r3, #12]

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->BSRR);
 8002d16:	4b0c      	ldr	r3, [pc, #48]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002d18:	4a0d      	ldr	r2, [pc, #52]	@ (8002d50 <dshot_D_tx_configuration+0xac>)
 8002d1a:	609a      	str	r2, [r3, #8]
    DMA2_Stream6->M0AR = (uint32_t)(dshot_bb_buffer_D);
 8002d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8002d54 <dshot_D_tx_configuration+0xb0>)
 8002d20:	60da      	str	r2, [r3, #12]
    DMA2_Stream6->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002d22:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002d24:	2282      	movs	r2, #130	@ 0x82
 8002d26:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_D = (6 << DMA_SxCR_CHSEL_Pos)
 8002d28:	4b0b      	ldr	r3, [pc, #44]	@ (8002d58 <dshot_D_tx_configuration+0xb4>)
 8002d2a:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val_D | DMA_SxCR_DIR_0;
 8002d2c:	4a06      	ldr	r2, [pc, #24]	@ (8002d48 <dshot_D_tx_configuration+0xa4>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d34:	6013      	str	r3, [r2, #0]
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40020c00 	.word	0x40020c00
 8002d48:	400264a0 	.word	0x400264a0
 8002d4c:	40026400 	.word	0x40026400
 8002d50:	40020c18 	.word	0x40020c18
 8002d54:	20000fbc 	.word	0x20000fbc
 8002d58:	0c035410 	.word	0x0c035410

08002d5c <dshot_D_rx_processing>:

void dshot_D_rx_processing(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
 8002d66:	e025      	b.n	8002db4 <dshot_D_rx_processing+0x58>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002d68:	4a16      	ldr	r2, [pc, #88]	@ (8002dc4 <dshot_D_rx_processing+0x68>)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d11c      	bne.n	8002dae <dshot_D_rx_processing+0x52>
 8002d74:	4a14      	ldr	r2, [pc, #80]	@ (8002dc8 <dshot_D_rx_processing+0x6c>)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4413      	add	r3, r2
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	2b0c      	cmp	r3, #12
 8002d7e:	d005      	beq.n	8002d8c <dshot_D_rx_processing+0x30>
 8002d80:	4a11      	ldr	r2, [pc, #68]	@ (8002dc8 <dshot_D_rx_processing+0x6c>)
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4413      	add	r3, r2
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b0e      	cmp	r3, #14
 8002d8a:	d110      	bne.n	8002dae <dshot_D_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8002dc8 <dshot_D_rx_processing+0x6c>)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4413      	add	r3, r2
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002d96:	7afb      	ldrb	r3, [r7, #11]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	480c      	ldr	r0, [pc, #48]	@ (8002dcc <dshot_D_rx_processing+0x70>)
 8002d9c:	f7fe fea4 	bl	8001ae8 <get_BDshot_response>
 8002da0:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	4619      	mov	r1, r3
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff f815 	bl	8001dd8 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	3301      	adds	r3, #1
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2b09      	cmp	r3, #9
 8002db8:	ddd6      	ble.n	8002d68 <dshot_D_rx_processing+0xc>
        }
    }
}
 8002dba:	bf00      	nop
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	0800d83c 	.word	0x0800d83c
 8002dc8:	0800d848 	.word	0x0800d848
 8002dcc:	200011c4 	.word	0x200011c4

08002dd0 <arm_bdshot_rx_capture_E>:
    }
    return mask;
}

void arm_bdshot_rx_capture_E(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
    const uint32_t pins_mask = (GPIO_MODER_MODER9 | GPIO_MODER_MODER13);
 8002dd6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec0 <arm_bdshot_rx_capture_E+0xf0>)
 8002dd8:	60fb      	str	r3, [r7, #12]
    const uint32_t pupdr_clear_mask = ((3U << (9*2)) | (3U << (13*2)));
 8002dda:	4b39      	ldr	r3, [pc, #228]	@ (8002ec0 <arm_bdshot_rx_capture_E+0xf0>)
 8002ddc:	60bb      	str	r3, [r7, #8]
    const uint32_t pupdr_pullup_mask = ((1U << (9*2)) | (1U << (13*2)));
 8002dde:	4b39      	ldr	r3, [pc, #228]	@ (8002ec4 <arm_bdshot_rx_capture_E+0xf4>)
 8002de0:	607b      	str	r3, [r7, #4]

    GPIOE->MODER &= ~pins_mask;
 8002de2:	4b39      	ldr	r3, [pc, #228]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	4937      	ldr	r1, [pc, #220]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	600b      	str	r3, [r1, #0]
    GPIOE->PUPDR &= ~pupdr_clear_mask;
 8002df0:	4b35      	ldr	r3, [pc, #212]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	43db      	mvns	r3, r3
 8002df8:	4933      	ldr	r1, [pc, #204]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	60cb      	str	r3, [r1, #12]
    GPIOE->PUPDR |= pupdr_pullup_mask;
 8002dfe:	4b32      	ldr	r3, [pc, #200]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	4931      	ldr	r1, [pc, #196]	@ (8002ec8 <arm_bdshot_rx_capture_E+0xf8>)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60cb      	str	r3, [r1, #12]

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
 8002e0a:	2346      	movs	r3, #70	@ 0x46
 8002e0c:	617b      	str	r3, [r7, #20]
    if (sample_period == 0) sample_period = 1;
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <arm_bdshot_rx_capture_E+0x48>
 8002e14:	2301      	movs	r3, #1
 8002e16:	617b      	str	r3, [r7, #20]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002e18:	4b2c      	ldr	r3, [pc, #176]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002e1e:	f023 0301 	bic.w	r3, r3, #1
 8002e22:	6013      	str	r3, [r2, #0]
    TIM8->ARR = sample_period - 1;
 8002e24:	4a29      	ldr	r2, [pc, #164]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8002e2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	4a26      	ldr	r2, [pc, #152]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	6153      	str	r3, [r2, #20]

    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002e38:	4b25      	ldr	r3, [pc, #148]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a24      	ldr	r2, [pc, #144]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8002e44:	e000      	b.n	8002e48 <arm_bdshot_rx_capture_E+0x78>
 8002e46:	bf00      	nop
 8002e48:	4b21      	ldr	r3, [pc, #132]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1f8      	bne.n	8002e46 <arm_bdshot_rx_capture_E+0x76>

    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8002e54:	4b1f      	ldr	r3, [pc, #124]	@ (8002ed4 <arm_bdshot_rx_capture_E+0x104>)
 8002e56:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002e5a:	609a      	str	r2, [r3, #8]
                  DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->IDR);
 8002e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ed8 <arm_bdshot_rx_capture_E+0x108>)
 8002e60:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)dshot_bb_buffer_rx_E;
 8002e62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e64:	4a1d      	ldr	r2, [pc, #116]	@ (8002edc <arm_bdshot_rx_capture_E+0x10c>)
 8002e66:	60da      	str	r2, [r3, #12]

    uint32_t ndtr = (uint32_t)((31 * BDSHOT_RESPONSE_BITRATE / 1000 + BDSHOT_RESPONSE_LENGTH + 1) * BDSHOT_RESPONSE_OVERSAMPLING);
 8002e68:	238a      	movs	r3, #138	@ 0x8a
 8002e6a:	613b      	str	r3, [r7, #16]
    if (ndtr > 0xFFFF) ndtr = 0xFFFF;
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e72:	d302      	bcc.n	8002e7a <arm_bdshot_rx_capture_E+0xaa>
 8002e74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002e78:	613b      	str	r3, [r7, #16]
    DMA2_Stream1->NDTR = ndtr;
 8002e7a:	4a15      	ldr	r2, [pc, #84]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	6053      	str	r3, [r2, #4]

    uint32_t cr_val = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 8002e80:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <arm_bdshot_rx_capture_E+0x110>)
 8002e82:	603b      	str	r3, [r7, #0]
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val;
 8002e84:	4a12      	ldr	r2, [pc, #72]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e8a:	f3bf 8f4f 	dsb	sy
}
 8002e8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e90:	f3bf 8f6f 	isb	sy
}
 8002e94:	bf00      	nop

    __DSB(); __ISB();
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 8002e96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed0 <arm_bdshot_rx_capture_E+0x100>)
 8002e9c:	f043 0301 	orr.w	r3, r3, #1
 8002ea0:	6013      	str	r3, [r2, #0]
    TIM8->CNT = 0;
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM8->CR1 |= TIM_CR1_CEN;
 8002ea8:	4b08      	ldr	r3, [pc, #32]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a07      	ldr	r2, [pc, #28]	@ (8002ecc <arm_bdshot_rx_capture_E+0xfc>)
 8002eae:	f043 0301 	orr.w	r3, r3, #1
 8002eb2:	6013      	str	r3, [r2, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	371c      	adds	r7, #28
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	0c0c0000 	.word	0x0c0c0000
 8002ec4:	04040000 	.word	0x04040000
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40010400 	.word	0x40010400
 8002ed0:	40026428 	.word	0x40026428
 8002ed4:	40026400 	.word	0x40026400
 8002ed8:	40021010 	.word	0x40021010
 8002edc:	200015f4 	.word	0x200015f4
 8002ee0:	0e035410 	.word	0x0e035410

08002ee4 <dshot_E_tx_configuration>:

void dshot_E_tx_configuration(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8002eea:	4b2e      	ldr	r3, [pc, #184]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a2d      	ldr	r2, [pc, #180]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002ef0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002ef4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ef8:	6013      	str	r3, [r2, #0]
    GPIOE->MODER &= ~(GPIO_MODER_MODER9_1 | GPIO_MODER_MODER13_1);
 8002efa:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a29      	ldr	r2, [pc, #164]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f00:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8002f04:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002f08:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT13);
 8002f0a:	4b26      	ldr	r3, [pc, #152]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	4a25      	ldr	r2, [pc, #148]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f10:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8002f14:	6053      	str	r3, [r2, #4]
    GPIOE->PUPDR |= (GPIO_PUPDR_PUPDR9_0 | GPIO_PUPDR_PUPDR13_0);
 8002f16:	4b23      	ldr	r3, [pc, #140]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	4a22      	ldr	r2, [pc, #136]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f24:	60d3      	str	r3, [r2, #12]
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
 8002f26:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f2c:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8002f30:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002f34:	60d3      	str	r3, [r2, #12]
    GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR13);
 8002f36:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002fa4 <dshot_E_tx_configuration+0xc0>)
 8002f3c:	f043 6340 	orr.w	r3, r3, #201326592	@ 0xc000000
 8002f40:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8002f44:	6093      	str	r3, [r2, #8]

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002f46:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <dshot_E_tx_configuration+0xc4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a17      	ldr	r2, [pc, #92]	@ (8002fa8 <dshot_E_tx_configuration+0xc4>)
 8002f4c:	f023 0301 	bic.w	r3, r3, #1
 8002f50:	6013      	str	r3, [r2, #0]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002f52:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a15      	ldr	r2, [pc, #84]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8002f5e:	e000      	b.n	8002f62 <dshot_E_tx_configuration+0x7e>
 8002f60:	bf00      	nop
 8002f62:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f8      	bne.n	8002f60 <dshot_E_tx_configuration+0x7c>
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8002f6e:	4b10      	ldr	r3, [pc, #64]	@ (8002fb0 <dshot_E_tx_configuration+0xcc>)
 8002f70:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8002f74:	609a      	str	r2, [r3, #8]

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->BSRR);
 8002f76:	4b0d      	ldr	r3, [pc, #52]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f78:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb4 <dshot_E_tx_configuration+0xd0>)
 8002f7a:	609a      	str	r2, [r3, #8]
    DMA2_Stream1->M0AR = (uint32_t)(dshot_bb_buffer_E);
 8002f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f7e:	4a0e      	ldr	r2, [pc, #56]	@ (8002fb8 <dshot_E_tx_configuration+0xd4>)
 8002f80:	60da      	str	r2, [r3, #12]
    DMA2_Stream1->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002f82:	4b0a      	ldr	r3, [pc, #40]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f84:	2282      	movs	r2, #130	@ 0x82
 8002f86:	605a      	str	r2, [r3, #4]

    uint32_t cr_val_E = (7 << DMA_SxCR_CHSEL_Pos)  // Channel 7 for TIM8_UP
 8002f88:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <dshot_E_tx_configuration+0xd8>)
 8002f8a:	607b      	str	r3, [r7, #4]
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     // | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val_E | DMA_SxCR_DIR_0;
 8002f8c:	4a07      	ldr	r2, [pc, #28]	@ (8002fac <dshot_E_tx_configuration+0xc8>)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f94:	6013      	str	r3, [r2, #0]
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40010400 	.word	0x40010400
 8002fac:	40026428 	.word	0x40026428
 8002fb0:	40026400 	.word	0x40026400
 8002fb4:	40021018 	.word	0x40021018
 8002fb8:	200013ec 	.word	0x200013ec
 8002fbc:	0e035410 	.word	0x0e035410

08002fc0 <dshot_E_rx_processing>:

void dshot_E_rx_processing(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	e025      	b.n	8003018 <dshot_E_rx_processing+0x58>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002fcc:	4a16      	ldr	r2, [pc, #88]	@ (8003028 <dshot_E_rx_processing+0x68>)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	2b04      	cmp	r3, #4
 8002fd6:	d11c      	bne.n	8003012 <dshot_E_rx_processing+0x52>
 8002fd8:	4a14      	ldr	r2, [pc, #80]	@ (800302c <dshot_E_rx_processing+0x6c>)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	4413      	add	r3, r2
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b09      	cmp	r3, #9
 8002fe2:	d005      	beq.n	8002ff0 <dshot_E_rx_processing+0x30>
 8002fe4:	4a11      	ldr	r2, [pc, #68]	@ (800302c <dshot_E_rx_processing+0x6c>)
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	4413      	add	r3, r2
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	2b0d      	cmp	r3, #13
 8002fee:	d110      	bne.n	8003012 <dshot_E_rx_processing+0x52>
            uint8_t pin = motor_gpio_pin_numbers[m];
 8002ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800302c <dshot_E_rx_processing+0x6c>)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	72fb      	strb	r3, [r7, #11]
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002ffa:	7afb      	ldrb	r3, [r7, #11]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	480c      	ldr	r0, [pc, #48]	@ (8003030 <dshot_E_rx_processing+0x70>)
 8003000:	f7fe fd72 	bl	8001ae8 <get_BDshot_response>
 8003004:	6078      	str	r0, [r7, #4]
            read_BDshot_response(decoded_gcr_value, m);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	b2db      	uxtb	r3, r3
 800300a:	4619      	mov	r1, r3
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f7fe fee3 	bl	8001dd8 <read_BDshot_response>
    for (int m = 0; m < MOTORS_COUNT; m++) {
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	3301      	adds	r3, #1
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2b09      	cmp	r3, #9
 800301c:	ddd6      	ble.n	8002fcc <dshot_E_rx_processing+0xc>
        }
    }
}
 800301e:	bf00      	nop
 8003020:	bf00      	nop
 8003022:	3710      	adds	r7, #16
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	0800d83c 	.word	0x0800d83c
 800302c:	0800d848 	.word	0x0800d848
 8003030:	200015f4 	.word	0x200015f4

08003034 <DMA2_Stream5_IRQHandler>:

volatile uint8_t tim1_rx_done_count = 0;

void DMA2_Stream5_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF5) {
 8003038:	4b3f      	ldr	r3, [pc, #252]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003040:	2b00      	cmp	r3, #0
 8003042:	d047      	beq.n	80030d4 <DMA2_Stream5_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8003044:	4b3c      	ldr	r3, [pc, #240]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4a3b      	ldr	r2, [pc, #236]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 800304a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800304e:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_A) {
 8003050:	4b3a      	ldr	r3, [pc, #232]	@ (800313c <DMA2_Stream5_IRQHandler+0x108>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <DMA2_Stream5_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_A();
 8003058:	f7ff fa18 	bl	800248c <arm_bdshot_rx_capture_A>

            bdshot_reception_A = false;
 800305c:	4b37      	ldr	r3, [pc, #220]	@ (800313c <DMA2_Stream5_IRQHandler+0x108>)
 800305e:	2200      	movs	r2, #0
 8003060:	701a      	strb	r2, [r3, #0]
 8003062:	e037      	b.n	80030d4 <DMA2_Stream5_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8003064:	4b36      	ldr	r3, [pc, #216]	@ (8003140 <DMA2_Stream5_IRQHandler+0x10c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a35      	ldr	r2, [pc, #212]	@ (8003140 <DMA2_Stream5_IRQHandler+0x10c>)
 800306a:	f023 0301 	bic.w	r3, r3, #1
 800306e:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8003070:	e000      	b.n	8003074 <DMA2_Stream5_IRQHandler+0x40>
 8003072:	bf00      	nop
 8003074:	4b32      	ldr	r3, [pc, #200]	@ (8003140 <DMA2_Stream5_IRQHandler+0x10c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d1f8      	bne.n	8003072 <DMA2_Stream5_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 8003080:	4b2d      	ldr	r3, [pc, #180]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4a2c      	ldr	r2, [pc, #176]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003086:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 800308a:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

            telemetry_done_flag |= 0x01; // Signal main loop
 800308c:	4b2d      	ldr	r3, [pc, #180]	@ (8003144 <DMA2_Stream5_IRQHandler+0x110>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	b2db      	uxtb	r3, r3
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	b2da      	uxtb	r2, r3
 8003098:	4b2a      	ldr	r3, [pc, #168]	@ (8003144 <DMA2_Stream5_IRQHandler+0x110>)
 800309a:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800309c:	b672      	cpsid	i
}
 800309e:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80030a0:	4b29      	ldr	r3, [pc, #164]	@ (8003148 <DMA2_Stream5_IRQHandler+0x114>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	4b27      	ldr	r3, [pc, #156]	@ (8003148 <DMA2_Stream5_IRQHandler+0x114>)
 80030ac:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 80030ae:	4b26      	ldr	r3, [pc, #152]	@ (8003148 <DMA2_Stream5_IRQHandler+0x114>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b04      	cmp	r3, #4
 80030b6:	d108      	bne.n	80030ca <DMA2_Stream5_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 80030b8:	4b24      	ldr	r3, [pc, #144]	@ (800314c <DMA2_Stream5_IRQHandler+0x118>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a23      	ldr	r2, [pc, #140]	@ (800314c <DMA2_Stream5_IRQHandler+0x118>)
 80030be:	f023 0301 	bic.w	r3, r3, #1
 80030c2:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 80030c4:	4b20      	ldr	r3, [pc, #128]	@ (8003148 <DMA2_Stream5_IRQHandler+0x114>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030ca:	b662      	cpsie	i
}
 80030cc:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_A = true; // Reset state for next Tx cycle
 80030ce:	4b1b      	ldr	r3, [pc, #108]	@ (800313c <DMA2_Stream5_IRQHandler+0x108>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF5) DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 80030d4:	4b18      	ldr	r3, [pc, #96]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d005      	beq.n	80030ec <DMA2_Stream5_IRQHandler+0xb8>
 80030e0:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	4a14      	ldr	r2, [pc, #80]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030ea:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF5) DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 80030ec:	4b12      	ldr	r3, [pc, #72]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <DMA2_Stream5_IRQHandler+0xd0>
 80030f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4a0e      	ldr	r2, [pc, #56]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 80030fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003102:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF5) DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8003104:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <DMA2_Stream5_IRQHandler+0xe8>
 8003110:	4b09      	ldr	r3, [pc, #36]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	4a08      	ldr	r2, [pc, #32]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311a:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF5) DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 800311c:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <DMA2_Stream5_IRQHandler+0x100>
 8003128:	4b03      	ldr	r3, [pc, #12]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	4a02      	ldr	r2, [pc, #8]	@ (8003138 <DMA2_Stream5_IRQHandler+0x104>)
 800312e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003132:	60d3      	str	r3, [r2, #12]
}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40026400 	.word	0x40026400
 800313c:	2000000c 	.word	0x2000000c
 8003140:	40026488 	.word	0x40026488
 8003144:	200002ec 	.word	0x200002ec
 8003148:	2000181c 	.word	0x2000181c
 800314c:	40010000 	.word	0x40010000

08003150 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF4) {
 8003156:	4b46      	ldr	r3, [pc, #280]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	2b00      	cmp	r3, #0
 8003160:	d051      	beq.n	8003206 <DMA2_Stream4_IRQHandler+0xb6>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 8003162:	4b43      	ldr	r3, [pc, #268]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	4a42      	ldr	r2, [pc, #264]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003168:	f043 0320 	orr.w	r3, r3, #32
 800316c:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_B) {
 800316e:	4b41      	ldr	r3, [pc, #260]	@ (8003274 <DMA2_Stream4_IRQHandler+0x124>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d00f      	beq.n	8003196 <DMA2_Stream4_IRQHandler+0x46>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_B();
 8003176:	f7ff fab5 	bl	80026e4 <arm_bdshot_rx_capture_B>
            for(volatile int i = 0; i < 100; i++) { __NOP(); }
 800317a:	2300      	movs	r3, #0
 800317c:	607b      	str	r3, [r7, #4]
 800317e:	e003      	b.n	8003188 <DMA2_Stream4_IRQHandler+0x38>
 8003180:	bf00      	nop
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3301      	adds	r3, #1
 8003186:	607b      	str	r3, [r7, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b63      	cmp	r3, #99	@ 0x63
 800318c:	ddf8      	ble.n	8003180 <DMA2_Stream4_IRQHandler+0x30>
            bdshot_reception_B = false;
 800318e:	4b39      	ldr	r3, [pc, #228]	@ (8003274 <DMA2_Stream4_IRQHandler+0x124>)
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e037      	b.n	8003206 <DMA2_Stream4_IRQHandler+0xb6>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8003196:	4b38      	ldr	r3, [pc, #224]	@ (8003278 <DMA2_Stream4_IRQHandler+0x128>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a37      	ldr	r2, [pc, #220]	@ (8003278 <DMA2_Stream4_IRQHandler+0x128>)
 800319c:	f023 0301 	bic.w	r3, r3, #1
 80031a0:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 80031a2:	e000      	b.n	80031a6 <DMA2_Stream4_IRQHandler+0x56>
 80031a4:	bf00      	nop
 80031a6:	4b34      	ldr	r3, [pc, #208]	@ (8003278 <DMA2_Stream4_IRQHandler+0x128>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1f8      	bne.n	80031a4 <DMA2_Stream4_IRQHandler+0x54>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 80031b2:	4b2f      	ldr	r3, [pc, #188]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	4a2e      	ldr	r2, [pc, #184]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 80031b8:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 80031bc:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

            telemetry_done_flag |= 0x02; // Signal main loop
 80031be:	4b2f      	ldr	r3, [pc, #188]	@ (800327c <DMA2_Stream4_IRQHandler+0x12c>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	f043 0302 	orr.w	r3, r3, #2
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	4b2c      	ldr	r3, [pc, #176]	@ (800327c <DMA2_Stream4_IRQHandler+0x12c>)
 80031cc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031ce:	b672      	cpsid	i
}
 80031d0:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80031d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003280 <DMA2_Stream4_IRQHandler+0x130>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	3301      	adds	r3, #1
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	4b28      	ldr	r3, [pc, #160]	@ (8003280 <DMA2_Stream4_IRQHandler+0x130>)
 80031de:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 80031e0:	4b27      	ldr	r3, [pc, #156]	@ (8003280 <DMA2_Stream4_IRQHandler+0x130>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d108      	bne.n	80031fc <DMA2_Stream4_IRQHandler+0xac>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 80031ea:	4b26      	ldr	r3, [pc, #152]	@ (8003284 <DMA2_Stream4_IRQHandler+0x134>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a25      	ldr	r2, [pc, #148]	@ (8003284 <DMA2_Stream4_IRQHandler+0x134>)
 80031f0:	f023 0301 	bic.w	r3, r3, #1
 80031f4:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 80031f6:	4b22      	ldr	r3, [pc, #136]	@ (8003280 <DMA2_Stream4_IRQHandler+0x130>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031fc:	b662      	cpsie	i
}
 80031fe:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_B = true; // Reset state for next Tx cycle
 8003200:	4b1c      	ldr	r3, [pc, #112]	@ (8003274 <DMA2_Stream4_IRQHandler+0x124>)
 8003202:	2201      	movs	r2, #1
 8003204:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF4) DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 8003206:	4b1a      	ldr	r3, [pc, #104]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f003 0310 	and.w	r3, r3, #16
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <DMA2_Stream4_IRQHandler+0xce>
 8003212:	4b17      	ldr	r3, [pc, #92]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	4a16      	ldr	r2, [pc, #88]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003218:	f043 0310 	orr.w	r3, r3, #16
 800321c:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF4) DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 800321e:	4b14      	ldr	r3, [pc, #80]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b00      	cmp	r3, #0
 8003228:	d005      	beq.n	8003236 <DMA2_Stream4_IRQHandler+0xe6>
 800322a:	4b11      	ldr	r3, [pc, #68]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	4a10      	ldr	r2, [pc, #64]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003230:	f043 0308 	orr.w	r3, r3, #8
 8003234:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF4) DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 8003236:	4b0e      	ldr	r3, [pc, #56]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0304 	and.w	r3, r3, #4
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <DMA2_Stream4_IRQHandler+0xfe>
 8003242:	4b0b      	ldr	r3, [pc, #44]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	4a0a      	ldr	r2, [pc, #40]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003248:	f043 0304 	orr.w	r3, r3, #4
 800324c:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF4) DMA2->HIFCR |= DMA_HIFCR_CFEIF4;
 800324e:	4b08      	ldr	r3, [pc, #32]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <DMA2_Stream4_IRQHandler+0x116>
 800325a:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	4a04      	ldr	r2, [pc, #16]	@ (8003270 <DMA2_Stream4_IRQHandler+0x120>)
 8003260:	f043 0301 	orr.w	r3, r3, #1
 8003264:	60d3      	str	r3, [r2, #12]
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40026400 	.word	0x40026400
 8003274:	2000000d 	.word	0x2000000d
 8003278:	40026470 	.word	0x40026470
 800327c:	200002ec 	.word	0x200002ec
 8003280:	2000181c 	.word	0x2000181c
 8003284:	40010000 	.word	0x40010000

08003288 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF3) {
 800328c:	4b3f      	ldr	r3, [pc, #252]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d047      	beq.n	8003328 <DMA2_Stream3_IRQHandler+0xa0>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 8003298:	4b3c      	ldr	r3, [pc, #240]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	4a3b      	ldr	r2, [pc, #236]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800329e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80032a2:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_C) {
 80032a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003390 <DMA2_Stream3_IRQHandler+0x108>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <DMA2_Stream3_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_C();
 80032ac:	f7ff fb48 	bl	8002940 <arm_bdshot_rx_capture_C>
            bdshot_reception_C = false;
 80032b0:	4b37      	ldr	r3, [pc, #220]	@ (8003390 <DMA2_Stream3_IRQHandler+0x108>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e037      	b.n	8003328 <DMA2_Stream3_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 80032b8:	4b36      	ldr	r3, [pc, #216]	@ (8003394 <DMA2_Stream3_IRQHandler+0x10c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a35      	ldr	r2, [pc, #212]	@ (8003394 <DMA2_Stream3_IRQHandler+0x10c>)
 80032be:	f023 0301 	bic.w	r3, r3, #1
 80032c2:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 80032c4:	e000      	b.n	80032c8 <DMA2_Stream3_IRQHandler+0x40>
 80032c6:	bf00      	nop
 80032c8:	4b32      	ldr	r3, [pc, #200]	@ (8003394 <DMA2_Stream3_IRQHandler+0x10c>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d1f8      	bne.n	80032c6 <DMA2_Stream3_IRQHandler+0x3e>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 80032d4:	4b2d      	ldr	r3, [pc, #180]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	4a2c      	ldr	r2, [pc, #176]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 80032da:	f043 6374 	orr.w	r3, r3, #255852544	@ 0xf400000
 80032de:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

            telemetry_done_flag |= 0x04; // Signal main loop
 80032e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003398 <DMA2_Stream3_IRQHandler+0x110>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	f043 0304 	orr.w	r3, r3, #4
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003398 <DMA2_Stream3_IRQHandler+0x110>)
 80032ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032f0:	b672      	cpsid	i
}
 80032f2:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 80032f4:	4b29      	ldr	r3, [pc, #164]	@ (800339c <DMA2_Stream3_IRQHandler+0x114>)
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	3301      	adds	r3, #1
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	4b27      	ldr	r3, [pc, #156]	@ (800339c <DMA2_Stream3_IRQHandler+0x114>)
 8003300:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 8003302:	4b26      	ldr	r3, [pc, #152]	@ (800339c <DMA2_Stream3_IRQHandler+0x114>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b04      	cmp	r3, #4
 800330a:	d108      	bne.n	800331e <DMA2_Stream3_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 800330c:	4b24      	ldr	r3, [pc, #144]	@ (80033a0 <DMA2_Stream3_IRQHandler+0x118>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a23      	ldr	r2, [pc, #140]	@ (80033a0 <DMA2_Stream3_IRQHandler+0x118>)
 8003312:	f023 0301 	bic.w	r3, r3, #1
 8003316:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003318:	4b20      	ldr	r3, [pc, #128]	@ (800339c <DMA2_Stream3_IRQHandler+0x114>)
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800331e:	b662      	cpsie	i
}
 8003320:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_C = true; // Reset state for next Tx cycle
 8003322:	4b1b      	ldr	r3, [pc, #108]	@ (8003390 <DMA2_Stream3_IRQHandler+0x108>)
 8003324:	2201      	movs	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF3) DMA2->LIFCR |= DMA_LIFCR_CHTIF3;
 8003328:	4b18      	ldr	r3, [pc, #96]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <DMA2_Stream3_IRQHandler+0xb8>
 8003334:	4b15      	ldr	r3, [pc, #84]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	4a14      	ldr	r2, [pc, #80]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800333a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800333e:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF3) DMA2->LIFCR |= DMA_LIFCR_CTEIF3;
 8003340:	4b12      	ldr	r3, [pc, #72]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <DMA2_Stream3_IRQHandler+0xd0>
 800334c:	4b0f      	ldr	r3, [pc, #60]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	4a0e      	ldr	r2, [pc, #56]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003352:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003356:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF3) DMA2->LIFCR |= DMA_LIFCR_CDMEIF3;
 8003358:	4b0c      	ldr	r3, [pc, #48]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <DMA2_Stream3_IRQHandler+0xe8>
 8003364:	4b09      	ldr	r3, [pc, #36]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	4a08      	ldr	r2, [pc, #32]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800336a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800336e:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF3) DMA2->LIFCR |= DMA_LIFCR_CFEIF3;
 8003370:	4b06      	ldr	r3, [pc, #24]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <DMA2_Stream3_IRQHandler+0x100>
 800337c:	4b03      	ldr	r3, [pc, #12]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4a02      	ldr	r2, [pc, #8]	@ (800338c <DMA2_Stream3_IRQHandler+0x104>)
 8003382:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003386:	6093      	str	r3, [r2, #8]
}
 8003388:	bf00      	nop
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40026400 	.word	0x40026400
 8003390:	2000000e 	.word	0x2000000e
 8003394:	40026458 	.word	0x40026458
 8003398:	200002ec 	.word	0x200002ec
 800339c:	2000181c 	.word	0x2000181c
 80033a0:	40010000 	.word	0x40010000

080033a4 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
    if (DMA2->HISR & DMA_HISR_TCIF6) {
 80033a8:	4b3f      	ldr	r3, [pc, #252]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d047      	beq.n	8003444 <DMA2_Stream6_IRQHandler+0xa0>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF6;
 80033b4:	4b3c      	ldr	r3, [pc, #240]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	4a3b      	ldr	r2, [pc, #236]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 80033ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033be:	60d3      	str	r3, [r2, #12]

        if (bdshot_reception_D) {
 80033c0:	4b3a      	ldr	r3, [pc, #232]	@ (80034ac <DMA2_Stream6_IRQHandler+0x108>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <DMA2_Stream6_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_D();
 80033c8:	f7ff fbde 	bl	8002b88 <arm_bdshot_rx_capture_D>
            bdshot_reception_D = false;
 80033cc:	4b37      	ldr	r3, [pc, #220]	@ (80034ac <DMA2_Stream6_IRQHandler+0x108>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	e037      	b.n	8003444 <DMA2_Stream6_IRQHandler+0xa0>
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 80033d4:	4b36      	ldr	r3, [pc, #216]	@ (80034b0 <DMA2_Stream6_IRQHandler+0x10c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a35      	ldr	r2, [pc, #212]	@ (80034b0 <DMA2_Stream6_IRQHandler+0x10c>)
 80033da:	f023 0301 	bic.w	r3, r3, #1
 80033de:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 80033e0:	e000      	b.n	80033e4 <DMA2_Stream6_IRQHandler+0x40>
 80033e2:	bf00      	nop
 80033e4:	4b32      	ldr	r3, [pc, #200]	@ (80034b0 <DMA2_Stream6_IRQHandler+0x10c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f8      	bne.n	80033e2 <DMA2_Stream6_IRQHandler+0x3e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 80033f0:	4b2d      	ldr	r3, [pc, #180]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	4a2c      	ldr	r2, [pc, #176]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 80033f6:	f443 1374 	orr.w	r3, r3, #3997696	@ 0x3d0000
 80033fa:	60d3      	str	r3, [r2, #12]
                           DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

            telemetry_done_flag |= 0x08; // Signal main loop
 80033fc:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <DMA2_Stream6_IRQHandler+0x110>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	b2db      	uxtb	r3, r3
 8003402:	f043 0308 	orr.w	r3, r3, #8
 8003406:	b2da      	uxtb	r2, r3
 8003408:	4b2a      	ldr	r3, [pc, #168]	@ (80034b4 <DMA2_Stream6_IRQHandler+0x110>)
 800340a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800340c:	b672      	cpsid	i
}
 800340e:	bf00      	nop

            __disable_irq();
            tim1_rx_done_count++;
 8003410:	4b29      	ldr	r3, [pc, #164]	@ (80034b8 <DMA2_Stream6_IRQHandler+0x114>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	3301      	adds	r3, #1
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b27      	ldr	r3, [pc, #156]	@ (80034b8 <DMA2_Stream6_IRQHandler+0x114>)
 800341c:	701a      	strb	r2, [r3, #0]
            if (tim1_rx_done_count == 4) {
 800341e:	4b26      	ldr	r3, [pc, #152]	@ (80034b8 <DMA2_Stream6_IRQHandler+0x114>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b04      	cmp	r3, #4
 8003426:	d108      	bne.n	800343a <DMA2_Stream6_IRQHandler+0x96>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003428:	4b24      	ldr	r3, [pc, #144]	@ (80034bc <DMA2_Stream6_IRQHandler+0x118>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a23      	ldr	r2, [pc, #140]	@ (80034bc <DMA2_Stream6_IRQHandler+0x118>)
 800342e:	f023 0301 	bic.w	r3, r3, #1
 8003432:	6013      	str	r3, [r2, #0]
                tim1_rx_done_count = 0;
 8003434:	4b20      	ldr	r3, [pc, #128]	@ (80034b8 <DMA2_Stream6_IRQHandler+0x114>)
 8003436:	2200      	movs	r2, #0
 8003438:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800343a:	b662      	cpsie	i
}
 800343c:	bf00      	nop
            }
            __enable_irq();

            bdshot_reception_D = true; // Reset state for next Tx cycle
 800343e:	4b1b      	ldr	r3, [pc, #108]	@ (80034ac <DMA2_Stream6_IRQHandler+0x108>)
 8003440:	2201      	movs	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF6) DMA2->HIFCR |= DMA_HIFCR_CHTIF6;
 8003444:	4b18      	ldr	r3, [pc, #96]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <DMA2_Stream6_IRQHandler+0xb8>
 8003450:	4b15      	ldr	r3, [pc, #84]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4a14      	ldr	r2, [pc, #80]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003456:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800345a:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_TEIF6) DMA2->HIFCR |= DMA_HIFCR_CTEIF6;
 800345c:	4b12      	ldr	r3, [pc, #72]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d005      	beq.n	8003474 <DMA2_Stream6_IRQHandler+0xd0>
 8003468:	4b0f      	ldr	r3, [pc, #60]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a0e      	ldr	r2, [pc, #56]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800346e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003472:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF6) DMA2->HIFCR |= DMA_HIFCR_CDMEIF6;
 8003474:	4b0c      	ldr	r3, [pc, #48]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <DMA2_Stream6_IRQHandler+0xe8>
 8003480:	4b09      	ldr	r3, [pc, #36]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a08      	ldr	r2, [pc, #32]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 8003486:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800348a:	60d3      	str	r3, [r2, #12]
    if (DMA2->HISR & DMA_HISR_FEIF6) DMA2->HIFCR |= DMA_HIFCR_CFEIF6;
 800348c:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d005      	beq.n	80034a4 <DMA2_Stream6_IRQHandler+0x100>
 8003498:	4b03      	ldr	r3, [pc, #12]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	4a02      	ldr	r2, [pc, #8]	@ (80034a8 <DMA2_Stream6_IRQHandler+0x104>)
 800349e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034a2:	60d3      	str	r3, [r2, #12]
}
 80034a4:	bf00      	nop
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40026400 	.word	0x40026400
 80034ac:	2000000f 	.word	0x2000000f
 80034b0:	400264a0 	.word	0x400264a0
 80034b4:	200002ec 	.word	0x200002ec
 80034b8:	2000181c 	.word	0x2000181c
 80034bc:	40010000 	.word	0x40010000

080034c0 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
    if (DMA2->LISR & DMA_LISR_TCIF1) {
 80034c4:	4b36      	ldr	r3, [pc, #216]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d034      	beq.n	800353a <DMA2_Stream1_IRQHandler+0x7a>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF1;
 80034d0:	4b33      	ldr	r3, [pc, #204]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	4a32      	ldr	r2, [pc, #200]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 80034d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80034da:	6093      	str	r3, [r2, #8]

        if (bdshot_reception_E) {
 80034dc:	4b31      	ldr	r3, [pc, #196]	@ (80035a4 <DMA2_Stream1_IRQHandler+0xe4>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <DMA2_Stream1_IRQHandler+0x30>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_E();
 80034e4:	f7ff fc74 	bl	8002dd0 <arm_bdshot_rx_capture_E>
            bdshot_reception_E = false;
 80034e8:	4b2e      	ldr	r3, [pc, #184]	@ (80035a4 <DMA2_Stream1_IRQHandler+0xe4>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	701a      	strb	r2, [r3, #0]
 80034ee:	e024      	b.n	800353a <DMA2_Stream1_IRQHandler+0x7a>
        } else {
            // Rx Completion -> Cleanup
            TIM8->CR1 &= ~TIM_CR1_CEN; // Stop TIM8 immediately (not shared)
 80034f0:	4b2d      	ldr	r3, [pc, #180]	@ (80035a8 <DMA2_Stream1_IRQHandler+0xe8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a2c      	ldr	r2, [pc, #176]	@ (80035a8 <DMA2_Stream1_IRQHandler+0xe8>)
 80034f6:	f023 0301 	bic.w	r3, r3, #1
 80034fa:	6013      	str	r3, [r2, #0]
            DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 80034fc:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <DMA2_Stream1_IRQHandler+0xec>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a2a      	ldr	r2, [pc, #168]	@ (80035ac <DMA2_Stream1_IRQHandler+0xec>)
 8003502:	f023 0301 	bic.w	r3, r3, #1
 8003506:	6013      	str	r3, [r2, #0]
            while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8003508:	e000      	b.n	800350c <DMA2_Stream1_IRQHandler+0x4c>
 800350a:	bf00      	nop
 800350c:	4b27      	ldr	r3, [pc, #156]	@ (80035ac <DMA2_Stream1_IRQHandler+0xec>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1f8      	bne.n	800350a <DMA2_Stream1_IRQHandler+0x4a>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8003518:	4b21      	ldr	r3, [pc, #132]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	4a20      	ldr	r2, [pc, #128]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800351e:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 8003522:	6093      	str	r3, [r2, #8]
                           DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

            telemetry_done_flag |= 0x10; // Signal main loop
 8003524:	4b22      	ldr	r3, [pc, #136]	@ (80035b0 <DMA2_Stream1_IRQHandler+0xf0>)
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	f043 0310 	orr.w	r3, r3, #16
 800352e:	b2da      	uxtb	r2, r3
 8003530:	4b1f      	ldr	r3, [pc, #124]	@ (80035b0 <DMA2_Stream1_IRQHandler+0xf0>)
 8003532:	701a      	strb	r2, [r3, #0]
            bdshot_reception_E = true; // Reset state for next Tx cycle
 8003534:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <DMA2_Stream1_IRQHandler+0xe4>)
 8003536:	2201      	movs	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF1) DMA2->LIFCR |= DMA_LIFCR_CHTIF1;
 800353a:	4b19      	ldr	r3, [pc, #100]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003542:	2b00      	cmp	r3, #0
 8003544:	d005      	beq.n	8003552 <DMA2_Stream1_IRQHandler+0x92>
 8003546:	4b16      	ldr	r3, [pc, #88]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	4a15      	ldr	r2, [pc, #84]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800354c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003550:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_TEIF1) DMA2->LIFCR |= DMA_LIFCR_CTEIF1;
 8003552:	4b13      	ldr	r3, [pc, #76]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800355a:	2b00      	cmp	r3, #0
 800355c:	d005      	beq.n	800356a <DMA2_Stream1_IRQHandler+0xaa>
 800355e:	4b10      	ldr	r3, [pc, #64]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	4a0f      	ldr	r2, [pc, #60]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003564:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003568:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF1) DMA2->LIFCR |= DMA_LIFCR_CDMEIF1;
 800356a:	4b0d      	ldr	r3, [pc, #52]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003572:	2b00      	cmp	r3, #0
 8003574:	d005      	beq.n	8003582 <DMA2_Stream1_IRQHandler+0xc2>
 8003576:	4b0a      	ldr	r3, [pc, #40]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	4a09      	ldr	r2, [pc, #36]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 800357c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003580:	6093      	str	r3, [r2, #8]
    if (DMA2->LISR & DMA_LISR_FEIF1) DMA2->LIFCR |= DMA_LIFCR_CFEIF1;
 8003582:	4b07      	ldr	r3, [pc, #28]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <DMA2_Stream1_IRQHandler+0xda>
 800358e:	4b04      	ldr	r3, [pc, #16]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	4a03      	ldr	r2, [pc, #12]	@ (80035a0 <DMA2_Stream1_IRQHandler+0xe0>)
 8003594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003598:	6093      	str	r3, [r2, #8]
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	40026400 	.word	0x40026400
 80035a4:	20000010 	.word	0x20000010
 80035a8:	40010400 	.word	0x40010400
 80035ac:	40026428 	.word	0x40026428
 80035b0:	200002ec 	.word	0x200002ec

080035b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08c      	sub	sp, #48	@ 0x30
 80035b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ba:	f107 031c 	add.w	r3, r7, #28
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	605a      	str	r2, [r3, #4]
 80035c4:	609a      	str	r2, [r3, #8]
 80035c6:	60da      	str	r2, [r3, #12]
 80035c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	4b5e      	ldr	r3, [pc, #376]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d2:	4a5d      	ldr	r2, [pc, #372]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035d4:	f043 0310 	orr.w	r3, r3, #16
 80035d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035da:	4b5b      	ldr	r3, [pc, #364]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035de:	f003 0310 	and.w	r3, r3, #16
 80035e2:	61bb      	str	r3, [r7, #24]
 80035e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	4b57      	ldr	r3, [pc, #348]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	4a56      	ldr	r2, [pc, #344]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f6:	4b54      	ldr	r3, [pc, #336]	@ (8003748 <MX_GPIO_Init+0x194>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	4b50      	ldr	r3, [pc, #320]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	4a4f      	ldr	r2, [pc, #316]	@ (8003748 <MX_GPIO_Init+0x194>)
 800360c:	f043 0301 	orr.w	r3, r3, #1
 8003610:	6313      	str	r3, [r2, #48]	@ 0x30
 8003612:	4b4d      	ldr	r3, [pc, #308]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	613b      	str	r3, [r7, #16]
 800361c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	4b49      	ldr	r3, [pc, #292]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003626:	4a48      	ldr	r2, [pc, #288]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003628:	f043 0302 	orr.w	r3, r3, #2
 800362c:	6313      	str	r3, [r2, #48]	@ 0x30
 800362e:	4b46      	ldr	r3, [pc, #280]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	60bb      	str	r3, [r7, #8]
 800363e:	4b42      	ldr	r3, [pc, #264]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	4a41      	ldr	r2, [pc, #260]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003644:	f043 0308 	orr.w	r3, r3, #8
 8003648:	6313      	str	r3, [r2, #48]	@ 0x30
 800364a:	4b3f      	ldr	r3, [pc, #252]	@ (8003748 <MX_GPIO_Init+0x194>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	f003 0308 	and.w	r3, r3, #8
 8003652:	60bb      	str	r3, [r7, #8]
 8003654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
 800365a:	4b3b      	ldr	r3, [pc, #236]	@ (8003748 <MX_GPIO_Init+0x194>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	4a3a      	ldr	r2, [pc, #232]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003660:	f043 0304 	orr.w	r3, r3, #4
 8003664:	6313      	str	r3, [r2, #48]	@ 0x30
 8003666:	4b38      	ldr	r3, [pc, #224]	@ (8003748 <MX_GPIO_Init+0x194>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	f003 0304 	and.w	r3, r3, #4
 800366e:	607b      	str	r3, [r7, #4]
 8003670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M3_Pin|M5_Pin, GPIO_PIN_RESET);
 8003672:	2200      	movs	r2, #0
 8003674:	2160      	movs	r1, #96	@ 0x60
 8003676:	4835      	ldr	r0, [pc, #212]	@ (800374c <MX_GPIO_Init+0x198>)
 8003678:	f002 faaa 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M6_Pin|M4_Pin, GPIO_PIN_RESET);
 800367c:	2200      	movs	r2, #0
 800367e:	f240 4101 	movw	r1, #1025	@ 0x401
 8003682:	4833      	ldr	r0, [pc, #204]	@ (8003750 <MX_GPIO_Init+0x19c>)
 8003684:	f002 faa4 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_Pin|M2_Pin, GPIO_PIN_RESET);
 8003688:	2200      	movs	r2, #0
 800368a:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 800368e:	4831      	ldr	r0, [pc, #196]	@ (8003754 <MX_GPIO_Init+0x1a0>)
 8003690:	f002 fa9e 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M7_Pin|M8_Pin, GPIO_PIN_RESET);
 8003694:	2200      	movs	r2, #0
 8003696:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 800369a:	482f      	ldr	r0, [pc, #188]	@ (8003758 <MX_GPIO_Init+0x1a4>)
 800369c:	f002 fa98 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M9_Pin|M10_Pin, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80036a6:	482d      	ldr	r0, [pc, #180]	@ (800375c <MX_GPIO_Init+0x1a8>)
 80036a8:	f002 fa92 	bl	8005bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M3_Pin M5_Pin */
  GPIO_InitStruct.Pin = M3_Pin|M5_Pin;
 80036ac:	2360      	movs	r3, #96	@ 0x60
 80036ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036b0:	2301      	movs	r3, #1
 80036b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b8:	2303      	movs	r3, #3
 80036ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036bc:	f107 031c 	add.w	r3, r7, #28
 80036c0:	4619      	mov	r1, r3
 80036c2:	4822      	ldr	r0, [pc, #136]	@ (800374c <MX_GPIO_Init+0x198>)
 80036c4:	f002 f8e8 	bl	8005898 <HAL_GPIO_Init>

  /*Configure GPIO pins : M6_Pin M4_Pin */
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
 80036c8:	f240 4301 	movw	r3, #1025	@ 0x401
 80036cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ce:	2301      	movs	r3, #1
 80036d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d2:	2300      	movs	r3, #0
 80036d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036d6:	2303      	movs	r3, #3
 80036d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036da:	f107 031c 	add.w	r3, r7, #28
 80036de:	4619      	mov	r1, r3
 80036e0:	481b      	ldr	r0, [pc, #108]	@ (8003750 <MX_GPIO_Init+0x19c>)
 80036e2:	f002 f8d9 	bl	8005898 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M2_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
 80036e6:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 80036ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ec:	2301      	movs	r3, #1
 80036ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f4:	2303      	movs	r3, #3
 80036f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036f8:	f107 031c 	add.w	r3, r7, #28
 80036fc:	4619      	mov	r1, r3
 80036fe:	4815      	ldr	r0, [pc, #84]	@ (8003754 <MX_GPIO_Init+0x1a0>)
 8003700:	f002 f8ca 	bl	8005898 <HAL_GPIO_Init>

  /*Configure GPIO pins : M7_Pin M8_Pin */
  GPIO_InitStruct.Pin = M7_Pin|M8_Pin;
 8003704:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8003708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800370a:	2301      	movs	r3, #1
 800370c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370e:	2300      	movs	r3, #0
 8003710:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003712:	2303      	movs	r3, #3
 8003714:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003716:	f107 031c 	add.w	r3, r7, #28
 800371a:	4619      	mov	r1, r3
 800371c:	480e      	ldr	r0, [pc, #56]	@ (8003758 <MX_GPIO_Init+0x1a4>)
 800371e:	f002 f8bb 	bl	8005898 <HAL_GPIO_Init>

  /*Configure GPIO pins : M9_Pin M10_Pin */
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
 8003722:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003728:	2301      	movs	r3, #1
 800372a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003730:	2303      	movs	r3, #3
 8003732:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003734:	f107 031c 	add.w	r3, r7, #28
 8003738:	4619      	mov	r1, r3
 800373a:	4808      	ldr	r0, [pc, #32]	@ (800375c <MX_GPIO_Init+0x1a8>)
 800373c:	f002 f8ac 	bl	8005898 <HAL_GPIO_Init>

}
 8003740:	bf00      	nop
 8003742:	3730      	adds	r7, #48	@ 0x30
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40023800 	.word	0x40023800
 800374c:	40020000 	.word	0x40020000
 8003750:	40020400 	.word	0x40020400
 8003754:	40021000 	.word	0x40021000
 8003758:	40020c00 	.word	0x40020c00
 800375c:	40020800 	.word	0x40020800

08003760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b090      	sub	sp, #64	@ 0x40
 8003764:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003766:	f001 faed 	bl	8004d44 <HAL_Init>

  /* USER CODE BEGIN Init */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800376a:	4b90      	ldr	r3, [pc, #576]	@ (80039ac <main+0x24c>)
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	4a8f      	ldr	r2, [pc, #572]	@ (80039ac <main+0x24c>)
 8003770:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003774:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003776:	4b8e      	ldr	r3, [pc, #568]	@ (80039b0 <main+0x250>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a8d      	ldr	r2, [pc, #564]	@ (80039b0 <main+0x250>)
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	6013      	str	r3, [r2, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003782:	f000 f92d 	bl	80039e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003786:	f7ff ff15 	bl	80035b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800378a:	f7fd fc59 	bl	8001040 <MX_DMA_Init>
  MX_TIM1_Init();
 800378e:	f000 fb8b 	bl	8003ea8 <MX_TIM1_Init>
  MX_TIM8_Init();
 8003792:	f000 fc31 	bl	8003ff8 <MX_TIM8_Init>
  MX_TIM9_Init();
 8003796:	f000 fc7f 	bl	8004098 <MX_TIM9_Init>
  MX_TIM12_Init();
 800379a:	f000 fceb 	bl	8004174 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 800379e:	f001 f8f9 	bl	8004994 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80037a2:	f001 f921 	bl	80049e8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_CMD_Init(&huart2);
 80037a6:	4883      	ldr	r0, [pc, #524]	@ (80039b4 <main+0x254>)
 80037a8:	f000 ff1c 	bl	80045e4 <UART_CMD_Init>
  PWM_Init();
 80037ac:	f000 f99e 	bl	8003aec <PWM_Init>

  setup_Dshot_Tx_Only();
 80037b0:	f7fe f84a 	bl	8001848 <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 80037b4:	f7fd fd4e 	bl	8001254 <preset_bb_Dshot_buffers>
  pid_reset_all();
 80037b8:	f7fe fbd2 	bl	8001f60 <pid_reset_all>

     //DWT_Delay(100);

   // Initialize all motor target RPMs to 0.0 (stop)
       for (int i = 0; i < MOTORS_COUNT; i++) {
 80037bc:	2300      	movs	r3, #0
 80037be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037c0:	e009      	b.n	80037d6 <main+0x76>
           pid_target_speed_rpms[i] = value; // All motors initially stopped
 80037c2:	4b7d      	ldr	r3, [pc, #500]	@ (80039b8 <main+0x258>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	497d      	ldr	r1, [pc, #500]	@ (80039bc <main+0x25c>)
 80037c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	440b      	add	r3, r1
 80037ce:	601a      	str	r2, [r3, #0]
       for (int i = 0; i < MOTORS_COUNT; i++) {
 80037d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d2:	3301      	adds	r3, #1
 80037d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d8:	2b09      	cmp	r3, #9
 80037da:	ddf2      	ble.n	80037c2 <main+0x62>
       }

         for (int i = 0; i < MOTORS_COUNT; i++) {
 80037dc:	2300      	movs	r3, #0
 80037de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037e0:	e00c      	b.n	80037fc <main+0x9c>
              motor_values[i] = prepare_Dshot_package(0, false); // Send 0 throttle (disarmed)
 80037e2:	2100      	movs	r1, #0
 80037e4:	2000      	movs	r0, #0
 80037e6:	f7fd ff2f 	bl	8001648 <prepare_Dshot_package>
 80037ea:	4603      	mov	r3, r0
 80037ec:	4619      	mov	r1, r3
 80037ee:	4a74      	ldr	r2, [pc, #464]	@ (80039c0 <main+0x260>)
 80037f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         for (int i = 0; i < MOTORS_COUNT; i++) {
 80037f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f8:	3301      	adds	r3, #1
 80037fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80037fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fe:	2b09      	cmp	r3, #9
 8003800:	ddef      	ble.n	80037e2 <main+0x82>
          }

     // Send this 0 throttle for 200ms
     uint32_t calibration_start_time = HAL_GetTick();
 8003802:	f001 fb05 	bl	8004e10 <HAL_GetTick>
 8003806:	6178      	str	r0, [r7, #20]
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003808:	e00a      	b.n	8003820 <main+0xc0>
         update_motors_Tx_Only();
 800380a:	f7fd ff89 	bl	8001720 <update_motors_Tx_Only>
         // Keep the small delay to ensure signal integrity during calibration phase too
        for (volatile int i = 0; i < 100; i++);
 800380e:	2300      	movs	r3, #0
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	e002      	b.n	800381a <main+0xba>
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	3301      	adds	r3, #1
 8003818:	603b      	str	r3, [r7, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b63      	cmp	r3, #99	@ 0x63
 800381e:	ddf9      	ble.n	8003814 <main+0xb4>
     while (HAL_GetTick() - calibration_start_time < 2000) {
 8003820:	f001 faf6 	bl	8004e10 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800382e:	d3ec      	bcc.n	800380a <main+0xaa>
     }


    // HAL_Delay(260);

     for (int i = 0; i < MOTORS_COUNT; i++) {
 8003830:	2300      	movs	r3, #0
 8003832:	637b      	str	r3, [r7, #52]	@ 0x34
 8003834:	e00c      	b.n	8003850 <main+0xf0>
   	  motor_values[i] = prepare_Dshot_package(10, false); //11
 8003836:	2100      	movs	r1, #0
 8003838:	200a      	movs	r0, #10
 800383a:	f7fd ff05 	bl	8001648 <prepare_Dshot_package>
 800383e:	4603      	mov	r3, r0
 8003840:	4619      	mov	r1, r3
 8003842:	4a5f      	ldr	r2, [pc, #380]	@ (80039c0 <main+0x260>)
 8003844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003846:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
     for (int i = 0; i < MOTORS_COUNT; i++) {
 800384a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800384c:	3301      	adds	r3, #1
 800384e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003852:	2b09      	cmp	r3, #9
 8003854:	ddef      	ble.n	8003836 <main+0xd6>
        }

      for (int t = 0; t < 6; t++){
 8003856:	2300      	movs	r3, #0
 8003858:	633b      	str	r3, [r7, #48]	@ 0x30
 800385a:	e004      	b.n	8003866 <main+0x106>
      update_motors_Tx_Only();
 800385c:	f7fd ff60 	bl	8001720 <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 8003860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003862:	3301      	adds	r3, #1
 8003864:	633b      	str	r3, [r7, #48]	@ 0x30
 8003866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003868:	2b05      	cmp	r3, #5
 800386a:	ddf7      	ble.n	800385c <main+0xfc>

      }


      for (int i = 0; i < MOTORS_COUNT; i++) {
 800386c:	2300      	movs	r3, #0
 800386e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003870:	e00c      	b.n	800388c <main+0x12c>
      	  motor_values[i] = prepare_Dshot_package(12, false); //20
 8003872:	2100      	movs	r1, #0
 8003874:	200c      	movs	r0, #12
 8003876:	f7fd fee7 	bl	8001648 <prepare_Dshot_package>
 800387a:	4603      	mov	r3, r0
 800387c:	4619      	mov	r1, r3
 800387e:	4a50      	ldr	r2, [pc, #320]	@ (80039c0 <main+0x260>)
 8003880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003882:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for (int i = 0; i < MOTORS_COUNT; i++) {
 8003886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003888:	3301      	adds	r3, #1
 800388a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800388c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800388e:	2b09      	cmp	r3, #9
 8003890:	ddef      	ble.n	8003872 <main+0x112>
           }

      for (int t = 0; t < 6; t++){
 8003892:	2300      	movs	r3, #0
 8003894:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003896:	e004      	b.n	80038a2 <main+0x142>

      update_motors_Tx_Only();
 8003898:	f7fd ff42 	bl	8001720 <update_motors_Tx_Only>
      for (int t = 0; t < 6; t++){
 800389c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389e:	3301      	adds	r3, #1
 80038a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80038a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a4:	2b05      	cmp	r3, #5
 80038a6:	ddf7      	ble.n	8003898 <main+0x138>

      }

      HAL_Delay(40);
 80038a8:	2028      	movs	r0, #40	@ 0x28
 80038aa:	f001 fabd 	bl	8004e28 <HAL_Delay>
 // Debug_Send_DMA("--- STM32 DShot Controller Started ---\r\n");




      uint32_t last_50hz_time = 0;
 80038ae:	2300      	movs	r3, #0
 80038b0:	627b      	str	r3, [r7, #36]	@ 0x24
      uint32_t last_100hz_time = 0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	623b      	str	r3, [r7, #32]
      uint32_t now2 = HAL_GetTick();
 80038b6:	f001 faab 	bl	8004e10 <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if (uart_new_data_available) {
 80038bc:	4b41      	ldr	r3, [pc, #260]	@ (80039c4 <main+0x264>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <main+0x16a>

	      process_uart_command();
 80038c6:	f000 fedf 	bl	8004688 <process_uart_command>
	  }


	  if (telemetry_done_flag) {
 80038ca:	4b3f      	ldr	r3, [pc, #252]	@ (80039c8 <main+0x268>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d03c      	beq.n	800394e <main+0x1ee>



	      // --- Step 1: Decode and store telemetry results ---
	      process_telemetry_with_new_method();
 80038d4:	f7fe fb30 	bl	8001f38 <process_telemetry_with_new_method>

	      // --- Step 2: Run PID for each motor using measured dt ---
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
 80038dc:	e032      	b.n	8003944 <main+0x1e4>

	          uint32_t current_rpm = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
	          float target_rpm = pid_target_speed_rpms[m];
 80038e2:	4a36      	ldr	r2, [pc, #216]	@ (80039bc <main+0x25c>)
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]

	          // Use telemetry if valid, else conservative fallback
	          if (motor_telemetry_data[m].valid_rpm) {
 80038ee:	4a37      	ldr	r2, [pc, #220]	@ (80039cc <main+0x26c>)
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d006      	beq.n	8003908 <main+0x1a8>
	              current_rpm = motor_telemetry_data[m].raw_rpm_value;
 80038fa:	4a34      	ldr	r2, [pc, #208]	@ (80039cc <main+0x26c>)
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	885b      	ldrh	r3, [r3, #2]
 8003904:	61bb      	str	r3, [r7, #24]
 8003906:	e001      	b.n	800390c <main+0x1ac>
	          } else {
	              current_rpm = 0; // ESC didn't respond
 8003908:	2300      	movs	r3, #0
 800390a:	61bb      	str	r3, [r7, #24]
	          }
	         // Debug_Send_DMA("v: %d %d %.2f \r\n", m, current_rpm,target_rpm);
	          // Compute PID output  pass dt into your modified PID function
	          float dt = 0.005f;  // 5 ms control loop
 800390c:	4b30      	ldr	r3, [pc, #192]	@ (80039d0 <main+0x270>)
 800390e:	60bb      	str	r3, [r7, #8]
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	b2db      	uxtb	r3, r3
 8003914:	edd7 0a02 	vldr	s1, [r7, #8]
 8003918:	ed97 0a03 	vldr	s0, [r7, #12]
 800391c:	69b9      	ldr	r1, [r7, #24]
 800391e:	4618      	mov	r0, r3
 8003920:	f7fe fb5e 	bl	8001fe0 <pid_calculate_command>
 8003924:	4603      	mov	r3, r0
 8003926:	80fb      	strh	r3, [r7, #6]
	         // Debug_Send_DMA("hello");

	          // Always encode as valid DShot frame
	          motor_values[m] = prepare_Dshot_package(new_command, true);
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	2101      	movs	r1, #1
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fe8b 	bl	8001648 <prepare_Dshot_package>
 8003932:	4603      	mov	r3, r0
 8003934:	4619      	mov	r1, r3
 8003936:	4a22      	ldr	r2, [pc, #136]	@ (80039c0 <main+0x260>)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	3301      	adds	r3, #1
 8003942:	61fb      	str	r3, [r7, #28]
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	2b09      	cmp	r3, #9
 8003948:	ddc9      	ble.n	80038de <main+0x17e>
	      }

	      // --- Step 3: Transmit new DShot commands ---
	      //for (volatile int i = 0; i < 100; i++);   // short delay
	      update_motors_Tx_Only();
 800394a:	f7fd fee9 	bl	8001720 <update_motors_Tx_Only>
	  }
*/


	  	      // ---- SERVO PWM UPDATE - Different frequencies
	  	      now2 = HAL_GetTick();
 800394e:	f001 fa5f 	bl	8004e10 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

	  	      // Update 50Hz PWM motors every 20ms
	  	      if (now2 - last_50hz_time >= 20) {
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b13      	cmp	r3, #19
 800395c:	d90f      	bls.n	800397e <main+0x21e>
	  	    	  PWM_SetDuty(&htim9, TIM_CHANNEL_1, pwm_targets[0]); // PE5
 800395e:	4b1d      	ldr	r3, [pc, #116]	@ (80039d4 <main+0x274>)
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	2100      	movs	r1, #0
 8003966:	481c      	ldr	r0, [pc, #112]	@ (80039d8 <main+0x278>)
 8003968:	f000 f8d8 	bl	8003b1c <PWM_SetDuty>
	  	    	  PWM_SetDuty(&htim9, TIM_CHANNEL_2, pwm_targets[1]); // PE6
 800396c:	4b19      	ldr	r3, [pc, #100]	@ (80039d4 <main+0x274>)
 800396e:	885b      	ldrh	r3, [r3, #2]
 8003970:	461a      	mov	r2, r3
 8003972:	2104      	movs	r1, #4
 8003974:	4818      	ldr	r0, [pc, #96]	@ (80039d8 <main+0x278>)
 8003976:	f000 f8d1 	bl	8003b1c <PWM_SetDuty>
	  	    	  last_50hz_time = now2;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
	  	      }

	  	      // Update 100Hz PWM motors every 10ms
	  	      if (now2 - last_100hz_time >= 10) {
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b09      	cmp	r3, #9
 8003986:	d999      	bls.n	80038bc <main+0x15c>

	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_1, pwm_targets[2]); // PB14
 8003988:	4b12      	ldr	r3, [pc, #72]	@ (80039d4 <main+0x274>)
 800398a:	889b      	ldrh	r3, [r3, #4]
 800398c:	461a      	mov	r2, r3
 800398e:	2100      	movs	r1, #0
 8003990:	4812      	ldr	r0, [pc, #72]	@ (80039dc <main+0x27c>)
 8003992:	f000 f8c3 	bl	8003b1c <PWM_SetDuty>
	  	    	  PWM_SetDuty(&htim12, TIM_CHANNEL_2, pwm_targets[3]); // PB15
 8003996:	4b0f      	ldr	r3, [pc, #60]	@ (80039d4 <main+0x274>)
 8003998:	88db      	ldrh	r3, [r3, #6]
 800399a:	461a      	mov	r2, r3
 800399c:	2104      	movs	r1, #4
 800399e:	480f      	ldr	r0, [pc, #60]	@ (80039dc <main+0x27c>)
 80039a0:	f000 f8bc 	bl	8003b1c <PWM_SetDuty>
	  	    	  last_100hz_time = now2;
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	623b      	str	r3, [r7, #32]
	  if (uart_new_data_available) {
 80039a8:	e788      	b.n	80038bc <main+0x15c>
 80039aa:	bf00      	nop
 80039ac:	e000edf0 	.word	0xe000edf0
 80039b0:	e0001000 	.word	0xe0001000
 80039b4:	20001c9c 	.word	0x20001c9c
 80039b8:	20000014 	.word	0x20000014
 80039bc:	20001820 	.word	0x20001820
 80039c0:	200002d8 	.word	0x200002d8
 80039c4:	20001bce 	.word	0x20001bce
 80039c8:	200002ec 	.word	0x200002ec
 80039cc:	200002f0 	.word	0x200002f0
 80039d0:	3ba3d70a 	.word	0x3ba3d70a
 80039d4:	20000018 	.word	0x20000018
 80039d8:	200018dc 	.word	0x200018dc
 80039dc:	20001924 	.word	0x20001924

080039e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b094      	sub	sp, #80	@ 0x50
 80039e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039e6:	f107 0320 	add.w	r3, r7, #32
 80039ea:	2230      	movs	r2, #48	@ 0x30
 80039ec:	2100      	movs	r1, #0
 80039ee:	4618      	mov	r0, r3
 80039f0:	f005 fe72 	bl	80096d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039f4:	f107 030c 	add.w	r3, r7, #12
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	60da      	str	r2, [r3, #12]
 8003a02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a04:	2300      	movs	r3, #0
 8003a06:	60bb      	str	r3, [r7, #8]
 8003a08:	4b28      	ldr	r3, [pc, #160]	@ (8003aac <SystemClock_Config+0xcc>)
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	4a27      	ldr	r2, [pc, #156]	@ (8003aac <SystemClock_Config+0xcc>)
 8003a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a12:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a14:	4b25      	ldr	r3, [pc, #148]	@ (8003aac <SystemClock_Config+0xcc>)
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a20:	2300      	movs	r3, #0
 8003a22:	607b      	str	r3, [r7, #4]
 8003a24:	4b22      	ldr	r3, [pc, #136]	@ (8003ab0 <SystemClock_Config+0xd0>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a21      	ldr	r2, [pc, #132]	@ (8003ab0 <SystemClock_Config+0xd0>)
 8003a2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab0 <SystemClock_Config+0xd0>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003a40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a46:	2302      	movs	r3, #2
 8003a48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003a4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003a50:	2304      	movs	r3, #4
 8003a52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003a54:	23a8      	movs	r3, #168	@ 0xa8
 8003a56:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003a5c:	2304      	movs	r3, #4
 8003a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a60:	f107 0320 	add.w	r3, r7, #32
 8003a64:	4618      	mov	r0, r3
 8003a66:	f002 f8cd 	bl	8005c04 <HAL_RCC_OscConfig>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003a70:	f000 f836 	bl	8003ae0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a74:	230f      	movs	r3, #15
 8003a76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003a80:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003a84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a8a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003a8c:	f107 030c 	add.w	r3, r7, #12
 8003a90:	2105      	movs	r1, #5
 8003a92:	4618      	mov	r0, r3
 8003a94:	f002 fb2e 	bl	80060f4 <HAL_RCC_ClockConfig>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003a9e:	f000 f81f 	bl	8003ae0 <Error_Handler>
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	3750      	adds	r7, #80	@ 0x50
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40023800 	.word	0x40023800
 8003ab0:	40007000 	.word	0x40007000

08003ab4 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <HAL_UART_TxCpltCallback+0x24>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d102      	bne.n	8003acc <HAL_UART_TxCpltCallback+0x18>
    {
        // CRITICAL: Clear the consistent busy flag when DMA is complete
        uart_tx_busy = false;
 8003ac6:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <HAL_UART_TxCpltCallback+0x28>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	701a      	strb	r2, [r3, #0]
    }
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40004400 	.word	0x40004400
 8003adc:	20001bcf 	.word	0x20001bcf

08003ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003ae4:	b672      	cpsid	i
}
 8003ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ae8:	bf00      	nop
 8003aea:	e7fd      	b.n	8003ae8 <Error_Handler+0x8>

08003aec <PWM_Init>:
//  
extern TIM_HandleTypeDef htim9;
extern TIM_HandleTypeDef htim12;

void PWM_Init(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
    //  PWM 
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // PE6
 8003af0:	2104      	movs	r1, #4
 8003af2:	4808      	ldr	r0, [pc, #32]	@ (8003b14 <PWM_Init+0x28>)
 8003af4:	f002 fdbc 	bl	8006670 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // PE5
 8003af8:	2100      	movs	r1, #0
 8003afa:	4806      	ldr	r0, [pc, #24]	@ (8003b14 <PWM_Init+0x28>)
 8003afc:	f002 fdb8 	bl	8006670 <HAL_TIM_PWM_Start>

     //Start 100Hz PWM channels (TIM3)
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // e.g., PB14- 100Hz
 8003b00:	2100      	movs	r1, #0
 8003b02:	4805      	ldr	r0, [pc, #20]	@ (8003b18 <PWM_Init+0x2c>)
 8003b04:	f002 fdb4 	bl	8006670 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // e.g., PB15- 100Hz
 8003b08:	2104      	movs	r1, #4
 8003b0a:	4803      	ldr	r0, [pc, #12]	@ (8003b18 <PWM_Init+0x2c>)
 8003b0c:	f002 fdb0 	bl	8006670 <HAL_TIM_PWM_Start>
}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	200018dc 	.word	0x200018dc
 8003b18:	20001924 	.word	0x20001924

08003b1c <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	4613      	mov	r3, r2
 8003b28:	80fb      	strh	r3, [r7, #6]
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003b30:	d202      	bcs.n	8003b38 <PWM_SetDuty+0x1c>
 8003b32:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003b36:	80fb      	strh	r3, [r7, #6]
    if (pulse_us > 2500) pulse_us = 2500;
 8003b38:	88fb      	ldrh	r3, [r7, #6]
 8003b3a:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d902      	bls.n	8003b48 <PWM_SetDuty+0x2c>
 8003b42:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8003b46:	80fb      	strh	r3, [r7, #6]

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d104      	bne.n	8003b58 <PWM_SetDuty+0x3c>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	88fa      	ldrh	r2, [r7, #6]
 8003b54:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003b56:	e013      	b.n	8003b80 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d104      	bne.n	8003b68 <PWM_SetDuty+0x4c>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8003b66:	e00b      	b.n	8003b80 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d104      	bne.n	8003b78 <PWM_SetDuty+0x5c>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8003b76:	e003      	b.n	8003b80 <PWM_SetDuty+0x64>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	88fb      	ldrh	r3, [r7, #6]
 8003b7e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8003b80:	bf00      	nop
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b92:	2300      	movs	r3, #0
 8003b94:	607b      	str	r3, [r7, #4]
 8003b96:	4b10      	ldr	r3, [pc, #64]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003b9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ba0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003baa:	607b      	str	r3, [r7, #4]
 8003bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bae:	2300      	movs	r3, #0
 8003bb0:	603b      	str	r3, [r7, #0]
 8003bb2:	4b09      	ldr	r3, [pc, #36]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	4a08      	ldr	r2, [pc, #32]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003bb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bbe:	4b06      	ldr	r3, [pc, #24]	@ (8003bd8 <HAL_MspInit+0x4c>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40023800 	.word	0x40023800

08003bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003be0:	bf00      	nop
 8003be2:	e7fd      	b.n	8003be0 <NMI_Handler+0x4>

08003be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003be8:	bf00      	nop
 8003bea:	e7fd      	b.n	8003be8 <MemManage_Handler+0x4>

08003bec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bf0:	bf00      	nop
 8003bf2:	e7fd      	b.n	8003bf0 <BusFault_Handler+0x4>

08003bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bf8:	bf00      	nop
 8003bfa:	e7fd      	b.n	8003bf8 <UsageFault_Handler+0x4>

08003bfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c00:	bf00      	nop
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c0e:	bf00      	nop
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c1c:	bf00      	nop
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c26:	b580      	push	{r7, lr}
 8003c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c2a:	f001 f8dd 	bl	8004de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c2e:	bf00      	nop
 8003c30:	bd80      	pop	{r7, pc}
	...

08003c34 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003c38:	4802      	ldr	r0, [pc, #8]	@ (8003c44 <DMA1_Stream5_IRQHandler+0x10>)
 8003c3a:	f001 fbc3 	bl	80053c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003c3e:	bf00      	nop
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	20001da4 	.word	0x20001da4

08003c48 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003c4c:	4802      	ldr	r0, [pc, #8]	@ (8003c58 <DMA1_Stream6_IRQHandler+0x10>)
 8003c4e:	f001 fbb9 	bl	80053c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003c52:	bf00      	nop
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	20001e04 	.word	0x20001e04

08003c5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003c60:	4802      	ldr	r0, [pc, #8]	@ (8003c6c <USART1_IRQHandler+0x10>)
 8003c62:	f003 fc3b 	bl	80074dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003c66:	bf00      	nop
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	20001c54 	.word	0x20001c54

08003c70 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c74:	4802      	ldr	r0, [pc, #8]	@ (8003c80 <DMA2_Stream2_IRQHandler+0x10>)
 8003c76:	f001 fba5 	bl	80053c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	20001ce4 	.word	0x20001ce4

08003c84 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003c88:	4802      	ldr	r0, [pc, #8]	@ (8003c94 <DMA2_Stream7_IRQHandler+0x10>)
 8003c8a:	f001 fb9b 	bl	80053c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003c8e:	bf00      	nop
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20001d44 	.word	0x20001d44

08003c98 <USART2_IRQHandler>:

/* USER CODE BEGIN 1 */
void USART2_IRQHandler(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE) != RESET) {
 8003c9e:	4b13      	ldr	r3, [pc, #76]	@ (8003cec <USART2_IRQHandler+0x54>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0310 	and.w	r3, r3, #16
 8003ca8:	2b10      	cmp	r3, #16
 8003caa:	d118      	bne.n	8003cde <USART2_IRQHandler+0x46>
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8003cac:	2300      	movs	r3, #0
 8003cae:	603b      	str	r3, [r7, #0]
 8003cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cec <USART2_IRQHandler+0x54>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <USART2_IRQHandler+0x54>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	603b      	str	r3, [r7, #0]
 8003cc0:	683b      	ldr	r3, [r7, #0]

    uint16_t dma_remaining_bytes = __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8003cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cec <USART2_IRQHandler+0x54>)
 8003cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	80fb      	strh	r3, [r7, #6]
    uart_rx_write_pos = UART_RX_BUFFER_SIZE - dma_remaining_bytes;
 8003ccc:	88fb      	ldrh	r3, [r7, #6]
 8003cce:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	4b06      	ldr	r3, [pc, #24]	@ (8003cf0 <USART2_IRQHandler+0x58>)
 8003cd6:	801a      	strh	r2, [r3, #0]

    uart_new_data_available = true;
 8003cd8:	4b06      	ldr	r3, [pc, #24]	@ (8003cf4 <USART2_IRQHandler+0x5c>)
 8003cda:	2201      	movs	r2, #1
 8003cdc:	701a      	strb	r2, [r3, #0]
  }

  HAL_UART_IRQHandler(&huart2);
 8003cde:	4803      	ldr	r0, [pc, #12]	@ (8003cec <USART2_IRQHandler+0x54>)
 8003ce0:	f003 fbfc 	bl	80074dc <HAL_UART_IRQHandler>
}
 8003ce4:	bf00      	nop
 8003ce6:	3708      	adds	r7, #8
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	20001c9c 	.word	0x20001c9c
 8003cf0:	20001bcc 	.word	0x20001bcc
 8003cf4:	20001bce 	.word	0x20001bce

08003cf8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  return 1;
 8003cfc:	2301      	movs	r3, #1
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <_kill>:

int _kill(int pid, int sig)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d12:	f005 fd8f 	bl	8009834 <__errno>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2216      	movs	r2, #22
 8003d1a:	601a      	str	r2, [r3, #0]
  return -1;
 8003d1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3708      	adds	r7, #8
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <_exit>:

void _exit (int status)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d30:	f04f 31ff 	mov.w	r1, #4294967295
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f7ff ffe7 	bl	8003d08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d3a:	bf00      	nop
 8003d3c:	e7fd      	b.n	8003d3a <_exit+0x12>

08003d3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b086      	sub	sp, #24
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	e00a      	b.n	8003d66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d50:	f3af 8000 	nop.w
 8003d54:	4601      	mov	r1, r0
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	60ba      	str	r2, [r7, #8]
 8003d5c:	b2ca      	uxtb	r2, r1
 8003d5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	3301      	adds	r3, #1
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	dbf0      	blt.n	8003d50 <_read+0x12>
  }

  return len;
 8003d6e:	687b      	ldr	r3, [r7, #4]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3718      	adds	r7, #24
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d84:	2300      	movs	r3, #0
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	e009      	b.n	8003d9e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	60ba      	str	r2, [r7, #8]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	617b      	str	r3, [r7, #20]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	dbf1      	blt.n	8003d8a <_write+0x12>
  }
  return len;
 8003da6:	687b      	ldr	r3, [r7, #4]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <_close>:

int _close(int file)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dd8:	605a      	str	r2, [r3, #4]
  return 0;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <_isatty>:

int _isatty(int file)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003df0:	2301      	movs	r3, #1
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b085      	sub	sp, #20
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e20:	4a14      	ldr	r2, [pc, #80]	@ (8003e74 <_sbrk+0x5c>)
 8003e22:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <_sbrk+0x60>)
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e2c:	4b13      	ldr	r3, [pc, #76]	@ (8003e7c <_sbrk+0x64>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d102      	bne.n	8003e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <_sbrk+0x64>)
 8003e36:	4a12      	ldr	r2, [pc, #72]	@ (8003e80 <_sbrk+0x68>)
 8003e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e3a:	4b10      	ldr	r3, [pc, #64]	@ (8003e7c <_sbrk+0x64>)
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4413      	add	r3, r2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d207      	bcs.n	8003e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e48:	f005 fcf4 	bl	8009834 <__errno>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	220c      	movs	r2, #12
 8003e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e52:	f04f 33ff 	mov.w	r3, #4294967295
 8003e56:	e009      	b.n	8003e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e58:	4b08      	ldr	r3, [pc, #32]	@ (8003e7c <_sbrk+0x64>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e5e:	4b07      	ldr	r3, [pc, #28]	@ (8003e7c <_sbrk+0x64>)
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4413      	add	r3, r2
 8003e66:	4a05      	ldr	r2, [pc, #20]	@ (8003e7c <_sbrk+0x64>)
 8003e68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3718      	adds	r7, #24
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	20020000 	.word	0x20020000
 8003e78:	00000400 	.word	0x00000400
 8003e7c:	20001848 	.word	0x20001848
 8003e80:	20001fb8 	.word	0x20001fb8

08003e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e88:	4b06      	ldr	r3, [pc, #24]	@ (8003ea4 <SystemInit+0x20>)
 8003e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8e:	4a05      	ldr	r2, [pc, #20]	@ (8003ea4 <SystemInit+0x20>)
 8003e90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e98:	bf00      	nop
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	e000ed00 	.word	0xe000ed00

08003ea8 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch3;
DMA_HandleTypeDef hdma_tim8_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b096      	sub	sp, #88	@ 0x58
 8003eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	605a      	str	r2, [r3, #4]
 8003eb8:	609a      	str	r2, [r3, #8]
 8003eba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ebc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003eca:	2200      	movs	r2, #0
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	605a      	str	r2, [r3, #4]
 8003ed0:	609a      	str	r2, [r3, #8]
 8003ed2:	60da      	str	r2, [r3, #12]
 8003ed4:	611a      	str	r2, [r3, #16]
 8003ed6:	615a      	str	r2, [r3, #20]
 8003ed8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003eda:	1d3b      	adds	r3, r7, #4
 8003edc:	2220      	movs	r2, #32
 8003ede:	2100      	movs	r1, #0
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f005 fbf9 	bl	80096d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003ee6:	4b42      	ldr	r3, [pc, #264]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003ee8:	4a42      	ldr	r2, [pc, #264]	@ (8003ff4 <MX_TIM1_Init+0x14c>)
 8003eea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003eec:	4b40      	ldr	r3, [pc, #256]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 34;
 8003ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003efa:	2222      	movs	r2, #34	@ 0x22
 8003efc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003efe:	4b3c      	ldr	r3, [pc, #240]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003f04:	4b3a      	ldr	r3, [pc, #232]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f0a:	4b39      	ldr	r3, [pc, #228]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003f10:	4837      	ldr	r0, [pc, #220]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f12:	f002 fb0f 	bl	8006534 <HAL_TIM_Base_Init>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003f1c:	f7ff fde0 	bl	8003ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f24:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003f26:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4830      	ldr	r0, [pc, #192]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f2e:	f002 fd29 	bl	8006984 <HAL_TIM_ConfigClockSource>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d001      	beq.n	8003f3c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8003f38:	f7ff fdd2 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003f3c:	482c      	ldr	r0, [pc, #176]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f3e:	f002 fb48 	bl	80065d2 <HAL_TIM_PWM_Init>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003f48:	f7ff fdca 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f50:	2300      	movs	r3, #0
 8003f52:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f54:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4825      	ldr	r0, [pc, #148]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f5c:	f003 f8f0 	bl	8007140 <HAL_TIMEx_MasterConfigSynchronization>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8003f66:	f7ff fdbb 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f6a:	2360      	movs	r3, #96	@ 0x60
 8003f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f72:	2300      	movs	r3, #0
 8003f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f76:	2300      	movs	r3, #0
 8003f78:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003f82:	2300      	movs	r3, #0
 8003f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	4818      	ldr	r0, [pc, #96]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003f90:	f002 fc36 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8003f9a:	f7ff fda1 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fa2:	2208      	movs	r2, #8
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4812      	ldr	r0, [pc, #72]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003fa8:	f002 fc2a 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003fb2:	f7ff fd95 	bl	8003ae0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003fca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003fce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003fd4:	1d3b      	adds	r3, r7, #4
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4805      	ldr	r0, [pc, #20]	@ (8003ff0 <MX_TIM1_Init+0x148>)
 8003fda:	f003 f92d 	bl	8007238 <HAL_TIMEx_ConfigBreakDeadTime>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8003fe4:	f7ff fd7c 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003fe8:	bf00      	nop
 8003fea:	3758      	adds	r7, #88	@ 0x58
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	2000184c 	.word	0x2000184c
 8003ff4:	40010000 	.word	0x40010000

08003ff8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ffe:	f107 0308 	add.w	r3, r7, #8
 8004002:	2200      	movs	r2, #0
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	605a      	str	r2, [r3, #4]
 8004008:	609a      	str	r2, [r3, #8]
 800400a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800400c:	463b      	mov	r3, r7
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004014:	4b1e      	ldr	r3, [pc, #120]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004016:	4a1f      	ldr	r2, [pc, #124]	@ (8004094 <MX_TIM8_Init+0x9c>)
 8004018:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800401a:	4b1d      	ldr	r3, [pc, #116]	@ (8004090 <MX_TIM8_Init+0x98>)
 800401c:	2200      	movs	r2, #0
 800401e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004020:	4b1b      	ldr	r3, [pc, #108]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004022:	2200      	movs	r2, #0
 8004024:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 34;
 8004026:	4b1a      	ldr	r3, [pc, #104]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004028:	2222      	movs	r2, #34	@ 0x22
 800402a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800402c:	4b18      	ldr	r3, [pc, #96]	@ (8004090 <MX_TIM8_Init+0x98>)
 800402e:	2200      	movs	r2, #0
 8004030:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004032:	4b17      	ldr	r3, [pc, #92]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004034:	2200      	movs	r2, #0
 8004036:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004038:	4b15      	ldr	r3, [pc, #84]	@ (8004090 <MX_TIM8_Init+0x98>)
 800403a:	2200      	movs	r2, #0
 800403c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800403e:	4814      	ldr	r0, [pc, #80]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004040:	f002 fa78 	bl	8006534 <HAL_TIM_Base_Init>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <MX_TIM8_Init+0x56>
  {
    Error_Handler();
 800404a:	f7ff fd49 	bl	8003ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800404e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004052:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004054:	f107 0308 	add.w	r3, r7, #8
 8004058:	4619      	mov	r1, r3
 800405a:	480d      	ldr	r0, [pc, #52]	@ (8004090 <MX_TIM8_Init+0x98>)
 800405c:	f002 fc92 	bl	8006984 <HAL_TIM_ConfigClockSource>
 8004060:	4603      	mov	r3, r0
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <MX_TIM8_Init+0x72>
  {
    Error_Handler();
 8004066:	f7ff fd3b 	bl	8003ae0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800406a:	2300      	movs	r3, #0
 800406c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800406e:	2300      	movs	r3, #0
 8004070:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004072:	463b      	mov	r3, r7
 8004074:	4619      	mov	r1, r3
 8004076:	4806      	ldr	r0, [pc, #24]	@ (8004090 <MX_TIM8_Init+0x98>)
 8004078:	f003 f862 	bl	8007140 <HAL_TIMEx_MasterConfigSynchronization>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8004082:	f7ff fd2d 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004086:	bf00      	nop
 8004088:	3718      	adds	r7, #24
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	20001894 	.word	0x20001894
 8004094:	40010400 	.word	0x40010400

08004098 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b08c      	sub	sp, #48	@ 0x30
 800409c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800409e:	f107 0320 	add.w	r3, r7, #32
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	605a      	str	r2, [r3, #4]
 80040a8:	609a      	str	r2, [r3, #8]
 80040aa:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040ac:	1d3b      	adds	r3, r7, #4
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	605a      	str	r2, [r3, #4]
 80040b4:	609a      	str	r2, [r3, #8]
 80040b6:	60da      	str	r2, [r3, #12]
 80040b8:	611a      	str	r2, [r3, #16]
 80040ba:	615a      	str	r2, [r3, #20]
 80040bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80040be:	4b2b      	ldr	r3, [pc, #172]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004170 <MX_TIM9_Init+0xd8>)
 80040c2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 167;
 80040c4:	4b29      	ldr	r3, [pc, #164]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040c6:	22a7      	movs	r2, #167	@ 0xa7
 80040c8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ca:	4b28      	ldr	r3, [pc, #160]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040cc:	2200      	movs	r2, #0
 80040ce:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 9999;
 80040d0:	4b26      	ldr	r3, [pc, #152]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80040d6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040d8:	4b24      	ldr	r3, [pc, #144]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040da:	2200      	movs	r2, #0
 80040dc:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040de:	4b23      	ldr	r3, [pc, #140]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80040e4:	4821      	ldr	r0, [pc, #132]	@ (800416c <MX_TIM9_Init+0xd4>)
 80040e6:	f002 fa25 	bl	8006534 <HAL_TIM_Base_Init>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80040f0:	f7ff fcf6 	bl	8003ae0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040f8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80040fa:	f107 0320 	add.w	r3, r7, #32
 80040fe:	4619      	mov	r1, r3
 8004100:	481a      	ldr	r0, [pc, #104]	@ (800416c <MX_TIM9_Init+0xd4>)
 8004102:	f002 fc3f 	bl	8006984 <HAL_TIM_ConfigClockSource>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800410c:	f7ff fce8 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8004110:	4816      	ldr	r0, [pc, #88]	@ (800416c <MX_TIM9_Init+0xd4>)
 8004112:	f002 fa5e 	bl	80065d2 <HAL_TIM_PWM_Init>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800411c:	f7ff fce0 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004120:	2360      	movs	r3, #96	@ 0x60
 8004122:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004124:	2300      	movs	r3, #0
 8004126:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004128:	2300      	movs	r3, #0
 800412a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004130:	1d3b      	adds	r3, r7, #4
 8004132:	2200      	movs	r2, #0
 8004134:	4619      	mov	r1, r3
 8004136:	480d      	ldr	r0, [pc, #52]	@ (800416c <MX_TIM9_Init+0xd4>)
 8004138:	f002 fb62 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8004142:	f7ff fccd 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004146:	1d3b      	adds	r3, r7, #4
 8004148:	2204      	movs	r2, #4
 800414a:	4619      	mov	r1, r3
 800414c:	4807      	ldr	r0, [pc, #28]	@ (800416c <MX_TIM9_Init+0xd4>)
 800414e:	f002 fb57 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8004158:	f7ff fcc2 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 800415c:	4803      	ldr	r0, [pc, #12]	@ (800416c <MX_TIM9_Init+0xd4>)
 800415e:	f000 f9df 	bl	8004520 <HAL_TIM_MspPostInit>

}
 8004162:	bf00      	nop
 8004164:	3730      	adds	r7, #48	@ 0x30
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	200018dc 	.word	0x200018dc
 8004170:	40014000 	.word	0x40014000

08004174 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800417a:	1d3b      	adds	r3, r7, #4
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	609a      	str	r2, [r3, #8]
 8004184:	60da      	str	r2, [r3, #12]
 8004186:	611a      	str	r2, [r3, #16]
 8004188:	615a      	str	r2, [r3, #20]
 800418a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800418c:	4b1f      	ldr	r3, [pc, #124]	@ (800420c <MX_TIM12_Init+0x98>)
 800418e:	4a20      	ldr	r2, [pc, #128]	@ (8004210 <MX_TIM12_Init+0x9c>)
 8004190:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 167;
 8004192:	4b1e      	ldr	r3, [pc, #120]	@ (800420c <MX_TIM12_Init+0x98>)
 8004194:	22a7      	movs	r2, #167	@ 0xa7
 8004196:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004198:	4b1c      	ldr	r3, [pc, #112]	@ (800420c <MX_TIM12_Init+0x98>)
 800419a:	2200      	movs	r2, #0
 800419c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4999;
 800419e:	4b1b      	ldr	r3, [pc, #108]	@ (800420c <MX_TIM12_Init+0x98>)
 80041a0:	f241 3287 	movw	r2, #4999	@ 0x1387
 80041a4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a6:	4b19      	ldr	r3, [pc, #100]	@ (800420c <MX_TIM12_Init+0x98>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041ac:	4b17      	ldr	r3, [pc, #92]	@ (800420c <MX_TIM12_Init+0x98>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80041b2:	4816      	ldr	r0, [pc, #88]	@ (800420c <MX_TIM12_Init+0x98>)
 80041b4:	f002 fa0d 	bl	80065d2 <HAL_TIM_PWM_Init>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80041be:	f7ff fc8f 	bl	8003ae0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80041c2:	2360      	movs	r3, #96	@ 0x60
 80041c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80041d2:	1d3b      	adds	r3, r7, #4
 80041d4:	2200      	movs	r2, #0
 80041d6:	4619      	mov	r1, r3
 80041d8:	480c      	ldr	r0, [pc, #48]	@ (800420c <MX_TIM12_Init+0x98>)
 80041da:	f002 fb11 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80041e4:	f7ff fc7c 	bl	8003ae0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041e8:	1d3b      	adds	r3, r7, #4
 80041ea:	2204      	movs	r2, #4
 80041ec:	4619      	mov	r1, r3
 80041ee:	4807      	ldr	r0, [pc, #28]	@ (800420c <MX_TIM12_Init+0x98>)
 80041f0:	f002 fb06 	bl	8006800 <HAL_TIM_PWM_ConfigChannel>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80041fa:	f7ff fc71 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80041fe:	4803      	ldr	r0, [pc, #12]	@ (800420c <MX_TIM12_Init+0x98>)
 8004200:	f000 f98e 	bl	8004520 <HAL_TIM_MspPostInit>

}
 8004204:	bf00      	nop
 8004206:	3720      	adds	r7, #32
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	20001924 	.word	0x20001924
 8004210:	40001800 	.word	0x40001800

08004214 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a93      	ldr	r2, [pc, #588]	@ (8004470 <HAL_TIM_Base_MspInit+0x25c>)
 8004222:	4293      	cmp	r3, r2
 8004224:	f040 80df 	bne.w	80043e6 <HAL_TIM_Base_MspInit+0x1d2>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004228:	2300      	movs	r3, #0
 800422a:	617b      	str	r3, [r7, #20]
 800422c:	4b91      	ldr	r3, [pc, #580]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 800422e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004230:	4a90      	ldr	r2, [pc, #576]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 8004232:	f043 0301 	orr.w	r3, r3, #1
 8004236:	6453      	str	r3, [r2, #68]	@ 0x44
 8004238:	4b8e      	ldr	r3, [pc, #568]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 800423a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800423c:	f003 0301 	and.w	r3, r3, #1
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8004244:	4b8c      	ldr	r3, [pc, #560]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004246:	4a8d      	ldr	r2, [pc, #564]	@ (800447c <HAL_TIM_Base_MspInit+0x268>)
 8004248:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 800424a:	4b8b      	ldr	r3, [pc, #556]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 800424c:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004250:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004252:	4b89      	ldr	r3, [pc, #548]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004254:	2200      	movs	r2, #0
 8004256:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004258:	4b87      	ldr	r3, [pc, #540]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 800425a:	2200      	movs	r2, #0
 800425c:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800425e:	4b86      	ldr	r3, [pc, #536]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004260:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004264:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004266:	4b84      	ldr	r3, [pc, #528]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004268:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800426c:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800426e:	4b82      	ldr	r3, [pc, #520]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004270:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004274:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8004276:	4b80      	ldr	r3, [pc, #512]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004278:	2200      	movs	r2, #0
 800427a:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800427c:	4b7e      	ldr	r3, [pc, #504]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 800427e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004282:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004284:	4b7c      	ldr	r3, [pc, #496]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 8004286:	2200      	movs	r2, #0
 8004288:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 800428a:	487b      	ldr	r0, [pc, #492]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 800428c:	f000 ff02 	bl	8005094 <HAL_DMA_Init>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8004296:	f7ff fc23 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a76      	ldr	r2, [pc, #472]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 800429e:	621a      	str	r2, [r3, #32]
 80042a0:	4a75      	ldr	r2, [pc, #468]	@ (8004478 <HAL_TIM_Base_MspInit+0x264>)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 80042a6:	4b76      	ldr	r3, [pc, #472]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042a8:	4a76      	ldr	r2, [pc, #472]	@ (8004484 <HAL_TIM_Base_MspInit+0x270>)
 80042aa:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 80042ac:	4b74      	ldr	r3, [pc, #464]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042ae:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80042b2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042b4:	4b72      	ldr	r3, [pc, #456]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 80042ba:	4b71      	ldr	r3, [pc, #452]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042bc:	2200      	movs	r2, #0
 80042be:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80042c0:	4b6f      	ldr	r3, [pc, #444]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042c6:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80042c8:	4b6d      	ldr	r3, [pc, #436]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80042ce:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80042d0:	4b6b      	ldr	r3, [pc, #428]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042d6:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 80042d8:	4b69      	ldr	r3, [pc, #420]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042da:	2200      	movs	r2, #0
 80042dc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80042de:	4b68      	ldr	r3, [pc, #416]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042e0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80042e4:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042e6:	4b66      	ldr	r3, [pc, #408]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042e8:	2200      	movs	r2, #0
 80042ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80042ec:	4864      	ldr	r0, [pc, #400]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 80042ee:	f000 fed1 	bl	8005094 <HAL_DMA_Init>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <HAL_TIM_Base_MspInit+0xe8>
    {
      Error_Handler();
 80042f8:	f7ff fbf2 	bl	8003ae0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4a60      	ldr	r2, [pc, #384]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 8004300:	631a      	str	r2, [r3, #48]	@ 0x30
 8004302:	4a5f      	ldr	r2, [pc, #380]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a5d      	ldr	r2, [pc, #372]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38
 800430e:	4a5c      	ldr	r2, [pc, #368]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	4a5a      	ldr	r2, [pc, #360]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 8004318:	635a      	str	r2, [r3, #52]	@ 0x34
 800431a:	4a59      	ldr	r2, [pc, #356]	@ (8004480 <HAL_TIM_Base_MspInit+0x26c>)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8004320:	4b59      	ldr	r3, [pc, #356]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004322:	4a5a      	ldr	r2, [pc, #360]	@ (800448c <HAL_TIM_Base_MspInit+0x278>)
 8004324:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8004326:	4b58      	ldr	r3, [pc, #352]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004328:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800432c:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800432e:	4b56      	ldr	r3, [pc, #344]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004330:	2200      	movs	r2, #0
 8004332:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004334:	4b54      	ldr	r3, [pc, #336]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004336:	2200      	movs	r2, #0
 8004338:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800433a:	4b53      	ldr	r3, [pc, #332]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 800433c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004340:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004342:	4b51      	ldr	r3, [pc, #324]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004344:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004348:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800434a:	4b4f      	ldr	r3, [pc, #316]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 800434c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004350:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8004352:	4b4d      	ldr	r3, [pc, #308]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004354:	2200      	movs	r2, #0
 8004356:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004358:	4b4b      	ldr	r3, [pc, #300]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 800435a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800435e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004360:	4b49      	ldr	r3, [pc, #292]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004362:	2200      	movs	r2, #0
 8004364:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004366:	4848      	ldr	r0, [pc, #288]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 8004368:	f000 fe94 	bl	8005094 <HAL_DMA_Init>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <HAL_TIM_Base_MspInit+0x162>
    {
      Error_Handler();
 8004372:	f7ff fbb5 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a43      	ldr	r2, [pc, #268]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 800437a:	625a      	str	r2, [r3, #36]	@ 0x24
 800437c:	4a42      	ldr	r2, [pc, #264]	@ (8004488 <HAL_TIM_Base_MspInit+0x274>)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 8004382:	4b43      	ldr	r3, [pc, #268]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 8004384:	4a43      	ldr	r2, [pc, #268]	@ (8004494 <HAL_TIM_Base_MspInit+0x280>)
 8004386:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 8004388:	4b41      	ldr	r3, [pc, #260]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 800438a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800438e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004390:	4b3f      	ldr	r3, [pc, #252]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 8004392:	2200      	movs	r2, #0
 8004394:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004396:	4b3e      	ldr	r3, [pc, #248]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 8004398:	2200      	movs	r2, #0
 800439a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800439c:	4b3c      	ldr	r3, [pc, #240]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 800439e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043a2:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80043a4:	4b3a      	ldr	r3, [pc, #232]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80043aa:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80043ac:	4b38      	ldr	r3, [pc, #224]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043b2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 80043b4:	4b36      	ldr	r3, [pc, #216]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043ba:	4b35      	ldr	r3, [pc, #212]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043bc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80043c0:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043c2:	4b33      	ldr	r3, [pc, #204]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 80043c8:	4831      	ldr	r0, [pc, #196]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043ca:	f000 fe63 	bl	8005094 <HAL_DMA_Init>
 80043ce:	4603      	mov	r3, r0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d001      	beq.n	80043d8 <HAL_TIM_Base_MspInit+0x1c4>
    {
      Error_Handler();
 80043d4:	f7ff fb84 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a2d      	ldr	r2, [pc, #180]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043de:	4a2c      	ldr	r2, [pc, #176]	@ (8004490 <HAL_TIM_Base_MspInit+0x27c>)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80043e4:	e071      	b.n	80044ca <HAL_TIM_Base_MspInit+0x2b6>
  else if(tim_baseHandle->Instance==TIM8)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a2b      	ldr	r2, [pc, #172]	@ (8004498 <HAL_TIM_Base_MspInit+0x284>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d159      	bne.n	80044a4 <HAL_TIM_Base_MspInit+0x290>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80043f0:	2300      	movs	r3, #0
 80043f2:	613b      	str	r3, [r7, #16]
 80043f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 80043f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 80043fa:	f043 0302 	orr.w	r3, r3, #2
 80043fe:	6453      	str	r3, [r2, #68]	@ 0x44
 8004400:	4b1c      	ldr	r3, [pc, #112]	@ (8004474 <HAL_TIM_Base_MspInit+0x260>)
 8004402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004404:	f003 0302 	and.w	r3, r3, #2
 8004408:	613b      	str	r3, [r7, #16]
 800440a:	693b      	ldr	r3, [r7, #16]
    hdma_tim8_up.Instance = DMA2_Stream1;
 800440c:	4b23      	ldr	r3, [pc, #140]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 800440e:	4a24      	ldr	r2, [pc, #144]	@ (80044a0 <HAL_TIM_Base_MspInit+0x28c>)
 8004410:	601a      	str	r2, [r3, #0]
    hdma_tim8_up.Init.Channel = DMA_CHANNEL_7;
 8004412:	4b22      	ldr	r3, [pc, #136]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004414:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8004418:	605a      	str	r2, [r3, #4]
    hdma_tim8_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800441a:	4b20      	ldr	r3, [pc, #128]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 800441c:	2200      	movs	r2, #0
 800441e:	609a      	str	r2, [r3, #8]
    hdma_tim8_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004420:	4b1e      	ldr	r3, [pc, #120]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004422:	2200      	movs	r2, #0
 8004424:	60da      	str	r2, [r3, #12]
    hdma_tim8_up.Init.MemInc = DMA_MINC_ENABLE;
 8004426:	4b1d      	ldr	r3, [pc, #116]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004428:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800442c:	611a      	str	r2, [r3, #16]
    hdma_tim8_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800442e:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004430:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004434:	615a      	str	r2, [r3, #20]
    hdma_tim8_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004436:	4b19      	ldr	r3, [pc, #100]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004438:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800443c:	619a      	str	r2, [r3, #24]
    hdma_tim8_up.Init.Mode = DMA_NORMAL;
 800443e:	4b17      	ldr	r3, [pc, #92]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004440:	2200      	movs	r2, #0
 8004442:	61da      	str	r2, [r3, #28]
    hdma_tim8_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004444:	4b15      	ldr	r3, [pc, #84]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004446:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800444a:	621a      	str	r2, [r3, #32]
    hdma_tim8_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800444c:	4b13      	ldr	r3, [pc, #76]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 800444e:	2200      	movs	r2, #0
 8004450:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_up) != HAL_OK)
 8004452:	4812      	ldr	r0, [pc, #72]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004454:	f000 fe1e 	bl	8005094 <HAL_DMA_Init>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_TIM_Base_MspInit+0x24e>
      Error_Handler();
 800445e:	f7ff fb3f 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_up);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a0d      	ldr	r2, [pc, #52]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 8004466:	621a      	str	r2, [r3, #32]
 8004468:	4a0c      	ldr	r2, [pc, #48]	@ (800449c <HAL_TIM_Base_MspInit+0x288>)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800446e:	e02c      	b.n	80044ca <HAL_TIM_Base_MspInit+0x2b6>
 8004470:	40010000 	.word	0x40010000
 8004474:	40023800 	.word	0x40023800
 8004478:	2000196c 	.word	0x2000196c
 800447c:	40026488 	.word	0x40026488
 8004480:	200019cc 	.word	0x200019cc
 8004484:	40026470 	.word	0x40026470
 8004488:	20001a2c 	.word	0x20001a2c
 800448c:	40026458 	.word	0x40026458
 8004490:	20001a8c 	.word	0x20001a8c
 8004494:	400264a0 	.word	0x400264a0
 8004498:	40010400 	.word	0x40010400
 800449c:	20001aec 	.word	0x20001aec
 80044a0:	40026428 	.word	0x40026428
  else if(tim_baseHandle->Instance==TIM9)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a0a      	ldr	r2, [pc, #40]	@ (80044d4 <HAL_TIM_Base_MspInit+0x2c0>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d10d      	bne.n	80044ca <HAL_TIM_Base_MspInit+0x2b6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80044ae:	2300      	movs	r3, #0
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	4b09      	ldr	r3, [pc, #36]	@ (80044d8 <HAL_TIM_Base_MspInit+0x2c4>)
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	4a08      	ldr	r2, [pc, #32]	@ (80044d8 <HAL_TIM_Base_MspInit+0x2c4>)
 80044b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80044be:	4b06      	ldr	r3, [pc, #24]	@ (80044d8 <HAL_TIM_Base_MspInit+0x2c4>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]
}
 80044ca:	bf00      	nop
 80044cc:	3718      	adds	r7, #24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	40014000 	.word	0x40014000
 80044d8:	40023800 	.word	0x40023800

080044dc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004518 <HAL_TIM_PWM_MspInit+0x3c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d10d      	bne.n	800450a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
 80044f2:	4b0a      	ldr	r3, [pc, #40]	@ (800451c <HAL_TIM_PWM_MspInit+0x40>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	4a09      	ldr	r2, [pc, #36]	@ (800451c <HAL_TIM_PWM_MspInit+0x40>)
 80044f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80044fe:	4b07      	ldr	r3, [pc, #28]	@ (800451c <HAL_TIM_PWM_MspInit+0x40>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40001800 	.word	0x40001800
 800451c:	40023800 	.word	0x40023800

08004520 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08a      	sub	sp, #40	@ 0x28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004528:	f107 0314 	add.w	r3, r7, #20
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	60da      	str	r2, [r3, #12]
 8004536:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a24      	ldr	r2, [pc, #144]	@ (80045d0 <HAL_TIM_MspPostInit+0xb0>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d11e      	bne.n	8004580 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	4b23      	ldr	r3, [pc, #140]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454a:	4a22      	ldr	r2, [pc, #136]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 800454c:	f043 0310 	orr.w	r3, r3, #16
 8004550:	6313      	str	r3, [r2, #48]	@ 0x30
 8004552:	4b20      	ldr	r3, [pc, #128]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004556:	f003 0310 	and.w	r3, r3, #16
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	693b      	ldr	r3, [r7, #16]
    /**TIM9 GPIO Configuration
    PE5     ------> TIM9_CH1
    PE6     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800455e:	2360      	movs	r3, #96	@ 0x60
 8004560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004562:	2302      	movs	r3, #2
 8004564:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004566:	2300      	movs	r3, #0
 8004568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800456a:	2300      	movs	r3, #0
 800456c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800456e:	2303      	movs	r3, #3
 8004570:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004572:	f107 0314 	add.w	r3, r7, #20
 8004576:	4619      	mov	r1, r3
 8004578:	4817      	ldr	r0, [pc, #92]	@ (80045d8 <HAL_TIM_MspPostInit+0xb8>)
 800457a:	f001 f98d 	bl	8005898 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800457e:	e023      	b.n	80045c8 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a15      	ldr	r2, [pc, #84]	@ (80045dc <HAL_TIM_MspPostInit+0xbc>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d11e      	bne.n	80045c8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800458a:	2300      	movs	r3, #0
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	4b11      	ldr	r3, [pc, #68]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 8004590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004592:	4a10      	ldr	r2, [pc, #64]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 8004594:	f043 0302 	orr.w	r3, r3, #2
 8004598:	6313      	str	r3, [r2, #48]	@ 0x30
 800459a:	4b0e      	ldr	r3, [pc, #56]	@ (80045d4 <HAL_TIM_MspPostInit+0xb4>)
 800459c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	60fb      	str	r3, [r7, #12]
 80045a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80045a6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80045aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ac:	2302      	movs	r3, #2
 80045ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b0:	2300      	movs	r3, #0
 80045b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b4:	2300      	movs	r3, #0
 80045b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80045b8:	2309      	movs	r3, #9
 80045ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045bc:	f107 0314 	add.w	r3, r7, #20
 80045c0:	4619      	mov	r1, r3
 80045c2:	4807      	ldr	r0, [pc, #28]	@ (80045e0 <HAL_TIM_MspPostInit+0xc0>)
 80045c4:	f001 f968 	bl	8005898 <HAL_GPIO_Init>
}
 80045c8:	bf00      	nop
 80045ca:	3728      	adds	r7, #40	@ 0x28
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40014000 	.word	0x40014000
 80045d4:	40023800 	.word	0x40023800
 80045d8:	40021000 	.word	0x40021000
 80045dc:	40001800 	.word	0x40001800
 80045e0:	40020400 	.word	0x40020400

080045e4 <UART_CMD_Init>:
extern UART_HandleTypeDef huart2;
extern volatile float pid_target_speed_rpms[MOTORS_COUNT];
extern uint16_t pwm_targets[4];


void UART_CMD_Init(UART_HandleTypeDef *huart) {
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, uart_rx_buffer, UART_RX_BUFFER_SIZE);
 80045ec:	2280      	movs	r2, #128	@ 0x80
 80045ee:	4908      	ldr	r1, [pc, #32]	@ (8004610 <UART_CMD_Init+0x2c>)
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f002 ff4e 	bl	8007492 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f042 0210 	orr.w	r2, r2, #16
 8004604:	60da      	str	r2, [r3, #12]
}
 8004606:	bf00      	nop
 8004608:	3708      	adds	r7, #8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	20001b4c 	.word	0x20001b4c

08004614 <Debug_Send_DMA>:

// Non-blocking UART transmit with timeout protection
void Debug_Send_DMA(const char* format, ...) {
 8004614:	b40f      	push	{r0, r1, r2, r3}
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
    // If UART is busy, skip this message to avoid blocking
    if (uart_tx_busy) {
 800461c:	4b17      	ldr	r3, [pc, #92]	@ (800467c <Debug_Send_DMA+0x68>)
 800461e:	781b      	ldrb	r3, [r3, #0]
      //  return;
    }

    va_list args;
    va_start(args, format);
 8004620:	f107 031c 	add.w	r3, r7, #28
 8004624:	607b      	str	r3, [r7, #4]
    int len = vsnprintf(uart_tx_buffer, sizeof(uart_tx_buffer), format, args);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	2180      	movs	r1, #128	@ 0x80
 800462c:	4814      	ldr	r0, [pc, #80]	@ (8004680 <Debug_Send_DMA+0x6c>)
 800462e:	f005 f845 	bl	80096bc <vsniprintf>
 8004632:	60f8      	str	r0, [r7, #12]
    va_end(args);

    if (len > 0 && len < (int)sizeof(uart_tx_buffer)) {
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	dd18      	ble.n	800466c <Debug_Send_DMA+0x58>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2b7f      	cmp	r3, #127	@ 0x7f
 800463e:	dc15      	bgt.n	800466c <Debug_Send_DMA+0x58>
        uart_tx_busy = true;
 8004640:	4b0e      	ldr	r3, [pc, #56]	@ (800467c <Debug_Send_DMA+0x68>)
 8004642:	2201      	movs	r2, #1
 8004644:	701a      	strb	r2, [r3, #0]

        // Use HAL_UART_Transmit with reasonable timeout
        // This will block briefly but not disrupt DShot timing too much
        HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*)uart_tx_buffer, len,10);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	b29a      	uxth	r2, r3
 800464a:	230a      	movs	r3, #10
 800464c:	490c      	ldr	r1, [pc, #48]	@ (8004680 <Debug_Send_DMA+0x6c>)
 800464e:	480d      	ldr	r0, [pc, #52]	@ (8004684 <Debug_Send_DMA+0x70>)
 8004650:	f002 fe94 	bl	800737c <HAL_UART_Transmit>
 8004654:	4603      	mov	r3, r0
 8004656:	72fb      	strb	r3, [r7, #11]

        if (status != HAL_OK) {
 8004658:	7afb      	ldrb	r3, [r7, #11]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <Debug_Send_DMA+0x52>
            // Transmission failed or timed out
            uart_tx_busy = false;
 800465e:	4b07      	ldr	r3, [pc, #28]	@ (800467c <Debug_Send_DMA+0x68>)
 8004660:	2200      	movs	r2, #0
 8004662:	701a      	strb	r2, [r3, #0]
        } else {
            uart_tx_busy = false;
        }
    }
}
 8004664:	e002      	b.n	800466c <Debug_Send_DMA+0x58>
            uart_tx_busy = false;
 8004666:	4b05      	ldr	r3, [pc, #20]	@ (800467c <Debug_Send_DMA+0x68>)
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
}
 800466c:	bf00      	nop
 800466e:	3710      	adds	r7, #16
 8004670:	46bd      	mov	sp, r7
 8004672:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004676:	b004      	add	sp, #16
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20001bcf 	.word	0x20001bcf
 8004680:	20001bd0 	.word	0x20001bd0
 8004684:	20001c9c 	.word	0x20001c9c

08004688 <process_uart_command>:

    if (len > 0) {
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)dma_tx_buffer, len);
    }
}
void process_uart_command(void) {
 8004688:	b590      	push	{r4, r7, lr}
 800468a:	b0ab      	sub	sp, #172	@ 0xac
 800468c:	af00      	add	r7, sp, #0
    static uint16_t read_pos_tracker = 0;
    uint16_t current_end_pos = uart_rx_write_pos;
 800468e:	4baf      	ldr	r3, [pc, #700]	@ (800494c <process_uart_command+0x2c4>)
 8004690:	881b      	ldrh	r3, [r3, #0]
 8004692:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    uint16_t bytes_received;
    if (current_end_pos >= read_pos_tracker)
 8004696:	4bae      	ldr	r3, [pc, #696]	@ (8004950 <process_uart_command+0x2c8>)
 8004698:	881b      	ldrh	r3, [r3, #0]
 800469a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 800469e:	429a      	cmp	r2, r3
 80046a0:	d307      	bcc.n	80046b2 <process_uart_command+0x2a>
        bytes_received = current_end_pos - read_pos_tracker;
 80046a2:	4bab      	ldr	r3, [pc, #684]	@ (8004950 <process_uart_command+0x2c8>)
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 80046b0:	e008      	b.n	80046c4 <process_uart_command+0x3c>
    else
        bytes_received = UART_RX_BUFFER_SIZE - read_pos_tracker + current_end_pos;
 80046b2:	4ba7      	ldr	r3, [pc, #668]	@ (8004950 <process_uart_command+0x2c8>)
 80046b4:	881b      	ldrh	r3, [r3, #0]
 80046b6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	b29b      	uxth	r3, r3
 80046be:	3380      	adds	r3, #128	@ 0x80
 80046c0:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6

    uart_new_data_available = false;
 80046c4:	4ba3      	ldr	r3, [pc, #652]	@ (8004954 <process_uart_command+0x2cc>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	701a      	strb	r2, [r3, #0]
    if (bytes_received == 0) return;
 80046ca:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f000 8137 	beq.w	8004942 <process_uart_command+0x2ba>

    char temp_buffer[UART_RX_BUFFER_SIZE + 1];
    if (current_end_pos >= read_pos_tracker) {
 80046d4:	4b9e      	ldr	r3, [pc, #632]	@ (8004950 <process_uart_command+0x2c8>)
 80046d6:	881b      	ldrh	r3, [r3, #0]
 80046d8:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80046dc:	429a      	cmp	r2, r3
 80046de:	d30c      	bcc.n	80046fa <process_uart_command+0x72>
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], bytes_received);
 80046e0:	4b9b      	ldr	r3, [pc, #620]	@ (8004950 <process_uart_command+0x2c8>)
 80046e2:	881b      	ldrh	r3, [r3, #0]
 80046e4:	461a      	mov	r2, r3
 80046e6:	4b9c      	ldr	r3, [pc, #624]	@ (8004958 <process_uart_command+0x2d0>)
 80046e8:	18d1      	adds	r1, r2, r3
 80046ea:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80046ee:	f107 030c 	add.w	r3, r7, #12
 80046f2:	4618      	mov	r0, r3
 80046f4:	f005 f8cb 	bl	800988e <memcpy>
 80046f8:	e01c      	b.n	8004734 <process_uart_command+0xac>
    } else {
        memcpy(temp_buffer, &uart_rx_buffer[read_pos_tracker], UART_RX_BUFFER_SIZE - read_pos_tracker);
 80046fa:	4b95      	ldr	r3, [pc, #596]	@ (8004950 <process_uart_command+0x2c8>)
 80046fc:	881b      	ldrh	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	4b95      	ldr	r3, [pc, #596]	@ (8004958 <process_uart_command+0x2d0>)
 8004702:	18d1      	adds	r1, r2, r3
 8004704:	4b92      	ldr	r3, [pc, #584]	@ (8004950 <process_uart_command+0x2c8>)
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800470c:	461a      	mov	r2, r3
 800470e:	f107 030c 	add.w	r3, r7, #12
 8004712:	4618      	mov	r0, r3
 8004714:	f005 f8bb 	bl	800988e <memcpy>
        memcpy(temp_buffer + (UART_RX_BUFFER_SIZE - read_pos_tracker), uart_rx_buffer, current_end_pos);
 8004718:	4b8d      	ldr	r3, [pc, #564]	@ (8004950 <process_uart_command+0x2c8>)
 800471a:	881b      	ldrh	r3, [r3, #0]
 800471c:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8004720:	461a      	mov	r2, r3
 8004722:	f107 030c 	add.w	r3, r7, #12
 8004726:	4413      	add	r3, r2
 8004728:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 800472c:	498a      	ldr	r1, [pc, #552]	@ (8004958 <process_uart_command+0x2d0>)
 800472e:	4618      	mov	r0, r3
 8004730:	f005 f8ad 	bl	800988e <memcpy>
    }
    temp_buffer[bytes_received] = '\0';
 8004734:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8004738:	33a8      	adds	r3, #168	@ 0xa8
 800473a:	443b      	add	r3, r7
 800473c:	2200      	movs	r2, #0
 800473e:	f803 2c9c 	strb.w	r2, [r3, #-156]
    read_pos_tracker = current_end_pos;
 8004742:	4a83      	ldr	r2, [pc, #524]	@ (8004950 <process_uart_command+0x2c8>)
 8004744:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004748:	8013      	strh	r3, [r2, #0]

    char *line = strtok(temp_buffer, "\r\n");
 800474a:	f107 030c 	add.w	r3, r7, #12
 800474e:	4983      	ldr	r1, [pc, #524]	@ (800495c <process_uart_command+0x2d4>)
 8004750:	4618      	mov	r0, r3
 8004752:	f004 ffc9 	bl	80096e8 <strtok>
 8004756:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 800475a:	e0ec      	b.n	8004936 <process_uart_command+0x2ae>
        while (*line == ' ' || *line == '\t') line++;
 800475c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004760:	3301      	adds	r3, #1
 8004762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004766:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	2b20      	cmp	r3, #32
 800476e:	d0f5      	beq.n	800475c <process_uart_command+0xd4>
 8004770:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b09      	cmp	r3, #9
 8004778:	d0f0      	beq.n	800475c <process_uart_command+0xd4>
        size_t len = strlen(line);
 800477a:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 800477e:	f7fb fd87 	bl	8000290 <strlen>
 8004782:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        while (len > 0 && (line[len - 1] == ' ' || line[len - 1] == '\t')) line[--len] = '\0';
 8004786:	e00b      	b.n	80047a0 <process_uart_command+0x118>
 8004788:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800478c:	3b01      	subs	r3, #1
 800478e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004792:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004796:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800479a:	4413      	add	r3, r2
 800479c:	2200      	movs	r2, #0
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d011      	beq.n	80047cc <process_uart_command+0x144>
 80047a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047ac:	3b01      	subs	r3, #1
 80047ae:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80047b2:	4413      	add	r3, r2
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	2b20      	cmp	r3, #32
 80047b8:	d0e6      	beq.n	8004788 <process_uart_command+0x100>
 80047ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047be:	3b01      	subs	r3, #1
 80047c0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80047c4:	4413      	add	r3, r2
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	2b09      	cmp	r3, #9
 80047ca:	d0dd      	beq.n	8004788 <process_uart_command+0x100>
        if (len == 0) { line = strtok(NULL, "\r\n"); continue; }
 80047cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d106      	bne.n	80047e2 <process_uart_command+0x15a>
 80047d4:	4961      	ldr	r1, [pc, #388]	@ (800495c <process_uart_command+0x2d4>)
 80047d6:	2000      	movs	r0, #0
 80047d8:	f004 ff86 	bl	80096e8 <strtok>
 80047dc:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 80047e0:	e0a9      	b.n	8004936 <process_uart_command+0x2ae>

        if (strcmp(line, "0.00") == 0) {
 80047e2:	495f      	ldr	r1, [pc, #380]	@ (8004960 <process_uart_command+0x2d8>)
 80047e4:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80047e8:	f7fb fcf2 	bl	80001d0 <strcmp>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d128      	bne.n	8004844 <process_uart_command+0x1bc>
            for (unsigned int i = 0; i < MOTORS_COUNT; i++) pid_target_speed_rpms[i] = 0.0f;
 80047f2:	2300      	movs	r3, #0
 80047f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047f8:	e00c      	b.n	8004814 <process_uart_command+0x18c>
 80047fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004964 <process_uart_command+0x2dc>)
 80047fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4413      	add	r3, r2
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800480e:	3301      	adds	r3, #1
 8004810:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004814:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004818:	2b09      	cmp	r3, #9
 800481a:	d9ee      	bls.n	80047fa <process_uart_command+0x172>
            pwm_targets[0] = pwm_targets[1] = pwm_targets[2] = pwm_targets[3] = 1500; // neutral
 800481c:	4b52      	ldr	r3, [pc, #328]	@ (8004968 <process_uart_command+0x2e0>)
 800481e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004822:	80da      	strh	r2, [r3, #6]
 8004824:	4b50      	ldr	r3, [pc, #320]	@ (8004968 <process_uart_command+0x2e0>)
 8004826:	88da      	ldrh	r2, [r3, #6]
 8004828:	4b4f      	ldr	r3, [pc, #316]	@ (8004968 <process_uart_command+0x2e0>)
 800482a:	809a      	strh	r2, [r3, #4]
 800482c:	4b4e      	ldr	r3, [pc, #312]	@ (8004968 <process_uart_command+0x2e0>)
 800482e:	889a      	ldrh	r2, [r3, #4]
 8004830:	4b4d      	ldr	r3, [pc, #308]	@ (8004968 <process_uart_command+0x2e0>)
 8004832:	805a      	strh	r2, [r3, #2]
 8004834:	4b4c      	ldr	r3, [pc, #304]	@ (8004968 <process_uart_command+0x2e0>)
 8004836:	885a      	ldrh	r2, [r3, #2]
 8004838:	4b4b      	ldr	r3, [pc, #300]	@ (8004968 <process_uart_command+0x2e0>)
 800483a:	801a      	strh	r2, [r3, #0]
            Debug_Send_DMA("CMD: Reset all motors\r\n");
 800483c:	484b      	ldr	r0, [pc, #300]	@ (800496c <process_uart_command+0x2e4>)
 800483e:	f7ff fee9 	bl	8004614 <Debug_Send_DMA>
 8004842:	e072      	b.n	800492a <process_uart_command+0x2a2>
        } else {
            unsigned int motor_idx;
            float new_value;
            int parsed = sscanf(line, "%u.%f", &motor_idx, &new_value);
 8004844:	1d3b      	adds	r3, r7, #4
 8004846:	f107 0208 	add.w	r2, r7, #8
 800484a:	4949      	ldr	r1, [pc, #292]	@ (8004970 <process_uart_command+0x2e8>)
 800484c:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004850:	f004 fe94 	bl	800957c <siscanf>
 8004854:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

            if (parsed == 2) {
 8004858:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800485c:	2b02      	cmp	r3, #2
 800485e:	d161      	bne.n	8004924 <process_uart_command+0x29c>
                // --- Handle DShot motors (09)
                if (motor_idx < MOTORS_COUNT) {
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2b09      	cmp	r3, #9
 8004864:	d81c      	bhi.n	80048a0 <process_uart_command+0x218>
                    if (fabsf(new_value) <= 10000.0f) {
 8004866:	edd7 7a01 	vldr	s15, [r7, #4]
 800486a:	eef0 7ae7 	vabs.f32	s15, s15
 800486e:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8004974 <process_uart_command+0x2ec>
 8004872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800487a:	d856      	bhi.n	800492a <process_uart_command+0x2a2>
                        pid_target_speed_rpms[motor_idx] = new_value;
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	4938      	ldr	r1, [pc, #224]	@ (8004964 <process_uart_command+0x2dc>)
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	601a      	str	r2, [r3, #0]
                        Debug_Send_DMA("CMD: M%u -> %.0f RPM\r\n", motor_idx, new_value);
 8004888:	68bc      	ldr	r4, [r7, #8]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4618      	mov	r0, r3
 800488e:	f7fb fe6b 	bl	8000568 <__aeabi_f2d>
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	4621      	mov	r1, r4
 8004898:	4837      	ldr	r0, [pc, #220]	@ (8004978 <process_uart_command+0x2f0>)
 800489a:	f7ff febb 	bl	8004614 <Debug_Send_DMA>
 800489e:	e044      	b.n	800492a <process_uart_command+0x2a2>
                    }
                }
                // --- Handle PWM motors (1013)
                else if (motor_idx >= 10 && motor_idx <= 13) {
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b09      	cmp	r3, #9
 80048a4:	d938      	bls.n	8004918 <process_uart_command+0x290>
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	2b0d      	cmp	r3, #13
 80048aa:	d835      	bhi.n	8004918 <process_uart_command+0x290>
                    if (new_value >= 500 && new_value <= 2500) {
 80048ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80048b0:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800497c <process_uart_command+0x2f4>
 80048b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048bc:	db22      	blt.n	8004904 <process_uart_command+0x27c>
 80048be:	edd7 7a01 	vldr	s15, [r7, #4]
 80048c2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004980 <process_uart_command+0x2f8>
 80048c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ce:	d819      	bhi.n	8004904 <process_uart_command+0x27c>
                        pwm_targets[motor_idx - 10] = (uint16_t)new_value;
 80048d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	3b0a      	subs	r3, #10
 80048d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048dc:	ee17 2a90 	vmov	r2, s15
 80048e0:	b291      	uxth	r1, r2
 80048e2:	4a21      	ldr	r2, [pc, #132]	@ (8004968 <process_uart_command+0x2e0>)
 80048e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        Debug_Send_DMA("CMD: PWM%u -> %.0f us\r\n", motor_idx - 9, new_value);
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f1a3 0409 	sub.w	r4, r3, #9
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7fb fe39 	bl	8000568 <__aeabi_f2d>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4621      	mov	r1, r4
 80048fc:	4821      	ldr	r0, [pc, #132]	@ (8004984 <process_uart_command+0x2fc>)
 80048fe:	f7ff fe89 	bl	8004614 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8004902:	e012      	b.n	800492a <process_uart_command+0x2a2>
                    } else {
                        Debug_Send_DMA("CMD: PWM value %.0f out of range\r\n", new_value);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4618      	mov	r0, r3
 8004908:	f7fb fe2e 	bl	8000568 <__aeabi_f2d>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	481d      	ldr	r0, [pc, #116]	@ (8004988 <process_uart_command+0x300>)
 8004912:	f7ff fe7f 	bl	8004614 <Debug_Send_DMA>
                    if (new_value >= 500 && new_value <= 2500) {
 8004916:	e008      	b.n	800492a <process_uart_command+0x2a2>
                    }
                } else {
                    Debug_Send_DMA("CMD: Invalid motor index %u\r\n", motor_idx);
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4619      	mov	r1, r3
 800491c:	481b      	ldr	r0, [pc, #108]	@ (800498c <process_uart_command+0x304>)
 800491e:	f7ff fe79 	bl	8004614 <Debug_Send_DMA>
 8004922:	e002      	b.n	800492a <process_uart_command+0x2a2>
                }
            } else {
                Debug_Send_DMA("CMD: Bad format. Use <motor>.<value>\r\n");
 8004924:	481a      	ldr	r0, [pc, #104]	@ (8004990 <process_uart_command+0x308>)
 8004926:	f7ff fe75 	bl	8004614 <Debug_Send_DMA>
            }
        }
        line = strtok(NULL, "\r\n");
 800492a:	490c      	ldr	r1, [pc, #48]	@ (800495c <process_uart_command+0x2d4>)
 800492c:	2000      	movs	r0, #0
 800492e:	f004 fedb 	bl	80096e8 <strtok>
 8004932:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
    while (line != NULL) {
 8004936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800493a:	2b00      	cmp	r3, #0
 800493c:	f47f af13 	bne.w	8004766 <process_uart_command+0xde>
 8004940:	e000      	b.n	8004944 <process_uart_command+0x2bc>
    if (bytes_received == 0) return;
 8004942:	bf00      	nop
    }
}
 8004944:	37ac      	adds	r7, #172	@ 0xac
 8004946:	46bd      	mov	sp, r7
 8004948:	bd90      	pop	{r4, r7, pc}
 800494a:	bf00      	nop
 800494c:	20001bcc 	.word	0x20001bcc
 8004950:	20001c50 	.word	0x20001c50
 8004954:	20001bce 	.word	0x20001bce
 8004958:	20001b4c 	.word	0x20001b4c
 800495c:	0800d768 	.word	0x0800d768
 8004960:	0800d76c 	.word	0x0800d76c
 8004964:	20001820 	.word	0x20001820
 8004968:	20000018 	.word	0x20000018
 800496c:	0800d774 	.word	0x0800d774
 8004970:	0800d78c 	.word	0x0800d78c
 8004974:	461c4000 	.word	0x461c4000
 8004978:	0800d794 	.word	0x0800d794
 800497c:	43fa0000 	.word	0x43fa0000
 8004980:	451c4000 	.word	0x451c4000
 8004984:	0800d7ac 	.word	0x0800d7ac
 8004988:	0800d7c4 	.word	0x0800d7c4
 800498c:	0800d7e8 	.word	0x0800d7e8
 8004990:	0800d808 	.word	0x0800d808

08004994 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004998:	4b11      	ldr	r3, [pc, #68]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 800499a:	4a12      	ldr	r2, [pc, #72]	@ (80049e4 <MX_USART1_UART_Init+0x50>)
 800499c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800499e:	4b10      	ldr	r3, [pc, #64]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80049a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80049a6:	4b0e      	ldr	r3, [pc, #56]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049ac:	4b0c      	ldr	r3, [pc, #48]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80049b2:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80049b8:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049ba:	220c      	movs	r2, #12
 80049bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80049be:	4b08      	ldr	r3, [pc, #32]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049c4:	4b06      	ldr	r3, [pc, #24]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049ca:	4805      	ldr	r0, [pc, #20]	@ (80049e0 <MX_USART1_UART_Init+0x4c>)
 80049cc:	f002 fc86 	bl	80072dc <HAL_UART_Init>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80049d6:	f7ff f883 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80049da:	bf00      	nop
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	20001c54 	.word	0x20001c54
 80049e4:	40011000 	.word	0x40011000

080049e8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80049ec:	4b11      	ldr	r3, [pc, #68]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 80049ee:	4a12      	ldr	r2, [pc, #72]	@ (8004a38 <MX_USART2_UART_Init+0x50>)
 80049f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80049f2:	4b10      	ldr	r3, [pc, #64]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 80049f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80049f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80049fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a00:	4b0c      	ldr	r3, [pc, #48]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a06:	4b0b      	ldr	r3, [pc, #44]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004a0c:	4b09      	ldr	r3, [pc, #36]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a0e:	220c      	movs	r2, #12
 8004a10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a12:	4b08      	ldr	r3, [pc, #32]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a18:	4b06      	ldr	r3, [pc, #24]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004a1e:	4805      	ldr	r0, [pc, #20]	@ (8004a34 <MX_USART2_UART_Init+0x4c>)
 8004a20:	f002 fc5c 	bl	80072dc <HAL_UART_Init>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004a2a:	f7ff f859 	bl	8003ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20001c9c 	.word	0x20001c9c
 8004a38:	40004400 	.word	0x40004400

08004a3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b08c      	sub	sp, #48	@ 0x30
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a44:	f107 031c 	add.w	r3, r7, #28
 8004a48:	2200      	movs	r2, #0
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	609a      	str	r2, [r3, #8]
 8004a50:	60da      	str	r2, [r3, #12]
 8004a52:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a99      	ldr	r2, [pc, #612]	@ (8004cc0 <HAL_UART_MspInit+0x284>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	f040 8094 	bne.w	8004b88 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a60:	2300      	movs	r3, #0
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	4b97      	ldr	r3, [pc, #604]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a68:	4a96      	ldr	r2, [pc, #600]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a6a:	f043 0310 	orr.w	r3, r3, #16
 8004a6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a70:	4b94      	ldr	r3, [pc, #592]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a74:	f003 0310 	and.w	r3, r3, #16
 8004a78:	61bb      	str	r3, [r7, #24]
 8004a7a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	4b90      	ldr	r3, [pc, #576]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a84:	4a8f      	ldr	r2, [pc, #572]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a86:	f043 0301 	orr.w	r3, r3, #1
 8004a8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a8c:	4b8d      	ldr	r3, [pc, #564]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a98:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004aaa:	2307      	movs	r3, #7
 8004aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aae:	f107 031c 	add.w	r3, r7, #28
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4884      	ldr	r0, [pc, #528]	@ (8004cc8 <HAL_UART_MspInit+0x28c>)
 8004ab6:	f000 feef 	bl	8005898 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004aba:	4b84      	ldr	r3, [pc, #528]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004abc:	4a84      	ldr	r2, [pc, #528]	@ (8004cd0 <HAL_UART_MspInit+0x294>)
 8004abe:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004ac0:	4b82      	ldr	r3, [pc, #520]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004ac2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004ac6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ac8:	4b80      	ldr	r3, [pc, #512]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ace:	4b7f      	ldr	r3, [pc, #508]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ad4:	4b7d      	ldr	r3, [pc, #500]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004ad6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ada:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004adc:	4b7b      	ldr	r3, [pc, #492]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ae2:	4b7a      	ldr	r3, [pc, #488]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004ae8:	4b78      	ldr	r3, [pc, #480]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004aee:	4b77      	ldr	r3, [pc, #476]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004af0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004af4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004af6:	4b75      	ldr	r3, [pc, #468]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004afc:	4873      	ldr	r0, [pc, #460]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004afe:	f000 fac9 	bl	8005094 <HAL_DMA_Init>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8004b08:	f7fe ffea 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a6f      	ldr	r2, [pc, #444]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004b10:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004b12:	4a6e      	ldr	r2, [pc, #440]	@ (8004ccc <HAL_UART_MspInit+0x290>)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004b18:	4b6e      	ldr	r3, [pc, #440]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b1a:	4a6f      	ldr	r2, [pc, #444]	@ (8004cd8 <HAL_UART_MspInit+0x29c>)
 8004b1c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b20:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004b24:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b26:	4b6b      	ldr	r3, [pc, #428]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b28:	2240      	movs	r2, #64	@ 0x40
 8004b2a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b2c:	4b69      	ldr	r3, [pc, #420]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b2e:	2200      	movs	r2, #0
 8004b30:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b32:	4b68      	ldr	r3, [pc, #416]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b38:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b3a:	4b66      	ldr	r3, [pc, #408]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b40:	4b64      	ldr	r3, [pc, #400]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004b46:	4b63      	ldr	r3, [pc, #396]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b48:	2200      	movs	r2, #0
 8004b4a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004b4c:	4b61      	ldr	r3, [pc, #388]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b4e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004b52:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b54:	4b5f      	ldr	r3, [pc, #380]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004b5a:	485e      	ldr	r0, [pc, #376]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b5c:	f000 fa9a 	bl	8005094 <HAL_DMA_Init>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8004b66:	f7fe ffbb 	bl	8003ae0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a59      	ldr	r2, [pc, #356]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b6e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004b70:	4a58      	ldr	r2, [pc, #352]	@ (8004cd4 <HAL_UART_MspInit+0x298>)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b76:	2200      	movs	r2, #0
 8004b78:	2100      	movs	r1, #0
 8004b7a:	2025      	movs	r0, #37	@ 0x25
 8004b7c:	f000 fa53 	bl	8005026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b80:	2025      	movs	r0, #37	@ 0x25
 8004b82:	f000 fa6c 	bl	800505e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004b86:	e097      	b.n	8004cb8 <HAL_UART_MspInit+0x27c>
  else if(uartHandle->Instance==USART2)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a53      	ldr	r2, [pc, #332]	@ (8004cdc <HAL_UART_MspInit+0x2a0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	f040 8092 	bne.w	8004cb8 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	4b4a      	ldr	r3, [pc, #296]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9c:	4a49      	ldr	r2, [pc, #292]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ba4:	4b47      	ldr	r3, [pc, #284]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	4b43      	ldr	r3, [pc, #268]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb8:	4a42      	ldr	r2, [pc, #264]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004bba:	f043 0301 	orr.w	r3, r3, #1
 8004bbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bc0:	4b40      	ldr	r3, [pc, #256]	@ (8004cc4 <HAL_UART_MspInit+0x288>)
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004bcc:	230c      	movs	r3, #12
 8004bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bdc:	2307      	movs	r3, #7
 8004bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be0:	f107 031c 	add.w	r3, r7, #28
 8004be4:	4619      	mov	r1, r3
 8004be6:	4838      	ldr	r0, [pc, #224]	@ (8004cc8 <HAL_UART_MspInit+0x28c>)
 8004be8:	f000 fe56 	bl	8005898 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004bec:	4b3c      	ldr	r3, [pc, #240]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004bee:	4a3d      	ldr	r2, [pc, #244]	@ (8004ce4 <HAL_UART_MspInit+0x2a8>)
 8004bf0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004bf4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004bf8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004bfa:	4b39      	ldr	r3, [pc, #228]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c00:	4b37      	ldr	r3, [pc, #220]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c02:	2200      	movs	r2, #0
 8004c04:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c06:	4b36      	ldr	r3, [pc, #216]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c0c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c0e:	4b34      	ldr	r3, [pc, #208]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c14:	4b32      	ldr	r3, [pc, #200]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004c1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004c20:	4b2f      	ldr	r3, [pc, #188]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c22:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004c26:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c28:	4b2d      	ldr	r3, [pc, #180]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004c2e:	482c      	ldr	r0, [pc, #176]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c30:	f000 fa30 	bl	8005094 <HAL_DMA_Init>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <HAL_UART_MspInit+0x202>
      Error_Handler();
 8004c3a:	f7fe ff51 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a27      	ldr	r2, [pc, #156]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c42:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c44:	4a26      	ldr	r2, [pc, #152]	@ (8004ce0 <HAL_UART_MspInit+0x2a4>)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004c4a:	4b27      	ldr	r3, [pc, #156]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c4c:	4a27      	ldr	r2, [pc, #156]	@ (8004cec <HAL_UART_MspInit+0x2b0>)
 8004c4e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004c50:	4b25      	ldr	r3, [pc, #148]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c52:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004c56:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c58:	4b23      	ldr	r3, [pc, #140]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c5a:	2240      	movs	r2, #64	@ 0x40
 8004c5c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c5e:	4b22      	ldr	r3, [pc, #136]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c64:	4b20      	ldr	r3, [pc, #128]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c6a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c72:	4b1d      	ldr	r3, [pc, #116]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004c78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004c7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c80:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004c84:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c86:	4b18      	ldr	r3, [pc, #96]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c8c:	4816      	ldr	r0, [pc, #88]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004c8e:	f000 fa01 	bl	8005094 <HAL_DMA_Init>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <HAL_UART_MspInit+0x260>
      Error_Handler();
 8004c98:	f7fe ff22 	bl	8003ae0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a12      	ldr	r2, [pc, #72]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004ca0:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ca2:	4a11      	ldr	r2, [pc, #68]	@ (8004ce8 <HAL_UART_MspInit+0x2ac>)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004ca8:	2200      	movs	r2, #0
 8004caa:	2100      	movs	r1, #0
 8004cac:	2026      	movs	r0, #38	@ 0x26
 8004cae:	f000 f9ba 	bl	8005026 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004cb2:	2026      	movs	r0, #38	@ 0x26
 8004cb4:	f000 f9d3 	bl	800505e <HAL_NVIC_EnableIRQ>
}
 8004cb8:	bf00      	nop
 8004cba:	3730      	adds	r7, #48	@ 0x30
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40011000 	.word	0x40011000
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	40020000 	.word	0x40020000
 8004ccc:	20001ce4 	.word	0x20001ce4
 8004cd0:	40026440 	.word	0x40026440
 8004cd4:	20001d44 	.word	0x20001d44
 8004cd8:	400264b8 	.word	0x400264b8
 8004cdc:	40004400 	.word	0x40004400
 8004ce0:	20001da4 	.word	0x20001da4
 8004ce4:	40026088 	.word	0x40026088
 8004ce8:	20001e04 	.word	0x20001e04
 8004cec:	400260a0 	.word	0x400260a0

08004cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004cf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004d28 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004cf4:	f7ff f8c6 	bl	8003e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004cf8:	480c      	ldr	r0, [pc, #48]	@ (8004d2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004cfa:	490d      	ldr	r1, [pc, #52]	@ (8004d30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004d34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d00:	e002      	b.n	8004d08 <LoopCopyDataInit>

08004d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d06:	3304      	adds	r3, #4

08004d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d0c:	d3f9      	bcc.n	8004d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004d38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004d10:	4c0a      	ldr	r4, [pc, #40]	@ (8004d3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d14:	e001      	b.n	8004d1a <LoopFillZerobss>

08004d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d18:	3204      	adds	r2, #4

08004d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d1c:	d3fb      	bcc.n	8004d16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d1e:	f004 fd8f 	bl	8009840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d22:	f7fe fd1d 	bl	8003760 <main>
  bx  lr    
 8004d26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d30:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8004d34:	0800dda4 	.word	0x0800dda4
  ldr r2, =_sbss
 8004d38:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8004d3c:	20001fb4 	.word	0x20001fb4

08004d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d40:	e7fe      	b.n	8004d40 <ADC_IRQHandler>
	...

08004d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004d48:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <HAL_Init+0x40>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8004d84 <HAL_Init+0x40>)
 8004d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d54:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <HAL_Init+0x40>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a0a      	ldr	r2, [pc, #40]	@ (8004d84 <HAL_Init+0x40>)
 8004d5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d60:	4b08      	ldr	r3, [pc, #32]	@ (8004d84 <HAL_Init+0x40>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a07      	ldr	r2, [pc, #28]	@ (8004d84 <HAL_Init+0x40>)
 8004d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d6c:	2003      	movs	r0, #3
 8004d6e:	f000 f94f 	bl	8005010 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d72:	200f      	movs	r0, #15
 8004d74:	f000 f808 	bl	8004d88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d78:	f7fe ff08 	bl	8003b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	40023c00 	.word	0x40023c00

08004d88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d90:	4b12      	ldr	r3, [pc, #72]	@ (8004ddc <HAL_InitTick+0x54>)
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	4b12      	ldr	r3, [pc, #72]	@ (8004de0 <HAL_InitTick+0x58>)
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	4619      	mov	r1, r3
 8004d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 f967 	bl	800507a <HAL_SYSTICK_Config>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e00e      	b.n	8004dd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2b0f      	cmp	r3, #15
 8004dba:	d80a      	bhi.n	8004dd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	f000 f92f 	bl	8005026 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004dc8:	4a06      	ldr	r2, [pc, #24]	@ (8004de4 <HAL_InitTick+0x5c>)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	e000      	b.n	8004dd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	20000020 	.word	0x20000020
 8004de0:	20000028 	.word	0x20000028
 8004de4:	20000024 	.word	0x20000024

08004de8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004dec:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <HAL_IncTick+0x20>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	461a      	mov	r2, r3
 8004df2:	4b06      	ldr	r3, [pc, #24]	@ (8004e0c <HAL_IncTick+0x24>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4413      	add	r3, r2
 8004df8:	4a04      	ldr	r2, [pc, #16]	@ (8004e0c <HAL_IncTick+0x24>)
 8004dfa:	6013      	str	r3, [r2, #0]
}
 8004dfc:	bf00      	nop
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	20000028 	.word	0x20000028
 8004e0c:	20001e64 	.word	0x20001e64

08004e10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e10:	b480      	push	{r7}
 8004e12:	af00      	add	r7, sp, #0
  return uwTick;
 8004e14:	4b03      	ldr	r3, [pc, #12]	@ (8004e24 <HAL_GetTick+0x14>)
 8004e16:	681b      	ldr	r3, [r3, #0]
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20001e64 	.word	0x20001e64

08004e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e30:	f7ff ffee 	bl	8004e10 <HAL_GetTick>
 8004e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e40:	d005      	beq.n	8004e4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e42:	4b0a      	ldr	r3, [pc, #40]	@ (8004e6c <HAL_Delay+0x44>)
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004e4e:	bf00      	nop
 8004e50:	f7ff ffde 	bl	8004e10 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d8f7      	bhi.n	8004e50 <HAL_Delay+0x28>
  {
  }
}
 8004e60:	bf00      	nop
 8004e62:	bf00      	nop
 8004e64:	3710      	adds	r7, #16
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000028 	.word	0x20000028

08004e70 <__NVIC_SetPriorityGrouping>:
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e80:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ea2:	4a04      	ldr	r2, [pc, #16]	@ (8004eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	60d3      	str	r3, [r2, #12]
}
 8004ea8:	bf00      	nop
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	e000ed00 	.word	0xe000ed00

08004eb8 <__NVIC_GetPriorityGrouping>:
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ebc:	4b04      	ldr	r3, [pc, #16]	@ (8004ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	0a1b      	lsrs	r3, r3, #8
 8004ec2:	f003 0307 	and.w	r3, r3, #7
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ece:	4770      	bx	lr
 8004ed0:	e000ed00 	.word	0xe000ed00

08004ed4 <__NVIC_EnableIRQ>:
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	db0b      	blt.n	8004efe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ee6:	79fb      	ldrb	r3, [r7, #7]
 8004ee8:	f003 021f 	and.w	r2, r3, #31
 8004eec:	4907      	ldr	r1, [pc, #28]	@ (8004f0c <__NVIC_EnableIRQ+0x38>)
 8004eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ef2:	095b      	lsrs	r3, r3, #5
 8004ef4:	2001      	movs	r0, #1
 8004ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8004efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004efe:	bf00      	nop
 8004f00:	370c      	adds	r7, #12
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	e000e100 	.word	0xe000e100

08004f10 <__NVIC_SetPriority>:
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4603      	mov	r3, r0
 8004f18:	6039      	str	r1, [r7, #0]
 8004f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	db0a      	blt.n	8004f3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	490c      	ldr	r1, [pc, #48]	@ (8004f5c <__NVIC_SetPriority+0x4c>)
 8004f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2e:	0112      	lsls	r2, r2, #4
 8004f30:	b2d2      	uxtb	r2, r2
 8004f32:	440b      	add	r3, r1
 8004f34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004f38:	e00a      	b.n	8004f50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	b2da      	uxtb	r2, r3
 8004f3e:	4908      	ldr	r1, [pc, #32]	@ (8004f60 <__NVIC_SetPriority+0x50>)
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	3b04      	subs	r3, #4
 8004f48:	0112      	lsls	r2, r2, #4
 8004f4a:	b2d2      	uxtb	r2, r2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	761a      	strb	r2, [r3, #24]
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	e000e100 	.word	0xe000e100
 8004f60:	e000ed00 	.word	0xe000ed00

08004f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b089      	sub	sp, #36	@ 0x24
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f003 0307 	and.w	r3, r3, #7
 8004f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f1c3 0307 	rsb	r3, r3, #7
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	bf28      	it	cs
 8004f82:	2304      	movcs	r3, #4
 8004f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	2b06      	cmp	r3, #6
 8004f8c:	d902      	bls.n	8004f94 <NVIC_EncodePriority+0x30>
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	3b03      	subs	r3, #3
 8004f92:	e000      	b.n	8004f96 <NVIC_EncodePriority+0x32>
 8004f94:	2300      	movs	r3, #0
 8004f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f98:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa2:	43da      	mvns	r2, r3
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	401a      	ands	r2, r3
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fac:	f04f 31ff 	mov.w	r1, #4294967295
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb6:	43d9      	mvns	r1, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fbc:	4313      	orrs	r3, r2
         );
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3724      	adds	r7, #36	@ 0x24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
	...

08004fcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fdc:	d301      	bcc.n	8004fe2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e00f      	b.n	8005002 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800500c <SysTick_Config+0x40>)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004fea:	210f      	movs	r1, #15
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff0:	f7ff ff8e 	bl	8004f10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ff4:	4b05      	ldr	r3, [pc, #20]	@ (800500c <SysTick_Config+0x40>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ffa:	4b04      	ldr	r3, [pc, #16]	@ (800500c <SysTick_Config+0x40>)
 8004ffc:	2207      	movs	r2, #7
 8004ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005000:	2300      	movs	r3, #0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	bf00      	nop
 800500c:	e000e010 	.word	0xe000e010

08005010 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f7ff ff29 	bl	8004e70 <__NVIC_SetPriorityGrouping>
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005026:	b580      	push	{r7, lr}
 8005028:	b086      	sub	sp, #24
 800502a:	af00      	add	r7, sp, #0
 800502c:	4603      	mov	r3, r0
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	607a      	str	r2, [r7, #4]
 8005032:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005038:	f7ff ff3e 	bl	8004eb8 <__NVIC_GetPriorityGrouping>
 800503c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	68b9      	ldr	r1, [r7, #8]
 8005042:	6978      	ldr	r0, [r7, #20]
 8005044:	f7ff ff8e 	bl	8004f64 <NVIC_EncodePriority>
 8005048:	4602      	mov	r2, r0
 800504a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800504e:	4611      	mov	r1, r2
 8005050:	4618      	mov	r0, r3
 8005052:	f7ff ff5d 	bl	8004f10 <__NVIC_SetPriority>
}
 8005056:	bf00      	nop
 8005058:	3718      	adds	r7, #24
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b082      	sub	sp, #8
 8005062:	af00      	add	r7, sp, #0
 8005064:	4603      	mov	r3, r0
 8005066:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800506c:	4618      	mov	r0, r3
 800506e:	f7ff ff31 	bl	8004ed4 <__NVIC_EnableIRQ>
}
 8005072:	bf00      	nop
 8005074:	3708      	adds	r7, #8
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800507a:	b580      	push	{r7, lr}
 800507c:	b082      	sub	sp, #8
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff ffa2 	bl	8004fcc <SysTick_Config>
 8005088:	4603      	mov	r3, r0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80050a0:	f7ff feb6 	bl	8004e10 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d101      	bne.n	80050b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e099      	b.n	80051e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0201 	bic.w	r2, r2, #1
 80050ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050d0:	e00f      	b.n	80050f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050d2:	f7ff fe9d 	bl	8004e10 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b05      	cmp	r3, #5
 80050de:	d908      	bls.n	80050f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2220      	movs	r2, #32
 80050e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2203      	movs	r2, #3
 80050ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e078      	b.n	80051e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1e8      	bne.n	80050d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	4b38      	ldr	r3, [pc, #224]	@ (80051ec <HAL_DMA_Init+0x158>)
 800510c:	4013      	ands	r3, r2
 800510e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800511e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	691b      	ldr	r3, [r3, #16]
 8005124:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800512a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005136:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800513e:	697a      	ldr	r2, [r7, #20]
 8005140:	4313      	orrs	r3, r2
 8005142:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	2b04      	cmp	r3, #4
 800514a:	d107      	bne.n	800515c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005154:	4313      	orrs	r3, r2
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f023 0307 	bic.w	r3, r3, #7
 8005172:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	4313      	orrs	r3, r2
 800517c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005182:	2b04      	cmp	r3, #4
 8005184:	d117      	bne.n	80051b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00e      	beq.n	80051b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fb01 	bl	80057a0 <DMA_CheckFifoParam>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d008      	beq.n	80051b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2240      	movs	r2, #64	@ 0x40
 80051a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80051b2:	2301      	movs	r3, #1
 80051b4:	e016      	b.n	80051e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 fab8 	bl	8005734 <DMA_CalcBaseAndBitshift>
 80051c4:	4603      	mov	r3, r0
 80051c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051cc:	223f      	movs	r2, #63	@ 0x3f
 80051ce:	409a      	lsls	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	f010803f 	.word	0xf010803f

080051f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b086      	sub	sp, #24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051fe:	2300      	movs	r3, #0
 8005200:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005206:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_DMA_Start_IT+0x26>
 8005212:	2302      	movs	r3, #2
 8005214:	e040      	b.n	8005298 <HAL_DMA_Start_IT+0xa8>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b01      	cmp	r3, #1
 8005228:	d12f      	bne.n	800528a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2202      	movs	r2, #2
 800522e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	68b9      	ldr	r1, [r7, #8]
 800523e:	68f8      	ldr	r0, [r7, #12]
 8005240:	f000 fa4a 	bl	80056d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005248:	223f      	movs	r2, #63	@ 0x3f
 800524a:	409a      	lsls	r2, r3
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0216 	orr.w	r2, r2, #22
 800525e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d007      	beq.n	8005278 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0208 	orr.w	r2, r2, #8
 8005276:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]
 8005288:	e005      	b.n	8005296 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005292:	2302      	movs	r3, #2
 8005294:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005296:	7dfb      	ldrb	r3, [r7, #23]
}
 8005298:	4618      	mov	r0, r3
 800529a:	3718      	adds	r7, #24
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b084      	sub	sp, #16
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80052ae:	f7ff fdaf 	bl	8004e10 <HAL_GetTick>
 80052b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d008      	beq.n	80052d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2280      	movs	r2, #128	@ 0x80
 80052c4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e052      	b.n	8005378 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f022 0216 	bic.w	r2, r2, #22
 80052e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80052f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d103      	bne.n	8005302 <HAL_DMA_Abort+0x62>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0208 	bic.w	r2, r2, #8
 8005310:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0201 	bic.w	r2, r2, #1
 8005320:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005322:	e013      	b.n	800534c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005324:	f7ff fd74 	bl	8004e10 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b05      	cmp	r3, #5
 8005330:	d90c      	bls.n	800534c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2220      	movs	r2, #32
 8005336:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2203      	movs	r2, #3
 800533c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	e015      	b.n	8005378 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1e4      	bne.n	8005324 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535e:	223f      	movs	r2, #63	@ 0x3f
 8005360:	409a      	lsls	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b02      	cmp	r3, #2
 8005392:	d004      	beq.n	800539e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2280      	movs	r2, #128	@ 0x80
 8005398:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e00c      	b.n	80053b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2205      	movs	r2, #5
 80053a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0201 	bic.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80053d0:	4b8e      	ldr	r3, [pc, #568]	@ (800560c <HAL_DMA_IRQHandler+0x248>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a8e      	ldr	r2, [pc, #568]	@ (8005610 <HAL_DMA_IRQHandler+0x24c>)
 80053d6:	fba2 2303 	umull	r2, r3, r2, r3
 80053da:	0a9b      	lsrs	r3, r3, #10
 80053dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ee:	2208      	movs	r2, #8
 80053f0:	409a      	lsls	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	4013      	ands	r3, r2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d01a      	beq.n	8005430 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	2b00      	cmp	r3, #0
 8005406:	d013      	beq.n	8005430 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0204 	bic.w	r2, r2, #4
 8005416:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541c:	2208      	movs	r2, #8
 800541e:	409a      	lsls	r2, r3
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005428:	f043 0201 	orr.w	r2, r3, #1
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005434:	2201      	movs	r2, #1
 8005436:	409a      	lsls	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4013      	ands	r3, r2
 800543c:	2b00      	cmp	r3, #0
 800543e:	d012      	beq.n	8005466 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00b      	beq.n	8005466 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005452:	2201      	movs	r2, #1
 8005454:	409a      	lsls	r2, r3
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545e:	f043 0202 	orr.w	r2, r3, #2
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800546a:	2204      	movs	r2, #4
 800546c:	409a      	lsls	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4013      	ands	r3, r2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d012      	beq.n	800549c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00b      	beq.n	800549c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005488:	2204      	movs	r2, #4
 800548a:	409a      	lsls	r2, r3
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005494:	f043 0204 	orr.w	r2, r3, #4
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054a0:	2210      	movs	r2, #16
 80054a2:	409a      	lsls	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4013      	ands	r3, r2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d043      	beq.n	8005534 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0308 	and.w	r3, r3, #8
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d03c      	beq.n	8005534 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054be:	2210      	movs	r2, #16
 80054c0:	409a      	lsls	r2, r3
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d018      	beq.n	8005506 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d108      	bne.n	80054f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d024      	beq.n	8005534 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
 80054f2:	e01f      	b.n	8005534 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d01b      	beq.n	8005534 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	4798      	blx	r3
 8005504:	e016      	b.n	8005534 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005510:	2b00      	cmp	r3, #0
 8005512:	d107      	bne.n	8005524 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0208 	bic.w	r2, r2, #8
 8005522:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005528:	2b00      	cmp	r3, #0
 800552a:	d003      	beq.n	8005534 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005538:	2220      	movs	r2, #32
 800553a:	409a      	lsls	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4013      	ands	r3, r2
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 808f 	beq.w	8005664 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0310 	and.w	r3, r3, #16
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 8087 	beq.w	8005664 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555a:	2220      	movs	r2, #32
 800555c:	409a      	lsls	r2, r3
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b05      	cmp	r3, #5
 800556c:	d136      	bne.n	80055dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0216 	bic.w	r2, r2, #22
 800557c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	695a      	ldr	r2, [r3, #20]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800558c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005592:	2b00      	cmp	r3, #0
 8005594:	d103      	bne.n	800559e <HAL_DMA_IRQHandler+0x1da>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f022 0208 	bic.w	r2, r2, #8
 80055ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b2:	223f      	movs	r2, #63	@ 0x3f
 80055b4:	409a      	lsls	r2, r3
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d07e      	beq.n	80056d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
        }
        return;
 80055da:	e079      	b.n	80056d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d01d      	beq.n	8005626 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10d      	bne.n	8005614 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d031      	beq.n	8005664 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	4798      	blx	r3
 8005608:	e02c      	b.n	8005664 <HAL_DMA_IRQHandler+0x2a0>
 800560a:	bf00      	nop
 800560c:	20000020 	.word	0x20000020
 8005610:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005618:	2b00      	cmp	r3, #0
 800561a:	d023      	beq.n	8005664 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
 8005624:	e01e      	b.n	8005664 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10f      	bne.n	8005654 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0210 	bic.w	r2, r2, #16
 8005642:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005668:	2b00      	cmp	r3, #0
 800566a:	d032      	beq.n	80056d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b00      	cmp	r3, #0
 8005676:	d022      	beq.n	80056be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2205      	movs	r2, #5
 800567c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0201 	bic.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	3301      	adds	r3, #1
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	429a      	cmp	r2, r3
 800569a:	d307      	bcc.n	80056ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1f2      	bne.n	8005690 <HAL_DMA_IRQHandler+0x2cc>
 80056aa:	e000      	b.n	80056ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80056ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d005      	beq.n	80056d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	4798      	blx	r3
 80056ce:	e000      	b.n	80056d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80056d0:	bf00      	nop
    }
  }
}
 80056d2:	3718      	adds	r7, #24
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	683a      	ldr	r2, [r7, #0]
 80056fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b40      	cmp	r3, #64	@ 0x40
 8005704:	d108      	bne.n	8005718 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005716:	e007      	b.n	8005728 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	60da      	str	r2, [r3, #12]
}
 8005728:	bf00      	nop
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	b2db      	uxtb	r3, r3
 8005742:	3b10      	subs	r3, #16
 8005744:	4a14      	ldr	r2, [pc, #80]	@ (8005798 <DMA_CalcBaseAndBitshift+0x64>)
 8005746:	fba2 2303 	umull	r2, r3, r2, r3
 800574a:	091b      	lsrs	r3, r3, #4
 800574c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800574e:	4a13      	ldr	r2, [pc, #76]	@ (800579c <DMA_CalcBaseAndBitshift+0x68>)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4413      	add	r3, r2
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2b03      	cmp	r3, #3
 8005760:	d909      	bls.n	8005776 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800576a:	f023 0303 	bic.w	r3, r3, #3
 800576e:	1d1a      	adds	r2, r3, #4
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	659a      	str	r2, [r3, #88]	@ 0x58
 8005774:	e007      	b.n	8005786 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800578a:	4618      	mov	r0, r3
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	aaaaaaab 	.word	0xaaaaaaab
 800579c:	0800d8ec 	.word	0x0800d8ec

080057a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057a8:	2300      	movs	r3, #0
 80057aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d11f      	bne.n	80057fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b03      	cmp	r3, #3
 80057be:	d856      	bhi.n	800586e <DMA_CheckFifoParam+0xce>
 80057c0:	a201      	add	r2, pc, #4	@ (adr r2, 80057c8 <DMA_CheckFifoParam+0x28>)
 80057c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c6:	bf00      	nop
 80057c8:	080057d9 	.word	0x080057d9
 80057cc:	080057eb 	.word	0x080057eb
 80057d0:	080057d9 	.word	0x080057d9
 80057d4:	0800586f 	.word	0x0800586f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d046      	beq.n	8005872 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057e8:	e043      	b.n	8005872 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80057f2:	d140      	bne.n	8005876 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057f8:	e03d      	b.n	8005876 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005802:	d121      	bne.n	8005848 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	2b03      	cmp	r3, #3
 8005808:	d837      	bhi.n	800587a <DMA_CheckFifoParam+0xda>
 800580a:	a201      	add	r2, pc, #4	@ (adr r2, 8005810 <DMA_CheckFifoParam+0x70>)
 800580c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005810:	08005821 	.word	0x08005821
 8005814:	08005827 	.word	0x08005827
 8005818:	08005821 	.word	0x08005821
 800581c:	08005839 	.word	0x08005839
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
      break;
 8005824:	e030      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d025      	beq.n	800587e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005836:	e022      	b.n	800587e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005840:	d11f      	bne.n	8005882 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005846:	e01c      	b.n	8005882 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2b02      	cmp	r3, #2
 800584c:	d903      	bls.n	8005856 <DMA_CheckFifoParam+0xb6>
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2b03      	cmp	r3, #3
 8005852:	d003      	beq.n	800585c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005854:	e018      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	73fb      	strb	r3, [r7, #15]
      break;
 800585a:	e015      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005860:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d00e      	beq.n	8005886 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	73fb      	strb	r3, [r7, #15]
      break;
 800586c:	e00b      	b.n	8005886 <DMA_CheckFifoParam+0xe6>
      break;
 800586e:	bf00      	nop
 8005870:	e00a      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;
 8005872:	bf00      	nop
 8005874:	e008      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;
 8005876:	bf00      	nop
 8005878:	e006      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;
 800587a:	bf00      	nop
 800587c:	e004      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;
 800587e:	bf00      	nop
 8005880:	e002      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;   
 8005882:	bf00      	nop
 8005884:	e000      	b.n	8005888 <DMA_CheckFifoParam+0xe8>
      break;
 8005886:	bf00      	nop
    }
  } 
  
  return status; 
 8005888:	7bfb      	ldrb	r3, [r7, #15]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop

08005898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005898:	b480      	push	{r7}
 800589a:	b089      	sub	sp, #36	@ 0x24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058a6:	2300      	movs	r3, #0
 80058a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058ae:	2300      	movs	r3, #0
 80058b0:	61fb      	str	r3, [r7, #28]
 80058b2:	e16b      	b.n	8005b8c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80058b4:	2201      	movs	r2, #1
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	4013      	ands	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	f040 815a 	bne.w	8005b86 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d005      	beq.n	80058ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d130      	bne.n	800594c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	005b      	lsls	r3, r3, #1
 80058f4:	2203      	movs	r2, #3
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	43db      	mvns	r3, r3
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	4013      	ands	r3, r2
 8005900:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	4313      	orrs	r3, r2
 8005912:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005920:	2201      	movs	r2, #1
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	43db      	mvns	r3, r3
 800592a:	69ba      	ldr	r2, [r7, #24]
 800592c:	4013      	ands	r3, r2
 800592e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	091b      	lsrs	r3, r3, #4
 8005936:	f003 0201 	and.w	r2, r3, #1
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	fa02 f303 	lsl.w	r3, r2, r3
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	4313      	orrs	r3, r2
 8005944:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	2b03      	cmp	r3, #3
 8005956:	d017      	beq.n	8005988 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	2203      	movs	r2, #3
 8005964:	fa02 f303 	lsl.w	r3, r2, r3
 8005968:	43db      	mvns	r3, r3
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4013      	ands	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	005b      	lsls	r3, r3, #1
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	4313      	orrs	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d123      	bne.n	80059dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	08da      	lsrs	r2, r3, #3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3208      	adds	r2, #8
 800599c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f003 0307 	and.w	r3, r3, #7
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	220f      	movs	r2, #15
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	43db      	mvns	r3, r3
 80059b2:	69ba      	ldr	r2, [r7, #24]
 80059b4:	4013      	ands	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	691a      	ldr	r2, [r3, #16]
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	f003 0307 	and.w	r3, r3, #7
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	08da      	lsrs	r2, r3, #3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	3208      	adds	r2, #8
 80059d6:	69b9      	ldr	r1, [r7, #24]
 80059d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	2203      	movs	r2, #3
 80059e8:	fa02 f303 	lsl.w	r3, r2, r3
 80059ec:	43db      	mvns	r3, r3
 80059ee:	69ba      	ldr	r2, [r7, #24]
 80059f0:	4013      	ands	r3, r2
 80059f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f003 0203 	and.w	r2, r3, #3
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	fa02 f303 	lsl.w	r3, r2, r3
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 80b4 	beq.w	8005b86 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	4b60      	ldr	r3, [pc, #384]	@ (8005ba4 <HAL_GPIO_Init+0x30c>)
 8005a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a26:	4a5f      	ldr	r2, [pc, #380]	@ (8005ba4 <HAL_GPIO_Init+0x30c>)
 8005a28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ba4 <HAL_GPIO_Init+0x30c>)
 8005a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a36:	60fb      	str	r3, [r7, #12]
 8005a38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a3a:	4a5b      	ldr	r2, [pc, #364]	@ (8005ba8 <HAL_GPIO_Init+0x310>)
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	089b      	lsrs	r3, r3, #2
 8005a40:	3302      	adds	r3, #2
 8005a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	009b      	lsls	r3, r3, #2
 8005a50:	220f      	movs	r2, #15
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	43db      	mvns	r3, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a52      	ldr	r2, [pc, #328]	@ (8005bac <HAL_GPIO_Init+0x314>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d02b      	beq.n	8005abe <HAL_GPIO_Init+0x226>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a51      	ldr	r2, [pc, #324]	@ (8005bb0 <HAL_GPIO_Init+0x318>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d025      	beq.n	8005aba <HAL_GPIO_Init+0x222>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a50      	ldr	r2, [pc, #320]	@ (8005bb4 <HAL_GPIO_Init+0x31c>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d01f      	beq.n	8005ab6 <HAL_GPIO_Init+0x21e>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	4a4f      	ldr	r2, [pc, #316]	@ (8005bb8 <HAL_GPIO_Init+0x320>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d019      	beq.n	8005ab2 <HAL_GPIO_Init+0x21a>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	4a4e      	ldr	r2, [pc, #312]	@ (8005bbc <HAL_GPIO_Init+0x324>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <HAL_GPIO_Init+0x216>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a4d      	ldr	r2, [pc, #308]	@ (8005bc0 <HAL_GPIO_Init+0x328>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00d      	beq.n	8005aaa <HAL_GPIO_Init+0x212>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a4c      	ldr	r2, [pc, #304]	@ (8005bc4 <HAL_GPIO_Init+0x32c>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d007      	beq.n	8005aa6 <HAL_GPIO_Init+0x20e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	4a4b      	ldr	r2, [pc, #300]	@ (8005bc8 <HAL_GPIO_Init+0x330>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d101      	bne.n	8005aa2 <HAL_GPIO_Init+0x20a>
 8005a9e:	2307      	movs	r3, #7
 8005aa0:	e00e      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005aa2:	2308      	movs	r3, #8
 8005aa4:	e00c      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005aa6:	2306      	movs	r3, #6
 8005aa8:	e00a      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005aaa:	2305      	movs	r3, #5
 8005aac:	e008      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005aae:	2304      	movs	r3, #4
 8005ab0:	e006      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e004      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	e002      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <HAL_GPIO_Init+0x228>
 8005abe:	2300      	movs	r3, #0
 8005ac0:	69fa      	ldr	r2, [r7, #28]
 8005ac2:	f002 0203 	and.w	r2, r2, #3
 8005ac6:	0092      	lsls	r2, r2, #2
 8005ac8:	4093      	lsls	r3, r2
 8005aca:	69ba      	ldr	r2, [r7, #24]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ad0:	4935      	ldr	r1, [pc, #212]	@ (8005ba8 <HAL_GPIO_Init+0x310>)
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	089b      	lsrs	r3, r3, #2
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ade:	4b3b      	ldr	r3, [pc, #236]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4013      	ands	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b02:	4a32      	ldr	r2, [pc, #200]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b08:	4b30      	ldr	r3, [pc, #192]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	43db      	mvns	r3, r3
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	4013      	ands	r3, r2
 8005b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b2c:	4a27      	ldr	r2, [pc, #156]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b32:	4b26      	ldr	r3, [pc, #152]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	43db      	mvns	r3, r3
 8005b3c:	69ba      	ldr	r2, [r7, #24]
 8005b3e:	4013      	ands	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005b4e:	69ba      	ldr	r2, [r7, #24]
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b56:	4a1d      	ldr	r2, [pc, #116]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	43db      	mvns	r3, r3
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b80:	4a12      	ldr	r2, [pc, #72]	@ (8005bcc <HAL_GPIO_Init+0x334>)
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	61fb      	str	r3, [r7, #28]
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	2b0f      	cmp	r3, #15
 8005b90:	f67f ae90 	bls.w	80058b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b94:	bf00      	nop
 8005b96:	bf00      	nop
 8005b98:	3724      	adds	r7, #36	@ 0x24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
 8005ba2:	bf00      	nop
 8005ba4:	40023800 	.word	0x40023800
 8005ba8:	40013800 	.word	0x40013800
 8005bac:	40020000 	.word	0x40020000
 8005bb0:	40020400 	.word	0x40020400
 8005bb4:	40020800 	.word	0x40020800
 8005bb8:	40020c00 	.word	0x40020c00
 8005bbc:	40021000 	.word	0x40021000
 8005bc0:	40021400 	.word	0x40021400
 8005bc4:	40021800 	.word	0x40021800
 8005bc8:	40021c00 	.word	0x40021c00
 8005bcc:	40013c00 	.word	0x40013c00

08005bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	807b      	strh	r3, [r7, #2]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005be0:	787b      	ldrb	r3, [r7, #1]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005be6:	887a      	ldrh	r2, [r7, #2]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005bec:	e003      	b.n	8005bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005bee:	887b      	ldrh	r3, [r7, #2]
 8005bf0:	041a      	lsls	r2, r3, #16
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	619a      	str	r2, [r3, #24]
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
	...

08005c04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e267      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d075      	beq.n	8005d0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c22:	4b88      	ldr	r3, [pc, #544]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f003 030c 	and.w	r3, r3, #12
 8005c2a:	2b04      	cmp	r3, #4
 8005c2c:	d00c      	beq.n	8005c48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c2e:	4b85      	ldr	r3, [pc, #532]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d112      	bne.n	8005c60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c3a:	4b82      	ldr	r3, [pc, #520]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c46:	d10b      	bne.n	8005c60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c48:	4b7e      	ldr	r3, [pc, #504]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d05b      	beq.n	8005d0c <HAL_RCC_OscConfig+0x108>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d157      	bne.n	8005d0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e242      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c68:	d106      	bne.n	8005c78 <HAL_RCC_OscConfig+0x74>
 8005c6a:	4b76      	ldr	r3, [pc, #472]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a75      	ldr	r2, [pc, #468]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c74:	6013      	str	r3, [r2, #0]
 8005c76:	e01d      	b.n	8005cb4 <HAL_RCC_OscConfig+0xb0>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c80:	d10c      	bne.n	8005c9c <HAL_RCC_OscConfig+0x98>
 8005c82:	4b70      	ldr	r3, [pc, #448]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a6f      	ldr	r2, [pc, #444]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c8c:	6013      	str	r3, [r2, #0]
 8005c8e:	4b6d      	ldr	r3, [pc, #436]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a6c      	ldr	r2, [pc, #432]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	e00b      	b.n	8005cb4 <HAL_RCC_OscConfig+0xb0>
 8005c9c:	4b69      	ldr	r3, [pc, #420]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a68      	ldr	r2, [pc, #416]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005ca2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ca6:	6013      	str	r3, [r2, #0]
 8005ca8:	4b66      	ldr	r3, [pc, #408]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a65      	ldr	r2, [pc, #404]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005cae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d013      	beq.n	8005ce4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cbc:	f7ff f8a8 	bl	8004e10 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cc4:	f7ff f8a4 	bl	8004e10 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b64      	cmp	r3, #100	@ 0x64
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e207      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cd6:	4b5b      	ldr	r3, [pc, #364]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d0f0      	beq.n	8005cc4 <HAL_RCC_OscConfig+0xc0>
 8005ce2:	e014      	b.n	8005d0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ce4:	f7ff f894 	bl	8004e10 <HAL_GetTick>
 8005ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cea:	e008      	b.n	8005cfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cec:	f7ff f890 	bl	8004e10 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b64      	cmp	r3, #100	@ 0x64
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e1f3      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cfe:	4b51      	ldr	r3, [pc, #324]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f0      	bne.n	8005cec <HAL_RCC_OscConfig+0xe8>
 8005d0a:	e000      	b.n	8005d0e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0302 	and.w	r3, r3, #2
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d063      	beq.n	8005de2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d1a:	4b4a      	ldr	r3, [pc, #296]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 030c 	and.w	r3, r3, #12
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00b      	beq.n	8005d3e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d26:	4b47      	ldr	r3, [pc, #284]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d11c      	bne.n	8005d6c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d32:	4b44      	ldr	r3, [pc, #272]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d116      	bne.n	8005d6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d3e:	4b41      	ldr	r3, [pc, #260]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d005      	beq.n	8005d56 <HAL_RCC_OscConfig+0x152>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d001      	beq.n	8005d56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e1c7      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d56:	4b3b      	ldr	r3, [pc, #236]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	691b      	ldr	r3, [r3, #16]
 8005d62:	00db      	lsls	r3, r3, #3
 8005d64:	4937      	ldr	r1, [pc, #220]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d66:	4313      	orrs	r3, r2
 8005d68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d6a:	e03a      	b.n	8005de2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d020      	beq.n	8005db6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d74:	4b34      	ldr	r3, [pc, #208]	@ (8005e48 <HAL_RCC_OscConfig+0x244>)
 8005d76:	2201      	movs	r2, #1
 8005d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7a:	f7ff f849 	bl	8004e10 <HAL_GetTick>
 8005d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d80:	e008      	b.n	8005d94 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d82:	f7ff f845 	bl	8004e10 <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	2b02      	cmp	r3, #2
 8005d8e:	d901      	bls.n	8005d94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d90:	2303      	movs	r3, #3
 8005d92:	e1a8      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d94:	4b2b      	ldr	r3, [pc, #172]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d0f0      	beq.n	8005d82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005da0:	4b28      	ldr	r3, [pc, #160]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	00db      	lsls	r3, r3, #3
 8005dae:	4925      	ldr	r1, [pc, #148]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	600b      	str	r3, [r1, #0]
 8005db4:	e015      	b.n	8005de2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005db6:	4b24      	ldr	r3, [pc, #144]	@ (8005e48 <HAL_RCC_OscConfig+0x244>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dbc:	f7ff f828 	bl	8004e10 <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dc4:	f7ff f824 	bl	8004e10 <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e187      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1f0      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0308 	and.w	r3, r3, #8
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d036      	beq.n	8005e5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d016      	beq.n	8005e24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005df6:	4b15      	ldr	r3, [pc, #84]	@ (8005e4c <HAL_RCC_OscConfig+0x248>)
 8005df8:	2201      	movs	r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dfc:	f7ff f808 	bl	8004e10 <HAL_GetTick>
 8005e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e04:	f7ff f804 	bl	8004e10 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e167      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e16:	4b0b      	ldr	r3, [pc, #44]	@ (8005e44 <HAL_RCC_OscConfig+0x240>)
 8005e18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d0f0      	beq.n	8005e04 <HAL_RCC_OscConfig+0x200>
 8005e22:	e01b      	b.n	8005e5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e24:	4b09      	ldr	r3, [pc, #36]	@ (8005e4c <HAL_RCC_OscConfig+0x248>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e2a:	f7fe fff1 	bl	8004e10 <HAL_GetTick>
 8005e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e30:	e00e      	b.n	8005e50 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e32:	f7fe ffed 	bl	8004e10 <HAL_GetTick>
 8005e36:	4602      	mov	r2, r0
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	2b02      	cmp	r3, #2
 8005e3e:	d907      	bls.n	8005e50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e40:	2303      	movs	r3, #3
 8005e42:	e150      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
 8005e44:	40023800 	.word	0x40023800
 8005e48:	42470000 	.word	0x42470000
 8005e4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e50:	4b88      	ldr	r3, [pc, #544]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e54:	f003 0302 	and.w	r3, r3, #2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1ea      	bne.n	8005e32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 8097 	beq.w	8005f98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e6e:	4b81      	ldr	r3, [pc, #516]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10f      	bne.n	8005e9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	60bb      	str	r3, [r7, #8]
 8005e7e:	4b7d      	ldr	r3, [pc, #500]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e82:	4a7c      	ldr	r2, [pc, #496]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e8a:	4b7a      	ldr	r3, [pc, #488]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e92:	60bb      	str	r3, [r7, #8]
 8005e94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e96:	2301      	movs	r3, #1
 8005e98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e9a:	4b77      	ldr	r3, [pc, #476]	@ (8006078 <HAL_RCC_OscConfig+0x474>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d118      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ea6:	4b74      	ldr	r3, [pc, #464]	@ (8006078 <HAL_RCC_OscConfig+0x474>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a73      	ldr	r2, [pc, #460]	@ (8006078 <HAL_RCC_OscConfig+0x474>)
 8005eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eb2:	f7fe ffad 	bl	8004e10 <HAL_GetTick>
 8005eb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb8:	e008      	b.n	8005ecc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eba:	f7fe ffa9 	bl	8004e10 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e10c      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8006078 <HAL_RCC_OscConfig+0x474>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d0f0      	beq.n	8005eba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d106      	bne.n	8005eee <HAL_RCC_OscConfig+0x2ea>
 8005ee0:	4b64      	ldr	r3, [pc, #400]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee4:	4a63      	ldr	r2, [pc, #396]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005ee6:	f043 0301 	orr.w	r3, r3, #1
 8005eea:	6713      	str	r3, [r2, #112]	@ 0x70
 8005eec:	e01c      	b.n	8005f28 <HAL_RCC_OscConfig+0x324>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b05      	cmp	r3, #5
 8005ef4:	d10c      	bne.n	8005f10 <HAL_RCC_OscConfig+0x30c>
 8005ef6:	4b5f      	ldr	r3, [pc, #380]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efa:	4a5e      	ldr	r2, [pc, #376]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005efc:	f043 0304 	orr.w	r3, r3, #4
 8005f00:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f02:	4b5c      	ldr	r3, [pc, #368]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f06:	4a5b      	ldr	r2, [pc, #364]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f08:	f043 0301 	orr.w	r3, r3, #1
 8005f0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f0e:	e00b      	b.n	8005f28 <HAL_RCC_OscConfig+0x324>
 8005f10:	4b58      	ldr	r3, [pc, #352]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f14:	4a57      	ldr	r2, [pc, #348]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f16:	f023 0301 	bic.w	r3, r3, #1
 8005f1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f1c:	4b55      	ldr	r3, [pc, #340]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f20:	4a54      	ldr	r2, [pc, #336]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f22:	f023 0304 	bic.w	r3, r3, #4
 8005f26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d015      	beq.n	8005f5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f30:	f7fe ff6e 	bl	8004e10 <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f36:	e00a      	b.n	8005f4e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f38:	f7fe ff6a 	bl	8004e10 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d901      	bls.n	8005f4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e0cb      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f4e:	4b49      	ldr	r3, [pc, #292]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0ee      	beq.n	8005f38 <HAL_RCC_OscConfig+0x334>
 8005f5a:	e014      	b.n	8005f86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f5c:	f7fe ff58 	bl	8004e10 <HAL_GetTick>
 8005f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f62:	e00a      	b.n	8005f7a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f64:	f7fe ff54 	bl	8004e10 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e0b5      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1ee      	bne.n	8005f64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f86:	7dfb      	ldrb	r3, [r7, #23]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d105      	bne.n	8005f98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f8c:	4b39      	ldr	r3, [pc, #228]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f90:	4a38      	ldr	r2, [pc, #224]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005f92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 80a1 	beq.w	80060e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fa2:	4b34      	ldr	r3, [pc, #208]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 030c 	and.w	r3, r3, #12
 8005faa:	2b08      	cmp	r3, #8
 8005fac:	d05c      	beq.n	8006068 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d141      	bne.n	800603a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fb6:	4b31      	ldr	r3, [pc, #196]	@ (800607c <HAL_RCC_OscConfig+0x478>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fbc:	f7fe ff28 	bl	8004e10 <HAL_GetTick>
 8005fc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fc2:	e008      	b.n	8005fd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fc4:	f7fe ff24 	bl	8004e10 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d901      	bls.n	8005fd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e087      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fd6:	4b27      	ldr	r3, [pc, #156]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1f0      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69da      	ldr	r2, [r3, #28]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff0:	019b      	lsls	r3, r3, #6
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff8:	085b      	lsrs	r3, r3, #1
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	041b      	lsls	r3, r3, #16
 8005ffe:	431a      	orrs	r2, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006004:	061b      	lsls	r3, r3, #24
 8006006:	491b      	ldr	r1, [pc, #108]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 8006008:	4313      	orrs	r3, r2
 800600a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800600c:	4b1b      	ldr	r3, [pc, #108]	@ (800607c <HAL_RCC_OscConfig+0x478>)
 800600e:	2201      	movs	r2, #1
 8006010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006012:	f7fe fefd 	bl	8004e10 <HAL_GetTick>
 8006016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006018:	e008      	b.n	800602c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800601a:	f7fe fef9 	bl	8004e10 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e05c      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800602c:	4b11      	ldr	r3, [pc, #68]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0f0      	beq.n	800601a <HAL_RCC_OscConfig+0x416>
 8006038:	e054      	b.n	80060e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800603a:	4b10      	ldr	r3, [pc, #64]	@ (800607c <HAL_RCC_OscConfig+0x478>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006040:	f7fe fee6 	bl	8004e10 <HAL_GetTick>
 8006044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006048:	f7fe fee2 	bl	8004e10 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e045      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800605a:	4b06      	ldr	r3, [pc, #24]	@ (8006074 <HAL_RCC_OscConfig+0x470>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1f0      	bne.n	8006048 <HAL_RCC_OscConfig+0x444>
 8006066:	e03d      	b.n	80060e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d107      	bne.n	8006080 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e038      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
 8006074:	40023800 	.word	0x40023800
 8006078:	40007000 	.word	0x40007000
 800607c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006080:	4b1b      	ldr	r3, [pc, #108]	@ (80060f0 <HAL_RCC_OscConfig+0x4ec>)
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	699b      	ldr	r3, [r3, #24]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d028      	beq.n	80060e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006098:	429a      	cmp	r2, r3
 800609a:	d121      	bne.n	80060e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d11a      	bne.n	80060e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060b0:	4013      	ands	r3, r2
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d111      	bne.n	80060e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c6:	085b      	lsrs	r3, r3, #1
 80060c8:	3b01      	subs	r3, #1
 80060ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d107      	bne.n	80060e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060dc:	429a      	cmp	r2, r3
 80060de:	d001      	beq.n	80060e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e000      	b.n	80060e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	40023800 	.word	0x40023800

080060f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e0cc      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006108:	4b68      	ldr	r3, [pc, #416]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0307 	and.w	r3, r3, #7
 8006110:	683a      	ldr	r2, [r7, #0]
 8006112:	429a      	cmp	r2, r3
 8006114:	d90c      	bls.n	8006130 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006116:	4b65      	ldr	r3, [pc, #404]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	b2d2      	uxtb	r2, r2
 800611c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800611e:	4b63      	ldr	r3, [pc, #396]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0307 	and.w	r3, r3, #7
 8006126:	683a      	ldr	r2, [r7, #0]
 8006128:	429a      	cmp	r2, r3
 800612a:	d001      	beq.n	8006130 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e0b8      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0302 	and.w	r3, r3, #2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d020      	beq.n	800617e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006148:	4b59      	ldr	r3, [pc, #356]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	4a58      	ldr	r2, [pc, #352]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 800614e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006152:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006160:	4b53      	ldr	r3, [pc, #332]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	4a52      	ldr	r2, [pc, #328]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006166:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800616a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800616c:	4b50      	ldr	r3, [pc, #320]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	494d      	ldr	r1, [pc, #308]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	4313      	orrs	r3, r2
 800617c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	d044      	beq.n	8006214 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d107      	bne.n	80061a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006192:	4b47      	ldr	r3, [pc, #284]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d119      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e07f      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d003      	beq.n	80061b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ae:	2b03      	cmp	r3, #3
 80061b0:	d107      	bne.n	80061c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061b2:	4b3f      	ldr	r3, [pc, #252]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d109      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e06f      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c2:	4b3b      	ldr	r3, [pc, #236]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0302 	and.w	r3, r3, #2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d101      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e067      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061d2:	4b37      	ldr	r3, [pc, #220]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f023 0203 	bic.w	r2, r3, #3
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	4934      	ldr	r1, [pc, #208]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061e4:	f7fe fe14 	bl	8004e10 <HAL_GetTick>
 80061e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061ea:	e00a      	b.n	8006202 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061ec:	f7fe fe10 	bl	8004e10 <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d901      	bls.n	8006202 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061fe:	2303      	movs	r3, #3
 8006200:	e04f      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006202:	4b2b      	ldr	r3, [pc, #172]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f003 020c 	and.w	r2, r3, #12
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	429a      	cmp	r2, r3
 8006212:	d1eb      	bne.n	80061ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006214:	4b25      	ldr	r3, [pc, #148]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0307 	and.w	r3, r3, #7
 800621c:	683a      	ldr	r2, [r7, #0]
 800621e:	429a      	cmp	r2, r3
 8006220:	d20c      	bcs.n	800623c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006222:	4b22      	ldr	r3, [pc, #136]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800622a:	4b20      	ldr	r3, [pc, #128]	@ (80062ac <HAL_RCC_ClockConfig+0x1b8>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0307 	and.w	r3, r3, #7
 8006232:	683a      	ldr	r2, [r7, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	d001      	beq.n	800623c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e032      	b.n	80062a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0304 	and.w	r3, r3, #4
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006248:	4b19      	ldr	r3, [pc, #100]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	4916      	ldr	r1, [pc, #88]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006256:	4313      	orrs	r3, r2
 8006258:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0308 	and.w	r3, r3, #8
 8006262:	2b00      	cmp	r3, #0
 8006264:	d009      	beq.n	800627a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006266:	4b12      	ldr	r3, [pc, #72]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	490e      	ldr	r1, [pc, #56]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006276:	4313      	orrs	r3, r2
 8006278:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800627a:	f000 f821 	bl	80062c0 <HAL_RCC_GetSysClockFreq>
 800627e:	4602      	mov	r2, r0
 8006280:	4b0b      	ldr	r3, [pc, #44]	@ (80062b0 <HAL_RCC_ClockConfig+0x1bc>)
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	091b      	lsrs	r3, r3, #4
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	490a      	ldr	r1, [pc, #40]	@ (80062b4 <HAL_RCC_ClockConfig+0x1c0>)
 800628c:	5ccb      	ldrb	r3, [r1, r3]
 800628e:	fa22 f303 	lsr.w	r3, r2, r3
 8006292:	4a09      	ldr	r2, [pc, #36]	@ (80062b8 <HAL_RCC_ClockConfig+0x1c4>)
 8006294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006296:	4b09      	ldr	r3, [pc, #36]	@ (80062bc <HAL_RCC_ClockConfig+0x1c8>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe fd74 	bl	8004d88 <HAL_InitTick>

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40023c00 	.word	0x40023c00
 80062b0:	40023800 	.word	0x40023800
 80062b4:	0800d8d4 	.word	0x0800d8d4
 80062b8:	20000020 	.word	0x20000020
 80062bc:	20000024 	.word	0x20000024

080062c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062c4:	b094      	sub	sp, #80	@ 0x50
 80062c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80062c8:	2300      	movs	r3, #0
 80062ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80062d0:	2300      	movs	r3, #0
 80062d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062d8:	4b79      	ldr	r3, [pc, #484]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 030c 	and.w	r3, r3, #12
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d00d      	beq.n	8006300 <HAL_RCC_GetSysClockFreq+0x40>
 80062e4:	2b08      	cmp	r3, #8
 80062e6:	f200 80e1 	bhi.w	80064ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <HAL_RCC_GetSysClockFreq+0x34>
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	d003      	beq.n	80062fa <HAL_RCC_GetSysClockFreq+0x3a>
 80062f2:	e0db      	b.n	80064ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062f4:	4b73      	ldr	r3, [pc, #460]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80062f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062f8:	e0db      	b.n	80064b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062fa:	4b73      	ldr	r3, [pc, #460]	@ (80064c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80062fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80062fe:	e0d8      	b.n	80064b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006300:	4b6f      	ldr	r3, [pc, #444]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006308:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800630a:	4b6d      	ldr	r3, [pc, #436]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d063      	beq.n	80063de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006316:	4b6a      	ldr	r3, [pc, #424]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	099b      	lsrs	r3, r3, #6
 800631c:	2200      	movs	r2, #0
 800631e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006320:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006328:	633b      	str	r3, [r7, #48]	@ 0x30
 800632a:	2300      	movs	r3, #0
 800632c:	637b      	str	r3, [r7, #52]	@ 0x34
 800632e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006332:	4622      	mov	r2, r4
 8006334:	462b      	mov	r3, r5
 8006336:	f04f 0000 	mov.w	r0, #0
 800633a:	f04f 0100 	mov.w	r1, #0
 800633e:	0159      	lsls	r1, r3, #5
 8006340:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006344:	0150      	lsls	r0, r2, #5
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	4621      	mov	r1, r4
 800634c:	1a51      	subs	r1, r2, r1
 800634e:	6139      	str	r1, [r7, #16]
 8006350:	4629      	mov	r1, r5
 8006352:	eb63 0301 	sbc.w	r3, r3, r1
 8006356:	617b      	str	r3, [r7, #20]
 8006358:	f04f 0200 	mov.w	r2, #0
 800635c:	f04f 0300 	mov.w	r3, #0
 8006360:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006364:	4659      	mov	r1, fp
 8006366:	018b      	lsls	r3, r1, #6
 8006368:	4651      	mov	r1, sl
 800636a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800636e:	4651      	mov	r1, sl
 8006370:	018a      	lsls	r2, r1, #6
 8006372:	4651      	mov	r1, sl
 8006374:	ebb2 0801 	subs.w	r8, r2, r1
 8006378:	4659      	mov	r1, fp
 800637a:	eb63 0901 	sbc.w	r9, r3, r1
 800637e:	f04f 0200 	mov.w	r2, #0
 8006382:	f04f 0300 	mov.w	r3, #0
 8006386:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800638a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800638e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006392:	4690      	mov	r8, r2
 8006394:	4699      	mov	r9, r3
 8006396:	4623      	mov	r3, r4
 8006398:	eb18 0303 	adds.w	r3, r8, r3
 800639c:	60bb      	str	r3, [r7, #8]
 800639e:	462b      	mov	r3, r5
 80063a0:	eb49 0303 	adc.w	r3, r9, r3
 80063a4:	60fb      	str	r3, [r7, #12]
 80063a6:	f04f 0200 	mov.w	r2, #0
 80063aa:	f04f 0300 	mov.w	r3, #0
 80063ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063b2:	4629      	mov	r1, r5
 80063b4:	024b      	lsls	r3, r1, #9
 80063b6:	4621      	mov	r1, r4
 80063b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063bc:	4621      	mov	r1, r4
 80063be:	024a      	lsls	r2, r1, #9
 80063c0:	4610      	mov	r0, r2
 80063c2:	4619      	mov	r1, r3
 80063c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063c6:	2200      	movs	r2, #0
 80063c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063d0:	f7fa fc6a 	bl	8000ca8 <__aeabi_uldivmod>
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4613      	mov	r3, r2
 80063da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063dc:	e058      	b.n	8006490 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063de:	4b38      	ldr	r3, [pc, #224]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	099b      	lsrs	r3, r3, #6
 80063e4:	2200      	movs	r2, #0
 80063e6:	4618      	mov	r0, r3
 80063e8:	4611      	mov	r1, r2
 80063ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80063ee:	623b      	str	r3, [r7, #32]
 80063f0:	2300      	movs	r3, #0
 80063f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80063f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80063f8:	4642      	mov	r2, r8
 80063fa:	464b      	mov	r3, r9
 80063fc:	f04f 0000 	mov.w	r0, #0
 8006400:	f04f 0100 	mov.w	r1, #0
 8006404:	0159      	lsls	r1, r3, #5
 8006406:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800640a:	0150      	lsls	r0, r2, #5
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4641      	mov	r1, r8
 8006412:	ebb2 0a01 	subs.w	sl, r2, r1
 8006416:	4649      	mov	r1, r9
 8006418:	eb63 0b01 	sbc.w	fp, r3, r1
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006428:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800642c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006430:	ebb2 040a 	subs.w	r4, r2, sl
 8006434:	eb63 050b 	sbc.w	r5, r3, fp
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	00eb      	lsls	r3, r5, #3
 8006442:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006446:	00e2      	lsls	r2, r4, #3
 8006448:	4614      	mov	r4, r2
 800644a:	461d      	mov	r5, r3
 800644c:	4643      	mov	r3, r8
 800644e:	18e3      	adds	r3, r4, r3
 8006450:	603b      	str	r3, [r7, #0]
 8006452:	464b      	mov	r3, r9
 8006454:	eb45 0303 	adc.w	r3, r5, r3
 8006458:	607b      	str	r3, [r7, #4]
 800645a:	f04f 0200 	mov.w	r2, #0
 800645e:	f04f 0300 	mov.w	r3, #0
 8006462:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006466:	4629      	mov	r1, r5
 8006468:	028b      	lsls	r3, r1, #10
 800646a:	4621      	mov	r1, r4
 800646c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006470:	4621      	mov	r1, r4
 8006472:	028a      	lsls	r2, r1, #10
 8006474:	4610      	mov	r0, r2
 8006476:	4619      	mov	r1, r3
 8006478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800647a:	2200      	movs	r2, #0
 800647c:	61bb      	str	r3, [r7, #24]
 800647e:	61fa      	str	r2, [r7, #28]
 8006480:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006484:	f7fa fc10 	bl	8000ca8 <__aeabi_uldivmod>
 8006488:	4602      	mov	r2, r0
 800648a:	460b      	mov	r3, r1
 800648c:	4613      	mov	r3, r2
 800648e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006490:	4b0b      	ldr	r3, [pc, #44]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	0c1b      	lsrs	r3, r3, #16
 8006496:	f003 0303 	and.w	r3, r3, #3
 800649a:	3301      	adds	r3, #1
 800649c:	005b      	lsls	r3, r3, #1
 800649e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80064a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80064a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064aa:	e002      	b.n	80064b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064ac:	4b05      	ldr	r3, [pc, #20]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80064ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3750      	adds	r7, #80	@ 0x50
 80064b8:	46bd      	mov	sp, r7
 80064ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064be:	bf00      	nop
 80064c0:	40023800 	.word	0x40023800
 80064c4:	00f42400 	.word	0x00f42400
 80064c8:	007a1200 	.word	0x007a1200

080064cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064cc:	b480      	push	{r7}
 80064ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064d0:	4b03      	ldr	r3, [pc, #12]	@ (80064e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80064d2:	681b      	ldr	r3, [r3, #0]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	20000020 	.word	0x20000020

080064e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064e8:	f7ff fff0 	bl	80064cc <HAL_RCC_GetHCLKFreq>
 80064ec:	4602      	mov	r2, r0
 80064ee:	4b05      	ldr	r3, [pc, #20]	@ (8006504 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	0a9b      	lsrs	r3, r3, #10
 80064f4:	f003 0307 	and.w	r3, r3, #7
 80064f8:	4903      	ldr	r1, [pc, #12]	@ (8006508 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064fa:	5ccb      	ldrb	r3, [r1, r3]
 80064fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006500:	4618      	mov	r0, r3
 8006502:	bd80      	pop	{r7, pc}
 8006504:	40023800 	.word	0x40023800
 8006508:	0800d8e4 	.word	0x0800d8e4

0800650c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006510:	f7ff ffdc 	bl	80064cc <HAL_RCC_GetHCLKFreq>
 8006514:	4602      	mov	r2, r0
 8006516:	4b05      	ldr	r3, [pc, #20]	@ (800652c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	0b5b      	lsrs	r3, r3, #13
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	4903      	ldr	r1, [pc, #12]	@ (8006530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006522:	5ccb      	ldrb	r3, [r1, r3]
 8006524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006528:	4618      	mov	r0, r3
 800652a:	bd80      	pop	{r7, pc}
 800652c:	40023800 	.word	0x40023800
 8006530:	0800d8e4 	.word	0x0800d8e4

08006534 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e041      	b.n	80065ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800654c:	b2db      	uxtb	r3, r3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7fd fe5a 	bl	8004214 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	3304      	adds	r3, #4
 8006570:	4619      	mov	r1, r3
 8006572:	4610      	mov	r0, r2
 8006574:	f000 face 	bl	8006b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3708      	adds	r7, #8
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b082      	sub	sp, #8
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e041      	b.n	8006668 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d106      	bne.n	80065fe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f7fd ff6f 	bl	80044dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2202      	movs	r2, #2
 8006602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	3304      	adds	r3, #4
 800660e:	4619      	mov	r1, r3
 8006610:	4610      	mov	r0, r2
 8006612:	f000 fa7f 	bl	8006b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3708      	adds	r7, #8
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d109      	bne.n	8006694 <HAL_TIM_PWM_Start+0x24>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b01      	cmp	r3, #1
 800668a:	bf14      	ite	ne
 800668c:	2301      	movne	r3, #1
 800668e:	2300      	moveq	r3, #0
 8006690:	b2db      	uxtb	r3, r3
 8006692:	e022      	b.n	80066da <HAL_TIM_PWM_Start+0x6a>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b04      	cmp	r3, #4
 8006698:	d109      	bne.n	80066ae <HAL_TIM_PWM_Start+0x3e>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	bf14      	ite	ne
 80066a6:	2301      	movne	r3, #1
 80066a8:	2300      	moveq	r3, #0
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	e015      	b.n	80066da <HAL_TIM_PWM_Start+0x6a>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	2b08      	cmp	r3, #8
 80066b2:	d109      	bne.n	80066c8 <HAL_TIM_PWM_Start+0x58>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b01      	cmp	r3, #1
 80066be:	bf14      	ite	ne
 80066c0:	2301      	movne	r3, #1
 80066c2:	2300      	moveq	r3, #0
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	e008      	b.n	80066da <HAL_TIM_PWM_Start+0x6a>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	bf14      	ite	ne
 80066d4:	2301      	movne	r3, #1
 80066d6:	2300      	moveq	r3, #0
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e07c      	b.n	80067dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d104      	bne.n	80066f2 <HAL_TIM_PWM_Start+0x82>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2202      	movs	r2, #2
 80066ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066f0:	e013      	b.n	800671a <HAL_TIM_PWM_Start+0xaa>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b04      	cmp	r3, #4
 80066f6:	d104      	bne.n	8006702 <HAL_TIM_PWM_Start+0x92>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006700:	e00b      	b.n	800671a <HAL_TIM_PWM_Start+0xaa>
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b08      	cmp	r3, #8
 8006706:	d104      	bne.n	8006712 <HAL_TIM_PWM_Start+0xa2>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006710:	e003      	b.n	800671a <HAL_TIM_PWM_Start+0xaa>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2202      	movs	r2, #2
 8006716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2201      	movs	r2, #1
 8006720:	6839      	ldr	r1, [r7, #0]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 fce6 	bl	80070f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a2d      	ldr	r2, [pc, #180]	@ (80067e4 <HAL_TIM_PWM_Start+0x174>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d004      	beq.n	800673c <HAL_TIM_PWM_Start+0xcc>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a2c      	ldr	r2, [pc, #176]	@ (80067e8 <HAL_TIM_PWM_Start+0x178>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d101      	bne.n	8006740 <HAL_TIM_PWM_Start+0xd0>
 800673c:	2301      	movs	r3, #1
 800673e:	e000      	b.n	8006742 <HAL_TIM_PWM_Start+0xd2>
 8006740:	2300      	movs	r3, #0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d007      	beq.n	8006756 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006754:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a22      	ldr	r2, [pc, #136]	@ (80067e4 <HAL_TIM_PWM_Start+0x174>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d022      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006768:	d01d      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a1f      	ldr	r2, [pc, #124]	@ (80067ec <HAL_TIM_PWM_Start+0x17c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d018      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1d      	ldr	r2, [pc, #116]	@ (80067f0 <HAL_TIM_PWM_Start+0x180>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d013      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1c      	ldr	r2, [pc, #112]	@ (80067f4 <HAL_TIM_PWM_Start+0x184>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d00e      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a16      	ldr	r2, [pc, #88]	@ (80067e8 <HAL_TIM_PWM_Start+0x178>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d009      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a18      	ldr	r2, [pc, #96]	@ (80067f8 <HAL_TIM_PWM_Start+0x188>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d004      	beq.n	80067a6 <HAL_TIM_PWM_Start+0x136>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a16      	ldr	r2, [pc, #88]	@ (80067fc <HAL_TIM_PWM_Start+0x18c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d111      	bne.n	80067ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 0307 	and.w	r3, r3, #7
 80067b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2b06      	cmp	r3, #6
 80067b6:	d010      	beq.n	80067da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f042 0201 	orr.w	r2, r2, #1
 80067c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c8:	e007      	b.n	80067da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f042 0201 	orr.w	r2, r2, #1
 80067d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	40010000 	.word	0x40010000
 80067e8:	40010400 	.word	0x40010400
 80067ec:	40000400 	.word	0x40000400
 80067f0:	40000800 	.word	0x40000800
 80067f4:	40000c00 	.word	0x40000c00
 80067f8:	40014000 	.word	0x40014000
 80067fc:	40001800 	.word	0x40001800

08006800 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b086      	sub	sp, #24
 8006804:	af00      	add	r7, sp, #0
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800680c:	2300      	movs	r3, #0
 800680e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006816:	2b01      	cmp	r3, #1
 8006818:	d101      	bne.n	800681e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800681a:	2302      	movs	r3, #2
 800681c:	e0ae      	b.n	800697c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2b0c      	cmp	r3, #12
 800682a:	f200 809f 	bhi.w	800696c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800682e:	a201      	add	r2, pc, #4	@ (adr r2, 8006834 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006834:	08006869 	.word	0x08006869
 8006838:	0800696d 	.word	0x0800696d
 800683c:	0800696d 	.word	0x0800696d
 8006840:	0800696d 	.word	0x0800696d
 8006844:	080068a9 	.word	0x080068a9
 8006848:	0800696d 	.word	0x0800696d
 800684c:	0800696d 	.word	0x0800696d
 8006850:	0800696d 	.word	0x0800696d
 8006854:	080068eb 	.word	0x080068eb
 8006858:	0800696d 	.word	0x0800696d
 800685c:	0800696d 	.word	0x0800696d
 8006860:	0800696d 	.word	0x0800696d
 8006864:	0800692b 	.word	0x0800692b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68b9      	ldr	r1, [r7, #8]
 800686e:	4618      	mov	r0, r3
 8006870:	f000 f9f6 	bl	8006c60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	699a      	ldr	r2, [r3, #24]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0208 	orr.w	r2, r2, #8
 8006882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699a      	ldr	r2, [r3, #24]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f022 0204 	bic.w	r2, r2, #4
 8006892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6999      	ldr	r1, [r3, #24]
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	691a      	ldr	r2, [r3, #16]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	619a      	str	r2, [r3, #24]
      break;
 80068a6:	e064      	b.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 fa46 	bl	8006d40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	699a      	ldr	r2, [r3, #24]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80068c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699a      	ldr	r2, [r3, #24]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6999      	ldr	r1, [r3, #24]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	021a      	lsls	r2, r3, #8
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	430a      	orrs	r2, r1
 80068e6:	619a      	str	r2, [r3, #24]
      break;
 80068e8:	e043      	b.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	68b9      	ldr	r1, [r7, #8]
 80068f0:	4618      	mov	r0, r3
 80068f2:	f000 fa9b 	bl	8006e2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69da      	ldr	r2, [r3, #28]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0208 	orr.w	r2, r2, #8
 8006904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	69da      	ldr	r2, [r3, #28]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0204 	bic.w	r2, r2, #4
 8006914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	69d9      	ldr	r1, [r3, #28]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	61da      	str	r2, [r3, #28]
      break;
 8006928:	e023      	b.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68b9      	ldr	r1, [r7, #8]
 8006930:	4618      	mov	r0, r3
 8006932:	f000 faef 	bl	8006f14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	69da      	ldr	r2, [r3, #28]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006944:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	69da      	ldr	r2, [r3, #28]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006954:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	69d9      	ldr	r1, [r3, #28]
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	021a      	lsls	r2, r3, #8
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	61da      	str	r2, [r3, #28]
      break;
 800696a:	e002      	b.n	8006972 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	75fb      	strb	r3, [r7, #23]
      break;
 8006970:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800697a:	7dfb      	ldrb	r3, [r7, #23]
}
 800697c:	4618      	mov	r0, r3
 800697e:	3718      	adds	r7, #24
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800698e:	2300      	movs	r3, #0
 8006990:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_TIM_ConfigClockSource+0x1c>
 800699c:	2302      	movs	r3, #2
 800699e:	e0b4      	b.n	8006b0a <HAL_TIM_ConfigClockSource+0x186>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069d8:	d03e      	beq.n	8006a58 <HAL_TIM_ConfigClockSource+0xd4>
 80069da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069de:	f200 8087 	bhi.w	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 80069e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069e6:	f000 8086 	beq.w	8006af6 <HAL_TIM_ConfigClockSource+0x172>
 80069ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069ee:	d87f      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 80069f0:	2b70      	cmp	r3, #112	@ 0x70
 80069f2:	d01a      	beq.n	8006a2a <HAL_TIM_ConfigClockSource+0xa6>
 80069f4:	2b70      	cmp	r3, #112	@ 0x70
 80069f6:	d87b      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 80069f8:	2b60      	cmp	r3, #96	@ 0x60
 80069fa:	d050      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0x11a>
 80069fc:	2b60      	cmp	r3, #96	@ 0x60
 80069fe:	d877      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 8006a00:	2b50      	cmp	r3, #80	@ 0x50
 8006a02:	d03c      	beq.n	8006a7e <HAL_TIM_ConfigClockSource+0xfa>
 8006a04:	2b50      	cmp	r3, #80	@ 0x50
 8006a06:	d873      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 8006a08:	2b40      	cmp	r3, #64	@ 0x40
 8006a0a:	d058      	beq.n	8006abe <HAL_TIM_ConfigClockSource+0x13a>
 8006a0c:	2b40      	cmp	r3, #64	@ 0x40
 8006a0e:	d86f      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 8006a10:	2b30      	cmp	r3, #48	@ 0x30
 8006a12:	d064      	beq.n	8006ade <HAL_TIM_ConfigClockSource+0x15a>
 8006a14:	2b30      	cmp	r3, #48	@ 0x30
 8006a16:	d86b      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 8006a18:	2b20      	cmp	r3, #32
 8006a1a:	d060      	beq.n	8006ade <HAL_TIM_ConfigClockSource+0x15a>
 8006a1c:	2b20      	cmp	r3, #32
 8006a1e:	d867      	bhi.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d05c      	beq.n	8006ade <HAL_TIM_ConfigClockSource+0x15a>
 8006a24:	2b10      	cmp	r3, #16
 8006a26:	d05a      	beq.n	8006ade <HAL_TIM_ConfigClockSource+0x15a>
 8006a28:	e062      	b.n	8006af0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a3a:	f000 fb3b 	bl	80070b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a4c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	609a      	str	r2, [r3, #8]
      break;
 8006a56:	e04f      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a68:	f000 fb24 	bl	80070b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	689a      	ldr	r2, [r3, #8]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a7a:	609a      	str	r2, [r3, #8]
      break;
 8006a7c:	e03c      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	f000 fa98 	bl	8006fc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2150      	movs	r1, #80	@ 0x50
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 faf1 	bl	800707e <TIM_ITRx_SetConfig>
      break;
 8006a9c:	e02c      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006aaa:	461a      	mov	r2, r3
 8006aac:	f000 fab7 	bl	800701e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2160      	movs	r1, #96	@ 0x60
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f000 fae1 	bl	800707e <TIM_ITRx_SetConfig>
      break;
 8006abc:	e01c      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aca:	461a      	mov	r2, r3
 8006acc:	f000 fa78 	bl	8006fc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2140      	movs	r1, #64	@ 0x40
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 fad1 	bl	800707e <TIM_ITRx_SetConfig>
      break;
 8006adc:	e00c      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	4610      	mov	r0, r2
 8006aea:	f000 fac8 	bl	800707e <TIM_ITRx_SetConfig>
      break;
 8006aee:	e003      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	73fb      	strb	r3, [r7, #15]
      break;
 8006af4:	e000      	b.n	8006af8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006af6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a43      	ldr	r2, [pc, #268]	@ (8006c34 <TIM_Base_SetConfig+0x120>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d013      	beq.n	8006b54 <TIM_Base_SetConfig+0x40>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b32:	d00f      	beq.n	8006b54 <TIM_Base_SetConfig+0x40>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a40      	ldr	r2, [pc, #256]	@ (8006c38 <TIM_Base_SetConfig+0x124>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d00b      	beq.n	8006b54 <TIM_Base_SetConfig+0x40>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a3f      	ldr	r2, [pc, #252]	@ (8006c3c <TIM_Base_SetConfig+0x128>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d007      	beq.n	8006b54 <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a3e      	ldr	r2, [pc, #248]	@ (8006c40 <TIM_Base_SetConfig+0x12c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d003      	beq.n	8006b54 <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a3d      	ldr	r2, [pc, #244]	@ (8006c44 <TIM_Base_SetConfig+0x130>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d108      	bne.n	8006b66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	68fa      	ldr	r2, [r7, #12]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a32      	ldr	r2, [pc, #200]	@ (8006c34 <TIM_Base_SetConfig+0x120>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d02b      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b74:	d027      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a2f      	ldr	r2, [pc, #188]	@ (8006c38 <TIM_Base_SetConfig+0x124>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d023      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a2e      	ldr	r2, [pc, #184]	@ (8006c3c <TIM_Base_SetConfig+0x128>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d01f      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a2d      	ldr	r2, [pc, #180]	@ (8006c40 <TIM_Base_SetConfig+0x12c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d01b      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a2c      	ldr	r2, [pc, #176]	@ (8006c44 <TIM_Base_SetConfig+0x130>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d017      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a2b      	ldr	r2, [pc, #172]	@ (8006c48 <TIM_Base_SetConfig+0x134>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d013      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a2a      	ldr	r2, [pc, #168]	@ (8006c4c <TIM_Base_SetConfig+0x138>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d00f      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a29      	ldr	r2, [pc, #164]	@ (8006c50 <TIM_Base_SetConfig+0x13c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d00b      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a28      	ldr	r2, [pc, #160]	@ (8006c54 <TIM_Base_SetConfig+0x140>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d007      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a27      	ldr	r2, [pc, #156]	@ (8006c58 <TIM_Base_SetConfig+0x144>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d003      	beq.n	8006bc6 <TIM_Base_SetConfig+0xb2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a26      	ldr	r2, [pc, #152]	@ (8006c5c <TIM_Base_SetConfig+0x148>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d108      	bne.n	8006bd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8006c34 <TIM_Base_SetConfig+0x120>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d003      	beq.n	8006c06 <TIM_Base_SetConfig+0xf2>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a10      	ldr	r2, [pc, #64]	@ (8006c44 <TIM_Base_SetConfig+0x130>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d103      	bne.n	8006c0e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	691a      	ldr	r2, [r3, #16]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f043 0204 	orr.w	r2, r3, #4
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	601a      	str	r2, [r3, #0]
}
 8006c26:	bf00      	nop
 8006c28:	3714      	adds	r7, #20
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40010000 	.word	0x40010000
 8006c38:	40000400 	.word	0x40000400
 8006c3c:	40000800 	.word	0x40000800
 8006c40:	40000c00 	.word	0x40000c00
 8006c44:	40010400 	.word	0x40010400
 8006c48:	40014000 	.word	0x40014000
 8006c4c:	40014400 	.word	0x40014400
 8006c50:	40014800 	.word	0x40014800
 8006c54:	40001800 	.word	0x40001800
 8006c58:	40001c00 	.word	0x40001c00
 8006c5c:	40002000 	.word	0x40002000

08006c60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6a1b      	ldr	r3, [r3, #32]
 8006c74:	f023 0201 	bic.w	r2, r3, #1
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	699b      	ldr	r3, [r3, #24]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f023 0303 	bic.w	r3, r3, #3
 8006c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f023 0302 	bic.w	r3, r3, #2
 8006ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a20      	ldr	r2, [pc, #128]	@ (8006d38 <TIM_OC1_SetConfig+0xd8>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d003      	beq.n	8006cc4 <TIM_OC1_SetConfig+0x64>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a1f      	ldr	r2, [pc, #124]	@ (8006d3c <TIM_OC1_SetConfig+0xdc>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d10c      	bne.n	8006cde <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	f023 0308 	bic.w	r3, r3, #8
 8006cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	f023 0304 	bic.w	r3, r3, #4
 8006cdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a15      	ldr	r2, [pc, #84]	@ (8006d38 <TIM_OC1_SetConfig+0xd8>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d003      	beq.n	8006cee <TIM_OC1_SetConfig+0x8e>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a14      	ldr	r2, [pc, #80]	@ (8006d3c <TIM_OC1_SetConfig+0xdc>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d111      	bne.n	8006d12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	621a      	str	r2, [r3, #32]
}
 8006d2c:	bf00      	nop
 8006d2e:	371c      	adds	r7, #28
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr
 8006d38:	40010000 	.word	0x40010000
 8006d3c:	40010400 	.word	0x40010400

08006d40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b087      	sub	sp, #28
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	f023 0210 	bic.w	r2, r3, #16
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	021b      	lsls	r3, r3, #8
 8006d7e:	68fa      	ldr	r2, [r7, #12]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f023 0320 	bic.w	r3, r3, #32
 8006d8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	011b      	lsls	r3, r3, #4
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a22      	ldr	r2, [pc, #136]	@ (8006e24 <TIM_OC2_SetConfig+0xe4>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_OC2_SetConfig+0x68>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a21      	ldr	r2, [pc, #132]	@ (8006e28 <TIM_OC2_SetConfig+0xe8>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d10d      	bne.n	8006dc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	68db      	ldr	r3, [r3, #12]
 8006db4:	011b      	lsls	r3, r3, #4
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a17      	ldr	r2, [pc, #92]	@ (8006e24 <TIM_OC2_SetConfig+0xe4>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d003      	beq.n	8006dd4 <TIM_OC2_SetConfig+0x94>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a16      	ldr	r2, [pc, #88]	@ (8006e28 <TIM_OC2_SetConfig+0xe8>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d113      	bne.n	8006dfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006de2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	693a      	ldr	r2, [r7, #16]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	621a      	str	r2, [r3, #32]
}
 8006e16:	bf00      	nop
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	40010000 	.word	0x40010000
 8006e28:	40010400 	.word	0x40010400

08006e2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b087      	sub	sp, #28
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a1b      	ldr	r3, [r3, #32]
 8006e40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	69db      	ldr	r3, [r3, #28]
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f023 0303 	bic.w	r3, r3, #3
 8006e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	021b      	lsls	r3, r3, #8
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a21      	ldr	r2, [pc, #132]	@ (8006f0c <TIM_OC3_SetConfig+0xe0>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d003      	beq.n	8006e92 <TIM_OC3_SetConfig+0x66>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a20      	ldr	r2, [pc, #128]	@ (8006f10 <TIM_OC3_SetConfig+0xe4>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d10d      	bne.n	8006eae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	021b      	lsls	r3, r3, #8
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006eac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a16      	ldr	r2, [pc, #88]	@ (8006f0c <TIM_OC3_SetConfig+0xe0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d003      	beq.n	8006ebe <TIM_OC3_SetConfig+0x92>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <TIM_OC3_SetConfig+0xe4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d113      	bne.n	8006ee6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ec4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	011b      	lsls	r3, r3, #4
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	011b      	lsls	r3, r3, #4
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	4313      	orrs	r3, r2
 8006ee4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	68fa      	ldr	r2, [r7, #12]
 8006ef0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	685a      	ldr	r2, [r3, #4]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	621a      	str	r2, [r3, #32]
}
 8006f00:	bf00      	nop
 8006f02:	371c      	adds	r7, #28
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	40010000 	.word	0x40010000
 8006f10:	40010400 	.word	0x40010400

08006f14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a1b      	ldr	r3, [r3, #32]
 8006f28:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	021b      	lsls	r3, r3, #8
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	031b      	lsls	r3, r3, #12
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a12      	ldr	r2, [pc, #72]	@ (8006fb8 <TIM_OC4_SetConfig+0xa4>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d003      	beq.n	8006f7c <TIM_OC4_SetConfig+0x68>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a11      	ldr	r2, [pc, #68]	@ (8006fbc <TIM_OC4_SetConfig+0xa8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d109      	bne.n	8006f90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	695b      	ldr	r3, [r3, #20]
 8006f88:	019b      	lsls	r3, r3, #6
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	693a      	ldr	r2, [r7, #16]
 8006fa8:	621a      	str	r2, [r3, #32]
}
 8006faa:	bf00      	nop
 8006fac:	371c      	adds	r7, #28
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	40010000 	.word	0x40010000
 8006fbc:	40010400 	.word	0x40010400

08006fc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	6a1b      	ldr	r3, [r3, #32]
 8006fd6:	f023 0201 	bic.w	r2, r3, #1
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	699b      	ldr	r3, [r3, #24]
 8006fe2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	011b      	lsls	r3, r3, #4
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f023 030a 	bic.w	r3, r3, #10
 8006ffc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4313      	orrs	r3, r2
 8007004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	621a      	str	r2, [r3, #32]
}
 8007012:	bf00      	nop
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr

0800701e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800701e:	b480      	push	{r7}
 8007020:	b087      	sub	sp, #28
 8007022:	af00      	add	r7, sp, #0
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	f023 0210 	bic.w	r2, r3, #16
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007048:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	031b      	lsls	r3, r3, #12
 800704e:	693a      	ldr	r2, [r7, #16]
 8007050:	4313      	orrs	r3, r2
 8007052:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800705a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	011b      	lsls	r3, r3, #4
 8007060:	697a      	ldr	r2, [r7, #20]
 8007062:	4313      	orrs	r3, r2
 8007064:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	621a      	str	r2, [r3, #32]
}
 8007072:	bf00      	nop
 8007074:	371c      	adds	r7, #28
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr

0800707e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800707e:	b480      	push	{r7}
 8007080:	b085      	sub	sp, #20
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
 8007086:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007094:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4313      	orrs	r3, r2
 800709c:	f043 0307 	orr.w	r3, r3, #7
 80070a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68fa      	ldr	r2, [r7, #12]
 80070a6:	609a      	str	r2, [r3, #8]
}
 80070a8:	bf00      	nop
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b087      	sub	sp, #28
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
 80070c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	021a      	lsls	r2, r3, #8
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	431a      	orrs	r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4313      	orrs	r3, r2
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	4313      	orrs	r3, r2
 80070e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	697a      	ldr	r2, [r7, #20]
 80070e6:	609a      	str	r2, [r3, #8]
}
 80070e8:	bf00      	nop
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b087      	sub	sp, #28
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	f003 031f 	and.w	r3, r3, #31
 8007106:	2201      	movs	r2, #1
 8007108:	fa02 f303 	lsl.w	r3, r2, r3
 800710c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a1a      	ldr	r2, [r3, #32]
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	43db      	mvns	r3, r3
 8007116:	401a      	ands	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6a1a      	ldr	r2, [r3, #32]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f003 031f 	and.w	r3, r3, #31
 8007126:	6879      	ldr	r1, [r7, #4]
 8007128:	fa01 f303 	lsl.w	r3, r1, r3
 800712c:	431a      	orrs	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	621a      	str	r2, [r3, #32]
}
 8007132:	bf00      	nop
 8007134:	371c      	adds	r7, #28
 8007136:	46bd      	mov	sp, r7
 8007138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713c:	4770      	bx	lr
	...

08007140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007140:	b480      	push	{r7}
 8007142:	b085      	sub	sp, #20
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007150:	2b01      	cmp	r3, #1
 8007152:	d101      	bne.n	8007158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007154:	2302      	movs	r3, #2
 8007156:	e05a      	b.n	800720e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	4313      	orrs	r3, r2
 8007188:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a21      	ldr	r2, [pc, #132]	@ (800721c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d022      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071a4:	d01d      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d018      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1b      	ldr	r2, [pc, #108]	@ (8007224 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d013      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a1a      	ldr	r2, [pc, #104]	@ (8007228 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d00e      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a18      	ldr	r2, [pc, #96]	@ (800722c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d009      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a17      	ldr	r2, [pc, #92]	@ (8007230 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d004      	beq.n	80071e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a15      	ldr	r2, [pc, #84]	@ (8007234 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d10c      	bne.n	80071fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	40010000 	.word	0x40010000
 8007220:	40000400 	.word	0x40000400
 8007224:	40000800 	.word	0x40000800
 8007228:	40000c00 	.word	0x40000c00
 800722c:	40010400 	.word	0x40010400
 8007230:	40014000 	.word	0x40014000
 8007234:	40001800 	.word	0x40001800

08007238 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800724c:	2b01      	cmp	r3, #1
 800724e:	d101      	bne.n	8007254 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007250:	2302      	movs	r3, #2
 8007252:	e03d      	b.n	80072d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
 8007266:	4313      	orrs	r3, r2
 8007268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	4313      	orrs	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	4313      	orrs	r3, r2
 8007284:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	4313      	orrs	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	4313      	orrs	r3, r2
 80072ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072ce:	2300      	movs	r3, #0
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3714      	adds	r7, #20
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d101      	bne.n	80072ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e042      	b.n	8007374 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d106      	bne.n	8007308 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f7fd fb9a 	bl	8004a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2224      	movs	r2, #36	@ 0x24
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68da      	ldr	r2, [r3, #12]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800731e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 ff6f 	bl	8008204 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	691a      	ldr	r2, [r3, #16]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007334:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	695a      	ldr	r2, [r3, #20]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007344:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	68da      	ldr	r2, [r3, #12]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007354:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2200      	movs	r2, #0
 800735a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2220      	movs	r2, #32
 8007360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2220      	movs	r2, #32
 8007368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3708      	adds	r7, #8
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b08a      	sub	sp, #40	@ 0x28
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	4613      	mov	r3, r2
 800738a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800738c:	2300      	movs	r3, #0
 800738e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007396:	b2db      	uxtb	r3, r3
 8007398:	2b20      	cmp	r3, #32
 800739a:	d175      	bne.n	8007488 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d002      	beq.n	80073a8 <HAL_UART_Transmit+0x2c>
 80073a2:	88fb      	ldrh	r3, [r7, #6]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e06e      	b.n	800748a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2221      	movs	r2, #33	@ 0x21
 80073b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073ba:	f7fd fd29 	bl	8004e10 <HAL_GetTick>
 80073be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	88fa      	ldrh	r2, [r7, #6]
 80073c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	88fa      	ldrh	r2, [r7, #6]
 80073ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073d4:	d108      	bne.n	80073e8 <HAL_UART_Transmit+0x6c>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	691b      	ldr	r3, [r3, #16]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d104      	bne.n	80073e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80073de:	2300      	movs	r3, #0
 80073e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	61bb      	str	r3, [r7, #24]
 80073e6:	e003      	b.n	80073f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073ec:	2300      	movs	r3, #0
 80073ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073f0:	e02e      	b.n	8007450 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2180      	movs	r1, #128	@ 0x80
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 fc3f 	bl	8007c80 <UART_WaitOnFlagUntilTimeout>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2220      	movs	r2, #32
 800740c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e03a      	b.n	800748a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d10b      	bne.n	8007432 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	881b      	ldrh	r3, [r3, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007428:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	3302      	adds	r3, #2
 800742e:	61bb      	str	r3, [r7, #24]
 8007430:	e007      	b.n	8007442 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007432:	69fb      	ldr	r3, [r7, #28]
 8007434:	781a      	ldrb	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800743c:	69fb      	ldr	r3, [r7, #28]
 800743e:	3301      	adds	r3, #1
 8007440:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007446:	b29b      	uxth	r3, r3
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1cb      	bne.n	80073f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	2200      	movs	r2, #0
 8007462:	2140      	movs	r1, #64	@ 0x40
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f000 fc0b 	bl	8007c80 <UART_WaitOnFlagUntilTimeout>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d005      	beq.n	800747c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2220      	movs	r2, #32
 8007474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e006      	b.n	800748a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2220      	movs	r2, #32
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007484:	2300      	movs	r3, #0
 8007486:	e000      	b.n	800748a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007488:	2302      	movs	r3, #2
  }
}
 800748a:	4618      	mov	r0, r3
 800748c:	3720      	adds	r7, #32
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}

08007492 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007492:	b580      	push	{r7, lr}
 8007494:	b084      	sub	sp, #16
 8007496:	af00      	add	r7, sp, #0
 8007498:	60f8      	str	r0, [r7, #12]
 800749a:	60b9      	str	r1, [r7, #8]
 800749c:	4613      	mov	r3, r2
 800749e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	2b20      	cmp	r3, #32
 80074aa:	d112      	bne.n	80074d2 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d002      	beq.n	80074b8 <HAL_UART_Receive_DMA+0x26>
 80074b2:	88fb      	ldrh	r3, [r7, #6]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d101      	bne.n	80074bc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e00b      	b.n	80074d4 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80074c2:	88fb      	ldrh	r3, [r7, #6]
 80074c4:	461a      	mov	r2, r3
 80074c6:	68b9      	ldr	r1, [r7, #8]
 80074c8:	68f8      	ldr	r0, [r7, #12]
 80074ca:	f000 fc33 	bl	8007d34 <UART_Start_Receive_DMA>
 80074ce:	4603      	mov	r3, r0
 80074d0:	e000      	b.n	80074d4 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80074d2:	2302      	movs	r3, #2
  }
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b0ba      	sub	sp, #232	@ 0xe8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007502:	2300      	movs	r3, #0
 8007504:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007508:	2300      	movs	r3, #0
 800750a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800750e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800751a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10f      	bne.n	8007542 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007526:	f003 0320 	and.w	r3, r3, #32
 800752a:	2b00      	cmp	r3, #0
 800752c:	d009      	beq.n	8007542 <HAL_UART_IRQHandler+0x66>
 800752e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007532:	f003 0320 	and.w	r3, r3, #32
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fda4 	bl	8008088 <UART_Receive_IT>
      return;
 8007540:	e273      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007546:	2b00      	cmp	r3, #0
 8007548:	f000 80de 	beq.w	8007708 <HAL_UART_IRQHandler+0x22c>
 800754c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d106      	bne.n	8007566 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 80d1 	beq.w	8007708 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00b      	beq.n	800758a <HAL_UART_IRQHandler+0xae>
 8007572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800757a:	2b00      	cmp	r3, #0
 800757c:	d005      	beq.n	800758a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007582:	f043 0201 	orr.w	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800758a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758e:	f003 0304 	and.w	r3, r3, #4
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00b      	beq.n	80075ae <HAL_UART_IRQHandler+0xd2>
 8007596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800759a:	f003 0301 	and.w	r3, r3, #1
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d005      	beq.n	80075ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a6:	f043 0202 	orr.w	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <HAL_UART_IRQHandler+0xf6>
 80075ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	f043 0204 	orr.w	r2, r3, #4
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d6:	f003 0308 	and.w	r3, r3, #8
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d011      	beq.n	8007602 <HAL_UART_IRQHandler+0x126>
 80075de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075e2:	f003 0320 	and.w	r3, r3, #32
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d105      	bne.n	80075f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ee:	f003 0301 	and.w	r3, r3, #1
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d005      	beq.n	8007602 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075fa:	f043 0208 	orr.w	r2, r3, #8
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007606:	2b00      	cmp	r3, #0
 8007608:	f000 820a 	beq.w	8007a20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800760c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007610:	f003 0320 	and.w	r3, r3, #32
 8007614:	2b00      	cmp	r3, #0
 8007616:	d008      	beq.n	800762a <HAL_UART_IRQHandler+0x14e>
 8007618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800761c:	f003 0320 	and.w	r3, r3, #32
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fd2f 	bl	8008088 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007634:	2b40      	cmp	r3, #64	@ 0x40
 8007636:	bf0c      	ite	eq
 8007638:	2301      	moveq	r3, #1
 800763a:	2300      	movne	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007646:	f003 0308 	and.w	r3, r3, #8
 800764a:	2b00      	cmp	r3, #0
 800764c:	d103      	bne.n	8007656 <HAL_UART_IRQHandler+0x17a>
 800764e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007652:	2b00      	cmp	r3, #0
 8007654:	d04f      	beq.n	80076f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fc3a 	bl	8007ed0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007666:	2b40      	cmp	r3, #64	@ 0x40
 8007668:	d141      	bne.n	80076ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3314      	adds	r3, #20
 8007670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007680:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007684:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3314      	adds	r3, #20
 8007692:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007696:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800769a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800769e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80076a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80076a6:	e841 2300 	strex	r3, r2, [r1]
 80076aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80076ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1d9      	bne.n	800766a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d013      	beq.n	80076e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076c2:	4a8a      	ldr	r2, [pc, #552]	@ (80078ec <HAL_UART_IRQHandler+0x410>)
 80076c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fd fe58 	bl	8005380 <HAL_DMA_Abort_IT>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d016      	beq.n	8007704 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80076e0:	4610      	mov	r0, r2
 80076e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e4:	e00e      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f9b6 	bl	8007a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	e00a      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f9b2 	bl	8007a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076f4:	e006      	b.n	8007704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f000 f9ae 	bl	8007a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007702:	e18d      	b.n	8007a20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007704:	bf00      	nop
    return;
 8007706:	e18b      	b.n	8007a20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770c:	2b01      	cmp	r3, #1
 800770e:	f040 8167 	bne.w	80079e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007716:	f003 0310 	and.w	r3, r3, #16
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 8160 	beq.w	80079e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007724:	f003 0310 	and.w	r3, r3, #16
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 8159 	beq.w	80079e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800772e:	2300      	movs	r3, #0
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	60bb      	str	r3, [r7, #8]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	60bb      	str	r3, [r7, #8]
 8007742:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800774e:	2b40      	cmp	r3, #64	@ 0x40
 8007750:	f040 80ce 	bne.w	80078f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007760:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007764:	2b00      	cmp	r3, #0
 8007766:	f000 80a9 	beq.w	80078bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800776e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007772:	429a      	cmp	r2, r3
 8007774:	f080 80a2 	bcs.w	80078bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800777e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800778a:	f000 8088 	beq.w	800789e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	330c      	adds	r3, #12
 8007794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800779c:	e853 3f00 	ldrex	r3, [r3]
 80077a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80077a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80077ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80077be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80077c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80077d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1d9      	bne.n	800778e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80077ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077ec:	f023 0301 	bic.w	r3, r3, #1
 80077f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	3314      	adds	r3, #20
 80077fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80077fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007802:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007804:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007806:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e1      	bne.n	80077da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	3314      	adds	r3, #20
 800781c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800781e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007820:	e853 3f00 	ldrex	r3, [r3]
 8007824:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800782c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	3314      	adds	r3, #20
 8007836:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800783a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800783c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007840:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e3      	bne.n	8007816 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2220      	movs	r2, #32
 8007852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	330c      	adds	r3, #12
 8007862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007866:	e853 3f00 	ldrex	r3, [r3]
 800786a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800786c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800786e:	f023 0310 	bic.w	r3, r3, #16
 8007872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	330c      	adds	r3, #12
 800787c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007880:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007882:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007886:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800788e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e3      	bne.n	800785c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007898:	4618      	mov	r0, r3
 800789a:	f7fd fd01 	bl	80052a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2202      	movs	r2, #2
 80078a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 f8d9 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80078ba:	e0b3      	b.n	8007a24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078c4:	429a      	cmp	r2, r3
 80078c6:	f040 80ad 	bne.w	8007a24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ce:	69db      	ldr	r3, [r3, #28]
 80078d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078d4:	f040 80a6 	bne.w	8007a24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2202      	movs	r2, #2
 80078dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078e2:	4619      	mov	r1, r3
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f8c1 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
      return;
 80078ea:	e09b      	b.n	8007a24 <HAL_UART_IRQHandler+0x548>
 80078ec:	08007f97 	.word	0x08007f97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007904:	b29b      	uxth	r3, r3
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 808e 	beq.w	8007a28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800790c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 8089 	beq.w	8007a28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	330c      	adds	r3, #12
 800791c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800792c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	330c      	adds	r3, #12
 8007936:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800793a:	647a      	str	r2, [r7, #68]	@ 0x44
 800793c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007940:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007942:	e841 2300 	strex	r3, r2, [r1]
 8007946:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e3      	bne.n	8007916 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	3314      	adds	r3, #20
 8007954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007958:	e853 3f00 	ldrex	r3, [r3]
 800795c:	623b      	str	r3, [r7, #32]
   return(result);
 800795e:	6a3b      	ldr	r3, [r7, #32]
 8007960:	f023 0301 	bic.w	r3, r3, #1
 8007964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	3314      	adds	r3, #20
 800796e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007972:	633a      	str	r2, [r7, #48]	@ 0x30
 8007974:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007976:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e3      	bne.n	800794e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2220      	movs	r2, #32
 800798a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	330c      	adds	r3, #12
 800799a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	e853 3f00 	ldrex	r3, [r3]
 80079a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f023 0310 	bic.w	r3, r3, #16
 80079aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	330c      	adds	r3, #12
 80079b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80079b8:	61fa      	str	r2, [r7, #28]
 80079ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079bc:	69b9      	ldr	r1, [r7, #24]
 80079be:	69fa      	ldr	r2, [r7, #28]
 80079c0:	e841 2300 	strex	r3, r2, [r1]
 80079c4:	617b      	str	r3, [r7, #20]
   return(result);
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e3      	bne.n	8007994 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80079d6:	4619      	mov	r1, r3
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f847 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079de:	e023      	b.n	8007a28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d009      	beq.n	8007a00 <HAL_UART_IRQHandler+0x524>
 80079ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f000 fadd 	bl	8007fb8 <UART_Transmit_IT>
    return;
 80079fe:	e014      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00e      	beq.n	8007a2a <HAL_UART_IRQHandler+0x54e>
 8007a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d008      	beq.n	8007a2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 fb1d 	bl	8008058 <UART_EndTransmit_IT>
    return;
 8007a1e:	e004      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
    return;
 8007a20:	bf00      	nop
 8007a22:	e002      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8007a24:	bf00      	nop
 8007a26:	e000      	b.n	8007a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8007a28:	bf00      	nop
  }
}
 8007a2a:	37e8      	adds	r7, #232	@ 0xe8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	460b      	mov	r3, r1
 8007a76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a78:	bf00      	nop
 8007a7a:	370c      	adds	r7, #12
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b09c      	sub	sp, #112	@ 0x70
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a90:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d172      	bne.n	8007b86 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007aa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ab0:	e853 3f00 	ldrex	r3, [r3]
 8007ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ab6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ab8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007abc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007abe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	330c      	adds	r3, #12
 8007ac4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007ac6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007ac8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007acc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ace:	e841 2300 	strex	r3, r2, [r1]
 8007ad2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d1e5      	bne.n	8007aa6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ada:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3314      	adds	r3, #20
 8007ae0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ae4:	e853 3f00 	ldrex	r3, [r3]
 8007ae8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007aec:	f023 0301 	bic.w	r3, r3, #1
 8007af0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3314      	adds	r3, #20
 8007af8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007afa:	647a      	str	r2, [r7, #68]	@ 0x44
 8007afc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b02:	e841 2300 	strex	r3, r2, [r1]
 8007b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d1e5      	bne.n	8007ada <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	3314      	adds	r3, #20
 8007b14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b18:	e853 3f00 	ldrex	r3, [r3]
 8007b1c:	623b      	str	r3, [r7, #32]
   return(result);
 8007b1e:	6a3b      	ldr	r3, [r7, #32]
 8007b20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b24:	663b      	str	r3, [r7, #96]	@ 0x60
 8007b26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3314      	adds	r3, #20
 8007b2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007b2e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b36:	e841 2300 	strex	r3, r2, [r1]
 8007b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1e5      	bne.n	8007b0e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b44:	2220      	movs	r2, #32
 8007b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d119      	bne.n	8007b86 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	330c      	adds	r3, #12
 8007b58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	e853 3f00 	ldrex	r3, [r3]
 8007b60:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f023 0310 	bic.w	r3, r3, #16
 8007b68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	330c      	adds	r3, #12
 8007b70:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007b72:	61fa      	str	r2, [r7, #28]
 8007b74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b76:	69b9      	ldr	r1, [r7, #24]
 8007b78:	69fa      	ldr	r2, [r7, #28]
 8007b7a:	e841 2300 	strex	r3, r2, [r1]
 8007b7e:	617b      	str	r3, [r7, #20]
   return(result);
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d1e5      	bne.n	8007b52 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b88:	2200      	movs	r2, #0
 8007b8a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d106      	bne.n	8007ba2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b96:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b98:	4619      	mov	r1, r3
 8007b9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007b9c:	f7ff ff66 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ba0:	e002      	b.n	8007ba8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007ba2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ba4:	f7ff ff44 	bl	8007a30 <HAL_UART_RxCpltCallback>
}
 8007ba8:	bf00      	nop
 8007baa:	3770      	adds	r7, #112	@ 0x70
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bbc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d108      	bne.n	8007bde <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007bd0:	085b      	lsrs	r3, r3, #1
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f7ff ff48 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007bdc:	e002      	b.n	8007be4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f7ff ff30 	bl	8007a44 <HAL_UART_RxHalfCpltCallback>
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bfc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c08:	2b80      	cmp	r3, #128	@ 0x80
 8007c0a:	bf0c      	ite	eq
 8007c0c:	2301      	moveq	r3, #1
 8007c0e:	2300      	movne	r3, #0
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b21      	cmp	r3, #33	@ 0x21
 8007c1e:	d108      	bne.n	8007c32 <UART_DMAError+0x46>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d005      	beq.n	8007c32 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007c2c:	68b8      	ldr	r0, [r7, #8]
 8007c2e:	f000 f927 	bl	8007e80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	695b      	ldr	r3, [r3, #20]
 8007c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c3c:	2b40      	cmp	r3, #64	@ 0x40
 8007c3e:	bf0c      	ite	eq
 8007c40:	2301      	moveq	r3, #1
 8007c42:	2300      	movne	r3, #0
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b22      	cmp	r3, #34	@ 0x22
 8007c52:	d108      	bne.n	8007c66 <UART_DMAError+0x7a>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d005      	beq.n	8007c66 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007c60:	68b8      	ldr	r0, [r7, #8]
 8007c62:	f000 f935 	bl	8007ed0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c6a:	f043 0210 	orr.w	r2, r3, #16
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c72:	68b8      	ldr	r0, [r7, #8]
 8007c74:	f7ff fef0 	bl	8007a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c78:	bf00      	nop
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b086      	sub	sp, #24
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	603b      	str	r3, [r7, #0]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c90:	e03b      	b.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c92:	6a3b      	ldr	r3, [r7, #32]
 8007c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c98:	d037      	beq.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c9a:	f7fd f8b9 	bl	8004e10 <HAL_GetTick>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	1ad3      	subs	r3, r2, r3
 8007ca4:	6a3a      	ldr	r2, [r7, #32]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d302      	bcc.n	8007cb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cb0:	2303      	movs	r3, #3
 8007cb2:	e03a      	b.n	8007d2a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	68db      	ldr	r3, [r3, #12]
 8007cba:	f003 0304 	and.w	r3, r3, #4
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d023      	beq.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b80      	cmp	r3, #128	@ 0x80
 8007cc6:	d020      	beq.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2b40      	cmp	r3, #64	@ 0x40
 8007ccc:	d01d      	beq.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f003 0308 	and.w	r3, r3, #8
 8007cd8:	2b08      	cmp	r3, #8
 8007cda:	d116      	bne.n	8007d0a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007cdc:	2300      	movs	r3, #0
 8007cde:	617b      	str	r3, [r7, #20]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	617b      	str	r3, [r7, #20]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	617b      	str	r3, [r7, #20]
 8007cf0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f000 f8ec 	bl	8007ed0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2208      	movs	r2, #8
 8007cfc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e00f      	b.n	8007d2a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	4013      	ands	r3, r2
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	bf0c      	ite	eq
 8007d1a:	2301      	moveq	r3, #1
 8007d1c:	2300      	movne	r3, #0
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	461a      	mov	r2, r3
 8007d22:	79fb      	ldrb	r3, [r7, #7]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d0b4      	beq.n	8007c92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3718      	adds	r7, #24
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}
	...

08007d34 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b098      	sub	sp, #96	@ 0x60
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	88fa      	ldrh	r2, [r7, #6]
 8007d4c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2200      	movs	r2, #0
 8007d52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2222      	movs	r2, #34	@ 0x22
 8007d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d60:	4a44      	ldr	r2, [pc, #272]	@ (8007e74 <UART_Start_Receive_DMA+0x140>)
 8007d62:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d68:	4a43      	ldr	r2, [pc, #268]	@ (8007e78 <UART_Start_Receive_DMA+0x144>)
 8007d6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d70:	4a42      	ldr	r2, [pc, #264]	@ (8007e7c <UART_Start_Receive_DMA+0x148>)
 8007d72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d78:	2200      	movs	r2, #0
 8007d7a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007d7c:	f107 0308 	add.w	r3, r7, #8
 8007d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	3304      	adds	r3, #4
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d90:	681a      	ldr	r2, [r3, #0]
 8007d92:	88fb      	ldrh	r3, [r7, #6]
 8007d94:	f7fd fa2c 	bl	80051f0 <HAL_DMA_Start_IT>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d008      	beq.n	8007db0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2210      	movs	r2, #16
 8007da2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e05d      	b.n	8007e6c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007db0:	2300      	movs	r3, #0
 8007db2:	613b      	str	r3, [r7, #16]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	613b      	str	r3, [r7, #16]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	613b      	str	r3, [r7, #16]
 8007dc4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d019      	beq.n	8007e02 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	330c      	adds	r3, #12
 8007dd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd8:	e853 3f00 	ldrex	r3, [r3]
 8007ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007de4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	330c      	adds	r3, #12
 8007dec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007dee:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007df0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007df4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007df6:	e841 2300 	strex	r3, r2, [r1]
 8007dfa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1e5      	bne.n	8007dce <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	3314      	adds	r3, #20
 8007e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e14:	f043 0301 	orr.w	r3, r3, #1
 8007e18:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3314      	adds	r3, #20
 8007e20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e22:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007e24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007e28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e5      	bne.n	8007e02 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3314      	adds	r3, #20
 8007e3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	69bb      	ldr	r3, [r7, #24]
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	617b      	str	r3, [r7, #20]
   return(result);
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3314      	adds	r3, #20
 8007e54:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007e56:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6a39      	ldr	r1, [r7, #32]
 8007e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e5      	bne.n	8007e36 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3760      	adds	r7, #96	@ 0x60
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	08007a85 	.word	0x08007a85
 8007e78:	08007bb1 	.word	0x08007bb1
 8007e7c:	08007bed 	.word	0x08007bed

08007e80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b089      	sub	sp, #36	@ 0x24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	330c      	adds	r3, #12
 8007e8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	e853 3f00 	ldrex	r3, [r3]
 8007e96:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007e9e:	61fb      	str	r3, [r7, #28]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	330c      	adds	r3, #12
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	61ba      	str	r2, [r7, #24]
 8007eaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eac:	6979      	ldr	r1, [r7, #20]
 8007eae:	69ba      	ldr	r2, [r7, #24]
 8007eb0:	e841 2300 	strex	r3, r2, [r1]
 8007eb4:	613b      	str	r3, [r7, #16]
   return(result);
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1e5      	bne.n	8007e88 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007ec4:	bf00      	nop
 8007ec6:	3724      	adds	r7, #36	@ 0x24
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b095      	sub	sp, #84	@ 0x54
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	330c      	adds	r3, #12
 8007ede:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee2:	e853 3f00 	ldrex	r3, [r3]
 8007ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	330c      	adds	r3, #12
 8007ef6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ef8:	643a      	str	r2, [r7, #64]	@ 0x40
 8007efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007efe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f00:	e841 2300 	strex	r3, r2, [r1]
 8007f04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d1e5      	bne.n	8007ed8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	3314      	adds	r3, #20
 8007f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	f023 0301 	bic.w	r3, r3, #1
 8007f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3314      	adds	r3, #20
 8007f2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e5      	bne.n	8007f0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d119      	bne.n	8007f7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	330c      	adds	r3, #12
 8007f4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	e853 3f00 	ldrex	r3, [r3]
 8007f56:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	f023 0310 	bic.w	r3, r3, #16
 8007f5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	330c      	adds	r3, #12
 8007f66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f68:	61ba      	str	r2, [r7, #24]
 8007f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f6c:	6979      	ldr	r1, [r7, #20]
 8007f6e:	69ba      	ldr	r2, [r7, #24]
 8007f70:	e841 2300 	strex	r3, r2, [r1]
 8007f74:	613b      	str	r3, [r7, #16]
   return(result);
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1e5      	bne.n	8007f48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2220      	movs	r2, #32
 8007f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007f8a:	bf00      	nop
 8007f8c:	3754      	adds	r7, #84	@ 0x54
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f94:	4770      	bx	lr

08007f96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b084      	sub	sp, #16
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f7ff fd54 	bl	8007a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb0:	bf00      	nop
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b085      	sub	sp, #20
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	2b21      	cmp	r3, #33	@ 0x21
 8007fca:	d13e      	bne.n	800804a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fd4:	d114      	bne.n	8008000 <UART_Transmit_IT+0x48>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	691b      	ldr	r3, [r3, #16]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d110      	bne.n	8008000 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a1b      	ldr	r3, [r3, #32]
 8007fe2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	881b      	ldrh	r3, [r3, #0]
 8007fe8:	461a      	mov	r2, r3
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6a1b      	ldr	r3, [r3, #32]
 8007ff8:	1c9a      	adds	r2, r3, #2
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	621a      	str	r2, [r3, #32]
 8007ffe:	e008      	b.n	8008012 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	1c59      	adds	r1, r3, #1
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	6211      	str	r1, [r2, #32]
 800800a:	781a      	ldrb	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008016:	b29b      	uxth	r3, r3
 8008018:	3b01      	subs	r3, #1
 800801a:	b29b      	uxth	r3, r3
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	4619      	mov	r1, r3
 8008020:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008022:	2b00      	cmp	r3, #0
 8008024:	d10f      	bne.n	8008046 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	68da      	ldr	r2, [r3, #12]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008034:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	68da      	ldr	r2, [r3, #12]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008044:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008046:	2300      	movs	r3, #0
 8008048:	e000      	b.n	800804c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800804a:	2302      	movs	r3, #2
  }
}
 800804c:	4618      	mov	r0, r3
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68da      	ldr	r2, [r3, #12]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800806e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2220      	movs	r2, #32
 8008074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fb fd1b 	bl	8003ab4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800807e:	2300      	movs	r3, #0
}
 8008080:	4618      	mov	r0, r3
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b08c      	sub	sp, #48	@ 0x30
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008090:	2300      	movs	r3, #0
 8008092:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008094:	2300      	movs	r3, #0
 8008096:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	2b22      	cmp	r3, #34	@ 0x22
 80080a2:	f040 80aa 	bne.w	80081fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ae:	d115      	bne.n	80080dc <UART_Receive_IT+0x54>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d111      	bne.n	80080dc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080bc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080ca:	b29a      	uxth	r2, r3
 80080cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d4:	1c9a      	adds	r2, r3, #2
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80080da:	e024      	b.n	8008126 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ea:	d007      	beq.n	80080fc <UART_Receive_IT+0x74>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d10a      	bne.n	800810a <UART_Receive_IT+0x82>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d106      	bne.n	800810a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	b2da      	uxtb	r2, r3
 8008104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008106:	701a      	strb	r2, [r3, #0]
 8008108:	e008      	b.n	800811c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	b2db      	uxtb	r3, r3
 8008112:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008116:	b2da      	uxtb	r2, r3
 8008118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	1c5a      	adds	r2, r3, #1
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800812a:	b29b      	uxth	r3, r3
 800812c:	3b01      	subs	r3, #1
 800812e:	b29b      	uxth	r3, r3
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	4619      	mov	r1, r3
 8008134:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008136:	2b00      	cmp	r3, #0
 8008138:	d15d      	bne.n	80081f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	68da      	ldr	r2, [r3, #12]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f022 0220 	bic.w	r2, r2, #32
 8008148:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	68da      	ldr	r2, [r3, #12]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008158:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	695a      	ldr	r2, [r3, #20]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f022 0201 	bic.w	r2, r2, #1
 8008168:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	2220      	movs	r2, #32
 800816e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817c:	2b01      	cmp	r3, #1
 800817e:	d135      	bne.n	80081ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2200      	movs	r2, #0
 8008184:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	330c      	adds	r3, #12
 800818c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818e:	697b      	ldr	r3, [r7, #20]
 8008190:	e853 3f00 	ldrex	r3, [r3]
 8008194:	613b      	str	r3, [r7, #16]
   return(result);
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	f023 0310 	bic.w	r3, r3, #16
 800819c:	627b      	str	r3, [r7, #36]	@ 0x24
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	330c      	adds	r3, #12
 80081a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081a6:	623a      	str	r2, [r7, #32]
 80081a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081aa:	69f9      	ldr	r1, [r7, #28]
 80081ac:	6a3a      	ldr	r2, [r7, #32]
 80081ae:	e841 2300 	strex	r3, r2, [r1]
 80081b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1e5      	bne.n	8008186 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0310 	and.w	r3, r3, #16
 80081c4:	2b10      	cmp	r3, #16
 80081c6:	d10a      	bne.n	80081de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081c8:	2300      	movs	r3, #0
 80081ca:	60fb      	str	r3, [r7, #12]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	60fb      	str	r3, [r7, #12]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	60fb      	str	r3, [r7, #12]
 80081dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80081e2:	4619      	mov	r1, r3
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f7ff fc41 	bl	8007a6c <HAL_UARTEx_RxEventCallback>
 80081ea:	e002      	b.n	80081f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7ff fc1f 	bl	8007a30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80081f2:	2300      	movs	r3, #0
 80081f4:	e002      	b.n	80081fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80081f6:	2300      	movs	r3, #0
 80081f8:	e000      	b.n	80081fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80081fa:	2302      	movs	r3, #2
  }
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3730      	adds	r7, #48	@ 0x30
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008208:	b0c0      	sub	sp, #256	@ 0x100
 800820a:	af00      	add	r7, sp, #0
 800820c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800821c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008220:	68d9      	ldr	r1, [r3, #12]
 8008222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	ea40 0301 	orr.w	r3, r0, r1
 800822c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800822e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008232:	689a      	ldr	r2, [r3, #8]
 8008234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	431a      	orrs	r2, r3
 800823c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008240:	695b      	ldr	r3, [r3, #20]
 8008242:	431a      	orrs	r2, r3
 8008244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008248:	69db      	ldr	r3, [r3, #28]
 800824a:	4313      	orrs	r3, r2
 800824c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800825c:	f021 010c 	bic.w	r1, r1, #12
 8008260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008264:	681a      	ldr	r2, [r3, #0]
 8008266:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800826a:	430b      	orrs	r3, r1
 800826c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800826e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800827a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800827e:	6999      	ldr	r1, [r3, #24]
 8008280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	ea40 0301 	orr.w	r3, r0, r1
 800828a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800828c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	4b8f      	ldr	r3, [pc, #572]	@ (80084d0 <UART_SetConfig+0x2cc>)
 8008294:	429a      	cmp	r2, r3
 8008296:	d005      	beq.n	80082a4 <UART_SetConfig+0xa0>
 8008298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	4b8d      	ldr	r3, [pc, #564]	@ (80084d4 <UART_SetConfig+0x2d0>)
 80082a0:	429a      	cmp	r2, r3
 80082a2:	d104      	bne.n	80082ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80082a4:	f7fe f932 	bl	800650c <HAL_RCC_GetPCLK2Freq>
 80082a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80082ac:	e003      	b.n	80082b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082ae:	f7fe f919 	bl	80064e4 <HAL_RCC_GetPCLK1Freq>
 80082b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082c0:	f040 810c 	bne.w	80084dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082c8:	2200      	movs	r2, #0
 80082ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80082ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80082d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80082d6:	4622      	mov	r2, r4
 80082d8:	462b      	mov	r3, r5
 80082da:	1891      	adds	r1, r2, r2
 80082dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80082de:	415b      	adcs	r3, r3
 80082e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80082e6:	4621      	mov	r1, r4
 80082e8:	eb12 0801 	adds.w	r8, r2, r1
 80082ec:	4629      	mov	r1, r5
 80082ee:	eb43 0901 	adc.w	r9, r3, r1
 80082f2:	f04f 0200 	mov.w	r2, #0
 80082f6:	f04f 0300 	mov.w	r3, #0
 80082fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80082fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008306:	4690      	mov	r8, r2
 8008308:	4699      	mov	r9, r3
 800830a:	4623      	mov	r3, r4
 800830c:	eb18 0303 	adds.w	r3, r8, r3
 8008310:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008314:	462b      	mov	r3, r5
 8008316:	eb49 0303 	adc.w	r3, r9, r3
 800831a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800831e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008322:	685b      	ldr	r3, [r3, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800832a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800832e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008332:	460b      	mov	r3, r1
 8008334:	18db      	adds	r3, r3, r3
 8008336:	653b      	str	r3, [r7, #80]	@ 0x50
 8008338:	4613      	mov	r3, r2
 800833a:	eb42 0303 	adc.w	r3, r2, r3
 800833e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008340:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008344:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008348:	f7f8 fcae 	bl	8000ca8 <__aeabi_uldivmod>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	4b61      	ldr	r3, [pc, #388]	@ (80084d8 <UART_SetConfig+0x2d4>)
 8008352:	fba3 2302 	umull	r2, r3, r3, r2
 8008356:	095b      	lsrs	r3, r3, #5
 8008358:	011c      	lsls	r4, r3, #4
 800835a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800835e:	2200      	movs	r2, #0
 8008360:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008364:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008368:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800836c:	4642      	mov	r2, r8
 800836e:	464b      	mov	r3, r9
 8008370:	1891      	adds	r1, r2, r2
 8008372:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008374:	415b      	adcs	r3, r3
 8008376:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008378:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800837c:	4641      	mov	r1, r8
 800837e:	eb12 0a01 	adds.w	sl, r2, r1
 8008382:	4649      	mov	r1, r9
 8008384:	eb43 0b01 	adc.w	fp, r3, r1
 8008388:	f04f 0200 	mov.w	r2, #0
 800838c:	f04f 0300 	mov.w	r3, #0
 8008390:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008394:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800839c:	4692      	mov	sl, r2
 800839e:	469b      	mov	fp, r3
 80083a0:	4643      	mov	r3, r8
 80083a2:	eb1a 0303 	adds.w	r3, sl, r3
 80083a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80083aa:	464b      	mov	r3, r9
 80083ac:	eb4b 0303 	adc.w	r3, fp, r3
 80083b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80083b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80083c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80083c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80083c8:	460b      	mov	r3, r1
 80083ca:	18db      	adds	r3, r3, r3
 80083cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80083ce:	4613      	mov	r3, r2
 80083d0:	eb42 0303 	adc.w	r3, r2, r3
 80083d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80083d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80083da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80083de:	f7f8 fc63 	bl	8000ca8 <__aeabi_uldivmod>
 80083e2:	4602      	mov	r2, r0
 80083e4:	460b      	mov	r3, r1
 80083e6:	4611      	mov	r1, r2
 80083e8:	4b3b      	ldr	r3, [pc, #236]	@ (80084d8 <UART_SetConfig+0x2d4>)
 80083ea:	fba3 2301 	umull	r2, r3, r3, r1
 80083ee:	095b      	lsrs	r3, r3, #5
 80083f0:	2264      	movs	r2, #100	@ 0x64
 80083f2:	fb02 f303 	mul.w	r3, r2, r3
 80083f6:	1acb      	subs	r3, r1, r3
 80083f8:	00db      	lsls	r3, r3, #3
 80083fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80083fe:	4b36      	ldr	r3, [pc, #216]	@ (80084d8 <UART_SetConfig+0x2d4>)
 8008400:	fba3 2302 	umull	r2, r3, r3, r2
 8008404:	095b      	lsrs	r3, r3, #5
 8008406:	005b      	lsls	r3, r3, #1
 8008408:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800840c:	441c      	add	r4, r3
 800840e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008412:	2200      	movs	r2, #0
 8008414:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008418:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800841c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008420:	4642      	mov	r2, r8
 8008422:	464b      	mov	r3, r9
 8008424:	1891      	adds	r1, r2, r2
 8008426:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008428:	415b      	adcs	r3, r3
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800842c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008430:	4641      	mov	r1, r8
 8008432:	1851      	adds	r1, r2, r1
 8008434:	6339      	str	r1, [r7, #48]	@ 0x30
 8008436:	4649      	mov	r1, r9
 8008438:	414b      	adcs	r3, r1
 800843a:	637b      	str	r3, [r7, #52]	@ 0x34
 800843c:	f04f 0200 	mov.w	r2, #0
 8008440:	f04f 0300 	mov.w	r3, #0
 8008444:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008448:	4659      	mov	r1, fp
 800844a:	00cb      	lsls	r3, r1, #3
 800844c:	4651      	mov	r1, sl
 800844e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008452:	4651      	mov	r1, sl
 8008454:	00ca      	lsls	r2, r1, #3
 8008456:	4610      	mov	r0, r2
 8008458:	4619      	mov	r1, r3
 800845a:	4603      	mov	r3, r0
 800845c:	4642      	mov	r2, r8
 800845e:	189b      	adds	r3, r3, r2
 8008460:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008464:	464b      	mov	r3, r9
 8008466:	460a      	mov	r2, r1
 8008468:	eb42 0303 	adc.w	r3, r2, r3
 800846c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800847c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008480:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008484:	460b      	mov	r3, r1
 8008486:	18db      	adds	r3, r3, r3
 8008488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800848a:	4613      	mov	r3, r2
 800848c:	eb42 0303 	adc.w	r3, r2, r3
 8008490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008492:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008496:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800849a:	f7f8 fc05 	bl	8000ca8 <__aeabi_uldivmod>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	4b0d      	ldr	r3, [pc, #52]	@ (80084d8 <UART_SetConfig+0x2d4>)
 80084a4:	fba3 1302 	umull	r1, r3, r3, r2
 80084a8:	095b      	lsrs	r3, r3, #5
 80084aa:	2164      	movs	r1, #100	@ 0x64
 80084ac:	fb01 f303 	mul.w	r3, r1, r3
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	00db      	lsls	r3, r3, #3
 80084b4:	3332      	adds	r3, #50	@ 0x32
 80084b6:	4a08      	ldr	r2, [pc, #32]	@ (80084d8 <UART_SetConfig+0x2d4>)
 80084b8:	fba2 2303 	umull	r2, r3, r2, r3
 80084bc:	095b      	lsrs	r3, r3, #5
 80084be:	f003 0207 	and.w	r2, r3, #7
 80084c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4422      	add	r2, r4
 80084ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80084cc:	e106      	b.n	80086dc <UART_SetConfig+0x4d8>
 80084ce:	bf00      	nop
 80084d0:	40011000 	.word	0x40011000
 80084d4:	40011400 	.word	0x40011400
 80084d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80084dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084e0:	2200      	movs	r2, #0
 80084e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80084e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80084ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80084ee:	4642      	mov	r2, r8
 80084f0:	464b      	mov	r3, r9
 80084f2:	1891      	adds	r1, r2, r2
 80084f4:	6239      	str	r1, [r7, #32]
 80084f6:	415b      	adcs	r3, r3
 80084f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80084fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80084fe:	4641      	mov	r1, r8
 8008500:	1854      	adds	r4, r2, r1
 8008502:	4649      	mov	r1, r9
 8008504:	eb43 0501 	adc.w	r5, r3, r1
 8008508:	f04f 0200 	mov.w	r2, #0
 800850c:	f04f 0300 	mov.w	r3, #0
 8008510:	00eb      	lsls	r3, r5, #3
 8008512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008516:	00e2      	lsls	r2, r4, #3
 8008518:	4614      	mov	r4, r2
 800851a:	461d      	mov	r5, r3
 800851c:	4643      	mov	r3, r8
 800851e:	18e3      	adds	r3, r4, r3
 8008520:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008524:	464b      	mov	r3, r9
 8008526:	eb45 0303 	adc.w	r3, r5, r3
 800852a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800852e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800853a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800853e:	f04f 0200 	mov.w	r2, #0
 8008542:	f04f 0300 	mov.w	r3, #0
 8008546:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800854a:	4629      	mov	r1, r5
 800854c:	008b      	lsls	r3, r1, #2
 800854e:	4621      	mov	r1, r4
 8008550:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008554:	4621      	mov	r1, r4
 8008556:	008a      	lsls	r2, r1, #2
 8008558:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800855c:	f7f8 fba4 	bl	8000ca8 <__aeabi_uldivmod>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4b60      	ldr	r3, [pc, #384]	@ (80086e8 <UART_SetConfig+0x4e4>)
 8008566:	fba3 2302 	umull	r2, r3, r3, r2
 800856a:	095b      	lsrs	r3, r3, #5
 800856c:	011c      	lsls	r4, r3, #4
 800856e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008572:	2200      	movs	r2, #0
 8008574:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008578:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800857c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008580:	4642      	mov	r2, r8
 8008582:	464b      	mov	r3, r9
 8008584:	1891      	adds	r1, r2, r2
 8008586:	61b9      	str	r1, [r7, #24]
 8008588:	415b      	adcs	r3, r3
 800858a:	61fb      	str	r3, [r7, #28]
 800858c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008590:	4641      	mov	r1, r8
 8008592:	1851      	adds	r1, r2, r1
 8008594:	6139      	str	r1, [r7, #16]
 8008596:	4649      	mov	r1, r9
 8008598:	414b      	adcs	r3, r1
 800859a:	617b      	str	r3, [r7, #20]
 800859c:	f04f 0200 	mov.w	r2, #0
 80085a0:	f04f 0300 	mov.w	r3, #0
 80085a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80085a8:	4659      	mov	r1, fp
 80085aa:	00cb      	lsls	r3, r1, #3
 80085ac:	4651      	mov	r1, sl
 80085ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085b2:	4651      	mov	r1, sl
 80085b4:	00ca      	lsls	r2, r1, #3
 80085b6:	4610      	mov	r0, r2
 80085b8:	4619      	mov	r1, r3
 80085ba:	4603      	mov	r3, r0
 80085bc:	4642      	mov	r2, r8
 80085be:	189b      	adds	r3, r3, r2
 80085c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80085c4:	464b      	mov	r3, r9
 80085c6:	460a      	mov	r2, r1
 80085c8:	eb42 0303 	adc.w	r3, r2, r3
 80085cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80085d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085d4:	685b      	ldr	r3, [r3, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80085da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80085dc:	f04f 0200 	mov.w	r2, #0
 80085e0:	f04f 0300 	mov.w	r3, #0
 80085e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80085e8:	4649      	mov	r1, r9
 80085ea:	008b      	lsls	r3, r1, #2
 80085ec:	4641      	mov	r1, r8
 80085ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085f2:	4641      	mov	r1, r8
 80085f4:	008a      	lsls	r2, r1, #2
 80085f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80085fa:	f7f8 fb55 	bl	8000ca8 <__aeabi_uldivmod>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	4611      	mov	r1, r2
 8008604:	4b38      	ldr	r3, [pc, #224]	@ (80086e8 <UART_SetConfig+0x4e4>)
 8008606:	fba3 2301 	umull	r2, r3, r3, r1
 800860a:	095b      	lsrs	r3, r3, #5
 800860c:	2264      	movs	r2, #100	@ 0x64
 800860e:	fb02 f303 	mul.w	r3, r2, r3
 8008612:	1acb      	subs	r3, r1, r3
 8008614:	011b      	lsls	r3, r3, #4
 8008616:	3332      	adds	r3, #50	@ 0x32
 8008618:	4a33      	ldr	r2, [pc, #204]	@ (80086e8 <UART_SetConfig+0x4e4>)
 800861a:	fba2 2303 	umull	r2, r3, r2, r3
 800861e:	095b      	lsrs	r3, r3, #5
 8008620:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008624:	441c      	add	r4, r3
 8008626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800862a:	2200      	movs	r2, #0
 800862c:	673b      	str	r3, [r7, #112]	@ 0x70
 800862e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008630:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008634:	4642      	mov	r2, r8
 8008636:	464b      	mov	r3, r9
 8008638:	1891      	adds	r1, r2, r2
 800863a:	60b9      	str	r1, [r7, #8]
 800863c:	415b      	adcs	r3, r3
 800863e:	60fb      	str	r3, [r7, #12]
 8008640:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008644:	4641      	mov	r1, r8
 8008646:	1851      	adds	r1, r2, r1
 8008648:	6039      	str	r1, [r7, #0]
 800864a:	4649      	mov	r1, r9
 800864c:	414b      	adcs	r3, r1
 800864e:	607b      	str	r3, [r7, #4]
 8008650:	f04f 0200 	mov.w	r2, #0
 8008654:	f04f 0300 	mov.w	r3, #0
 8008658:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800865c:	4659      	mov	r1, fp
 800865e:	00cb      	lsls	r3, r1, #3
 8008660:	4651      	mov	r1, sl
 8008662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008666:	4651      	mov	r1, sl
 8008668:	00ca      	lsls	r2, r1, #3
 800866a:	4610      	mov	r0, r2
 800866c:	4619      	mov	r1, r3
 800866e:	4603      	mov	r3, r0
 8008670:	4642      	mov	r2, r8
 8008672:	189b      	adds	r3, r3, r2
 8008674:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008676:	464b      	mov	r3, r9
 8008678:	460a      	mov	r2, r1
 800867a:	eb42 0303 	adc.w	r3, r2, r3
 800867e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	663b      	str	r3, [r7, #96]	@ 0x60
 800868a:	667a      	str	r2, [r7, #100]	@ 0x64
 800868c:	f04f 0200 	mov.w	r2, #0
 8008690:	f04f 0300 	mov.w	r3, #0
 8008694:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008698:	4649      	mov	r1, r9
 800869a:	008b      	lsls	r3, r1, #2
 800869c:	4641      	mov	r1, r8
 800869e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086a2:	4641      	mov	r1, r8
 80086a4:	008a      	lsls	r2, r1, #2
 80086a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80086aa:	f7f8 fafd 	bl	8000ca8 <__aeabi_uldivmod>
 80086ae:	4602      	mov	r2, r0
 80086b0:	460b      	mov	r3, r1
 80086b2:	4b0d      	ldr	r3, [pc, #52]	@ (80086e8 <UART_SetConfig+0x4e4>)
 80086b4:	fba3 1302 	umull	r1, r3, r3, r2
 80086b8:	095b      	lsrs	r3, r3, #5
 80086ba:	2164      	movs	r1, #100	@ 0x64
 80086bc:	fb01 f303 	mul.w	r3, r1, r3
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	011b      	lsls	r3, r3, #4
 80086c4:	3332      	adds	r3, #50	@ 0x32
 80086c6:	4a08      	ldr	r2, [pc, #32]	@ (80086e8 <UART_SetConfig+0x4e4>)
 80086c8:	fba2 2303 	umull	r2, r3, r2, r3
 80086cc:	095b      	lsrs	r3, r3, #5
 80086ce:	f003 020f 	and.w	r2, r3, #15
 80086d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4422      	add	r2, r4
 80086da:	609a      	str	r2, [r3, #8]
}
 80086dc:	bf00      	nop
 80086de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80086e2:	46bd      	mov	sp, r7
 80086e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086e8:	51eb851f 	.word	0x51eb851f

080086ec <__cvt>:
 80086ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	ec57 6b10 	vmov	r6, r7, d0
 80086f4:	2f00      	cmp	r7, #0
 80086f6:	460c      	mov	r4, r1
 80086f8:	4619      	mov	r1, r3
 80086fa:	463b      	mov	r3, r7
 80086fc:	bfbb      	ittet	lt
 80086fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008702:	461f      	movlt	r7, r3
 8008704:	2300      	movge	r3, #0
 8008706:	232d      	movlt	r3, #45	@ 0x2d
 8008708:	700b      	strb	r3, [r1, #0]
 800870a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800870c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008710:	4691      	mov	r9, r2
 8008712:	f023 0820 	bic.w	r8, r3, #32
 8008716:	bfbc      	itt	lt
 8008718:	4632      	movlt	r2, r6
 800871a:	4616      	movlt	r6, r2
 800871c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008720:	d005      	beq.n	800872e <__cvt+0x42>
 8008722:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008726:	d100      	bne.n	800872a <__cvt+0x3e>
 8008728:	3401      	adds	r4, #1
 800872a:	2102      	movs	r1, #2
 800872c:	e000      	b.n	8008730 <__cvt+0x44>
 800872e:	2103      	movs	r1, #3
 8008730:	ab03      	add	r3, sp, #12
 8008732:	9301      	str	r3, [sp, #4]
 8008734:	ab02      	add	r3, sp, #8
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	ec47 6b10 	vmov	d0, r6, r7
 800873c:	4653      	mov	r3, sl
 800873e:	4622      	mov	r2, r4
 8008740:	f001 f962 	bl	8009a08 <_dtoa_r>
 8008744:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008748:	4605      	mov	r5, r0
 800874a:	d119      	bne.n	8008780 <__cvt+0x94>
 800874c:	f019 0f01 	tst.w	r9, #1
 8008750:	d00e      	beq.n	8008770 <__cvt+0x84>
 8008752:	eb00 0904 	add.w	r9, r0, r4
 8008756:	2200      	movs	r2, #0
 8008758:	2300      	movs	r3, #0
 800875a:	4630      	mov	r0, r6
 800875c:	4639      	mov	r1, r7
 800875e:	f7f8 f9c3 	bl	8000ae8 <__aeabi_dcmpeq>
 8008762:	b108      	cbz	r0, 8008768 <__cvt+0x7c>
 8008764:	f8cd 900c 	str.w	r9, [sp, #12]
 8008768:	2230      	movs	r2, #48	@ 0x30
 800876a:	9b03      	ldr	r3, [sp, #12]
 800876c:	454b      	cmp	r3, r9
 800876e:	d31e      	bcc.n	80087ae <__cvt+0xc2>
 8008770:	9b03      	ldr	r3, [sp, #12]
 8008772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008774:	1b5b      	subs	r3, r3, r5
 8008776:	4628      	mov	r0, r5
 8008778:	6013      	str	r3, [r2, #0]
 800877a:	b004      	add	sp, #16
 800877c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008780:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008784:	eb00 0904 	add.w	r9, r0, r4
 8008788:	d1e5      	bne.n	8008756 <__cvt+0x6a>
 800878a:	7803      	ldrb	r3, [r0, #0]
 800878c:	2b30      	cmp	r3, #48	@ 0x30
 800878e:	d10a      	bne.n	80087a6 <__cvt+0xba>
 8008790:	2200      	movs	r2, #0
 8008792:	2300      	movs	r3, #0
 8008794:	4630      	mov	r0, r6
 8008796:	4639      	mov	r1, r7
 8008798:	f7f8 f9a6 	bl	8000ae8 <__aeabi_dcmpeq>
 800879c:	b918      	cbnz	r0, 80087a6 <__cvt+0xba>
 800879e:	f1c4 0401 	rsb	r4, r4, #1
 80087a2:	f8ca 4000 	str.w	r4, [sl]
 80087a6:	f8da 3000 	ldr.w	r3, [sl]
 80087aa:	4499      	add	r9, r3
 80087ac:	e7d3      	b.n	8008756 <__cvt+0x6a>
 80087ae:	1c59      	adds	r1, r3, #1
 80087b0:	9103      	str	r1, [sp, #12]
 80087b2:	701a      	strb	r2, [r3, #0]
 80087b4:	e7d9      	b.n	800876a <__cvt+0x7e>

080087b6 <__exponent>:
 80087b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087b8:	2900      	cmp	r1, #0
 80087ba:	bfba      	itte	lt
 80087bc:	4249      	neglt	r1, r1
 80087be:	232d      	movlt	r3, #45	@ 0x2d
 80087c0:	232b      	movge	r3, #43	@ 0x2b
 80087c2:	2909      	cmp	r1, #9
 80087c4:	7002      	strb	r2, [r0, #0]
 80087c6:	7043      	strb	r3, [r0, #1]
 80087c8:	dd29      	ble.n	800881e <__exponent+0x68>
 80087ca:	f10d 0307 	add.w	r3, sp, #7
 80087ce:	461d      	mov	r5, r3
 80087d0:	270a      	movs	r7, #10
 80087d2:	461a      	mov	r2, r3
 80087d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80087d8:	fb07 1416 	mls	r4, r7, r6, r1
 80087dc:	3430      	adds	r4, #48	@ 0x30
 80087de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80087e2:	460c      	mov	r4, r1
 80087e4:	2c63      	cmp	r4, #99	@ 0x63
 80087e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80087ea:	4631      	mov	r1, r6
 80087ec:	dcf1      	bgt.n	80087d2 <__exponent+0x1c>
 80087ee:	3130      	adds	r1, #48	@ 0x30
 80087f0:	1e94      	subs	r4, r2, #2
 80087f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80087f6:	1c41      	adds	r1, r0, #1
 80087f8:	4623      	mov	r3, r4
 80087fa:	42ab      	cmp	r3, r5
 80087fc:	d30a      	bcc.n	8008814 <__exponent+0x5e>
 80087fe:	f10d 0309 	add.w	r3, sp, #9
 8008802:	1a9b      	subs	r3, r3, r2
 8008804:	42ac      	cmp	r4, r5
 8008806:	bf88      	it	hi
 8008808:	2300      	movhi	r3, #0
 800880a:	3302      	adds	r3, #2
 800880c:	4403      	add	r3, r0
 800880e:	1a18      	subs	r0, r3, r0
 8008810:	b003      	add	sp, #12
 8008812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008814:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008818:	f801 6f01 	strb.w	r6, [r1, #1]!
 800881c:	e7ed      	b.n	80087fa <__exponent+0x44>
 800881e:	2330      	movs	r3, #48	@ 0x30
 8008820:	3130      	adds	r1, #48	@ 0x30
 8008822:	7083      	strb	r3, [r0, #2]
 8008824:	70c1      	strb	r1, [r0, #3]
 8008826:	1d03      	adds	r3, r0, #4
 8008828:	e7f1      	b.n	800880e <__exponent+0x58>
	...

0800882c <_printf_float>:
 800882c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008830:	b08d      	sub	sp, #52	@ 0x34
 8008832:	460c      	mov	r4, r1
 8008834:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008838:	4616      	mov	r6, r2
 800883a:	461f      	mov	r7, r3
 800883c:	4605      	mov	r5, r0
 800883e:	f000 ffaf 	bl	80097a0 <_localeconv_r>
 8008842:	6803      	ldr	r3, [r0, #0]
 8008844:	9304      	str	r3, [sp, #16]
 8008846:	4618      	mov	r0, r3
 8008848:	f7f7 fd22 	bl	8000290 <strlen>
 800884c:	2300      	movs	r3, #0
 800884e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008850:	f8d8 3000 	ldr.w	r3, [r8]
 8008854:	9005      	str	r0, [sp, #20]
 8008856:	3307      	adds	r3, #7
 8008858:	f023 0307 	bic.w	r3, r3, #7
 800885c:	f103 0208 	add.w	r2, r3, #8
 8008860:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008864:	f8d4 b000 	ldr.w	fp, [r4]
 8008868:	f8c8 2000 	str.w	r2, [r8]
 800886c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008870:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008874:	9307      	str	r3, [sp, #28]
 8008876:	f8cd 8018 	str.w	r8, [sp, #24]
 800887a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800887e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008882:	4b9c      	ldr	r3, [pc, #624]	@ (8008af4 <_printf_float+0x2c8>)
 8008884:	f04f 32ff 	mov.w	r2, #4294967295
 8008888:	f7f8 f960 	bl	8000b4c <__aeabi_dcmpun>
 800888c:	bb70      	cbnz	r0, 80088ec <_printf_float+0xc0>
 800888e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008892:	4b98      	ldr	r3, [pc, #608]	@ (8008af4 <_printf_float+0x2c8>)
 8008894:	f04f 32ff 	mov.w	r2, #4294967295
 8008898:	f7f8 f93a 	bl	8000b10 <__aeabi_dcmple>
 800889c:	bb30      	cbnz	r0, 80088ec <_printf_float+0xc0>
 800889e:	2200      	movs	r2, #0
 80088a0:	2300      	movs	r3, #0
 80088a2:	4640      	mov	r0, r8
 80088a4:	4649      	mov	r1, r9
 80088a6:	f7f8 f929 	bl	8000afc <__aeabi_dcmplt>
 80088aa:	b110      	cbz	r0, 80088b2 <_printf_float+0x86>
 80088ac:	232d      	movs	r3, #45	@ 0x2d
 80088ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088b2:	4a91      	ldr	r2, [pc, #580]	@ (8008af8 <_printf_float+0x2cc>)
 80088b4:	4b91      	ldr	r3, [pc, #580]	@ (8008afc <_printf_float+0x2d0>)
 80088b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80088ba:	bf8c      	ite	hi
 80088bc:	4690      	movhi	r8, r2
 80088be:	4698      	movls	r8, r3
 80088c0:	2303      	movs	r3, #3
 80088c2:	6123      	str	r3, [r4, #16]
 80088c4:	f02b 0304 	bic.w	r3, fp, #4
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	f04f 0900 	mov.w	r9, #0
 80088ce:	9700      	str	r7, [sp, #0]
 80088d0:	4633      	mov	r3, r6
 80088d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80088d4:	4621      	mov	r1, r4
 80088d6:	4628      	mov	r0, r5
 80088d8:	f000 f9d2 	bl	8008c80 <_printf_common>
 80088dc:	3001      	adds	r0, #1
 80088de:	f040 808d 	bne.w	80089fc <_printf_float+0x1d0>
 80088e2:	f04f 30ff 	mov.w	r0, #4294967295
 80088e6:	b00d      	add	sp, #52	@ 0x34
 80088e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ec:	4642      	mov	r2, r8
 80088ee:	464b      	mov	r3, r9
 80088f0:	4640      	mov	r0, r8
 80088f2:	4649      	mov	r1, r9
 80088f4:	f7f8 f92a 	bl	8000b4c <__aeabi_dcmpun>
 80088f8:	b140      	cbz	r0, 800890c <_printf_float+0xe0>
 80088fa:	464b      	mov	r3, r9
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	bfbc      	itt	lt
 8008900:	232d      	movlt	r3, #45	@ 0x2d
 8008902:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008906:	4a7e      	ldr	r2, [pc, #504]	@ (8008b00 <_printf_float+0x2d4>)
 8008908:	4b7e      	ldr	r3, [pc, #504]	@ (8008b04 <_printf_float+0x2d8>)
 800890a:	e7d4      	b.n	80088b6 <_printf_float+0x8a>
 800890c:	6863      	ldr	r3, [r4, #4]
 800890e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008912:	9206      	str	r2, [sp, #24]
 8008914:	1c5a      	adds	r2, r3, #1
 8008916:	d13b      	bne.n	8008990 <_printf_float+0x164>
 8008918:	2306      	movs	r3, #6
 800891a:	6063      	str	r3, [r4, #4]
 800891c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008920:	2300      	movs	r3, #0
 8008922:	6022      	str	r2, [r4, #0]
 8008924:	9303      	str	r3, [sp, #12]
 8008926:	ab0a      	add	r3, sp, #40	@ 0x28
 8008928:	e9cd a301 	strd	sl, r3, [sp, #4]
 800892c:	ab09      	add	r3, sp, #36	@ 0x24
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	6861      	ldr	r1, [r4, #4]
 8008932:	ec49 8b10 	vmov	d0, r8, r9
 8008936:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800893a:	4628      	mov	r0, r5
 800893c:	f7ff fed6 	bl	80086ec <__cvt>
 8008940:	9b06      	ldr	r3, [sp, #24]
 8008942:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008944:	2b47      	cmp	r3, #71	@ 0x47
 8008946:	4680      	mov	r8, r0
 8008948:	d129      	bne.n	800899e <_printf_float+0x172>
 800894a:	1cc8      	adds	r0, r1, #3
 800894c:	db02      	blt.n	8008954 <_printf_float+0x128>
 800894e:	6863      	ldr	r3, [r4, #4]
 8008950:	4299      	cmp	r1, r3
 8008952:	dd41      	ble.n	80089d8 <_printf_float+0x1ac>
 8008954:	f1aa 0a02 	sub.w	sl, sl, #2
 8008958:	fa5f fa8a 	uxtb.w	sl, sl
 800895c:	3901      	subs	r1, #1
 800895e:	4652      	mov	r2, sl
 8008960:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008964:	9109      	str	r1, [sp, #36]	@ 0x24
 8008966:	f7ff ff26 	bl	80087b6 <__exponent>
 800896a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800896c:	1813      	adds	r3, r2, r0
 800896e:	2a01      	cmp	r2, #1
 8008970:	4681      	mov	r9, r0
 8008972:	6123      	str	r3, [r4, #16]
 8008974:	dc02      	bgt.n	800897c <_printf_float+0x150>
 8008976:	6822      	ldr	r2, [r4, #0]
 8008978:	07d2      	lsls	r2, r2, #31
 800897a:	d501      	bpl.n	8008980 <_printf_float+0x154>
 800897c:	3301      	adds	r3, #1
 800897e:	6123      	str	r3, [r4, #16]
 8008980:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008984:	2b00      	cmp	r3, #0
 8008986:	d0a2      	beq.n	80088ce <_printf_float+0xa2>
 8008988:	232d      	movs	r3, #45	@ 0x2d
 800898a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800898e:	e79e      	b.n	80088ce <_printf_float+0xa2>
 8008990:	9a06      	ldr	r2, [sp, #24]
 8008992:	2a47      	cmp	r2, #71	@ 0x47
 8008994:	d1c2      	bne.n	800891c <_printf_float+0xf0>
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1c0      	bne.n	800891c <_printf_float+0xf0>
 800899a:	2301      	movs	r3, #1
 800899c:	e7bd      	b.n	800891a <_printf_float+0xee>
 800899e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80089a2:	d9db      	bls.n	800895c <_printf_float+0x130>
 80089a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80089a8:	d118      	bne.n	80089dc <_printf_float+0x1b0>
 80089aa:	2900      	cmp	r1, #0
 80089ac:	6863      	ldr	r3, [r4, #4]
 80089ae:	dd0b      	ble.n	80089c8 <_printf_float+0x19c>
 80089b0:	6121      	str	r1, [r4, #16]
 80089b2:	b913      	cbnz	r3, 80089ba <_printf_float+0x18e>
 80089b4:	6822      	ldr	r2, [r4, #0]
 80089b6:	07d0      	lsls	r0, r2, #31
 80089b8:	d502      	bpl.n	80089c0 <_printf_float+0x194>
 80089ba:	3301      	adds	r3, #1
 80089bc:	440b      	add	r3, r1
 80089be:	6123      	str	r3, [r4, #16]
 80089c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80089c2:	f04f 0900 	mov.w	r9, #0
 80089c6:	e7db      	b.n	8008980 <_printf_float+0x154>
 80089c8:	b913      	cbnz	r3, 80089d0 <_printf_float+0x1a4>
 80089ca:	6822      	ldr	r2, [r4, #0]
 80089cc:	07d2      	lsls	r2, r2, #31
 80089ce:	d501      	bpl.n	80089d4 <_printf_float+0x1a8>
 80089d0:	3302      	adds	r3, #2
 80089d2:	e7f4      	b.n	80089be <_printf_float+0x192>
 80089d4:	2301      	movs	r3, #1
 80089d6:	e7f2      	b.n	80089be <_printf_float+0x192>
 80089d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80089dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089de:	4299      	cmp	r1, r3
 80089e0:	db05      	blt.n	80089ee <_printf_float+0x1c2>
 80089e2:	6823      	ldr	r3, [r4, #0]
 80089e4:	6121      	str	r1, [r4, #16]
 80089e6:	07d8      	lsls	r0, r3, #31
 80089e8:	d5ea      	bpl.n	80089c0 <_printf_float+0x194>
 80089ea:	1c4b      	adds	r3, r1, #1
 80089ec:	e7e7      	b.n	80089be <_printf_float+0x192>
 80089ee:	2900      	cmp	r1, #0
 80089f0:	bfd4      	ite	le
 80089f2:	f1c1 0202 	rsble	r2, r1, #2
 80089f6:	2201      	movgt	r2, #1
 80089f8:	4413      	add	r3, r2
 80089fa:	e7e0      	b.n	80089be <_printf_float+0x192>
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	055a      	lsls	r2, r3, #21
 8008a00:	d407      	bmi.n	8008a12 <_printf_float+0x1e6>
 8008a02:	6923      	ldr	r3, [r4, #16]
 8008a04:	4642      	mov	r2, r8
 8008a06:	4631      	mov	r1, r6
 8008a08:	4628      	mov	r0, r5
 8008a0a:	47b8      	blx	r7
 8008a0c:	3001      	adds	r0, #1
 8008a0e:	d12b      	bne.n	8008a68 <_printf_float+0x23c>
 8008a10:	e767      	b.n	80088e2 <_printf_float+0xb6>
 8008a12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a16:	f240 80dd 	bls.w	8008bd4 <_printf_float+0x3a8>
 8008a1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a1e:	2200      	movs	r2, #0
 8008a20:	2300      	movs	r3, #0
 8008a22:	f7f8 f861 	bl	8000ae8 <__aeabi_dcmpeq>
 8008a26:	2800      	cmp	r0, #0
 8008a28:	d033      	beq.n	8008a92 <_printf_float+0x266>
 8008a2a:	4a37      	ldr	r2, [pc, #220]	@ (8008b08 <_printf_float+0x2dc>)
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	4631      	mov	r1, r6
 8008a30:	4628      	mov	r0, r5
 8008a32:	47b8      	blx	r7
 8008a34:	3001      	adds	r0, #1
 8008a36:	f43f af54 	beq.w	80088e2 <_printf_float+0xb6>
 8008a3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008a3e:	4543      	cmp	r3, r8
 8008a40:	db02      	blt.n	8008a48 <_printf_float+0x21c>
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	07d8      	lsls	r0, r3, #31
 8008a46:	d50f      	bpl.n	8008a68 <_printf_float+0x23c>
 8008a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a4c:	4631      	mov	r1, r6
 8008a4e:	4628      	mov	r0, r5
 8008a50:	47b8      	blx	r7
 8008a52:	3001      	adds	r0, #1
 8008a54:	f43f af45 	beq.w	80088e2 <_printf_float+0xb6>
 8008a58:	f04f 0900 	mov.w	r9, #0
 8008a5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a60:	f104 0a1a 	add.w	sl, r4, #26
 8008a64:	45c8      	cmp	r8, r9
 8008a66:	dc09      	bgt.n	8008a7c <_printf_float+0x250>
 8008a68:	6823      	ldr	r3, [r4, #0]
 8008a6a:	079b      	lsls	r3, r3, #30
 8008a6c:	f100 8103 	bmi.w	8008c76 <_printf_float+0x44a>
 8008a70:	68e0      	ldr	r0, [r4, #12]
 8008a72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a74:	4298      	cmp	r0, r3
 8008a76:	bfb8      	it	lt
 8008a78:	4618      	movlt	r0, r3
 8008a7a:	e734      	b.n	80088e6 <_printf_float+0xba>
 8008a7c:	2301      	movs	r3, #1
 8008a7e:	4652      	mov	r2, sl
 8008a80:	4631      	mov	r1, r6
 8008a82:	4628      	mov	r0, r5
 8008a84:	47b8      	blx	r7
 8008a86:	3001      	adds	r0, #1
 8008a88:	f43f af2b 	beq.w	80088e2 <_printf_float+0xb6>
 8008a8c:	f109 0901 	add.w	r9, r9, #1
 8008a90:	e7e8      	b.n	8008a64 <_printf_float+0x238>
 8008a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dc39      	bgt.n	8008b0c <_printf_float+0x2e0>
 8008a98:	4a1b      	ldr	r2, [pc, #108]	@ (8008b08 <_printf_float+0x2dc>)
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	4631      	mov	r1, r6
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	47b8      	blx	r7
 8008aa2:	3001      	adds	r0, #1
 8008aa4:	f43f af1d 	beq.w	80088e2 <_printf_float+0xb6>
 8008aa8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008aac:	ea59 0303 	orrs.w	r3, r9, r3
 8008ab0:	d102      	bne.n	8008ab8 <_printf_float+0x28c>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	07d9      	lsls	r1, r3, #31
 8008ab6:	d5d7      	bpl.n	8008a68 <_printf_float+0x23c>
 8008ab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008abc:	4631      	mov	r1, r6
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b8      	blx	r7
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	f43f af0d 	beq.w	80088e2 <_printf_float+0xb6>
 8008ac8:	f04f 0a00 	mov.w	sl, #0
 8008acc:	f104 0b1a 	add.w	fp, r4, #26
 8008ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad2:	425b      	negs	r3, r3
 8008ad4:	4553      	cmp	r3, sl
 8008ad6:	dc01      	bgt.n	8008adc <_printf_float+0x2b0>
 8008ad8:	464b      	mov	r3, r9
 8008ada:	e793      	b.n	8008a04 <_printf_float+0x1d8>
 8008adc:	2301      	movs	r3, #1
 8008ade:	465a      	mov	r2, fp
 8008ae0:	4631      	mov	r1, r6
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	47b8      	blx	r7
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	f43f aefb 	beq.w	80088e2 <_printf_float+0xb6>
 8008aec:	f10a 0a01 	add.w	sl, sl, #1
 8008af0:	e7ee      	b.n	8008ad0 <_printf_float+0x2a4>
 8008af2:	bf00      	nop
 8008af4:	7fefffff 	.word	0x7fefffff
 8008af8:	0800d8f8 	.word	0x0800d8f8
 8008afc:	0800d8f4 	.word	0x0800d8f4
 8008b00:	0800d900 	.word	0x0800d900
 8008b04:	0800d8fc 	.word	0x0800d8fc
 8008b08:	0800dad0 	.word	0x0800dad0
 8008b0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b0e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b12:	4553      	cmp	r3, sl
 8008b14:	bfa8      	it	ge
 8008b16:	4653      	movge	r3, sl
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	4699      	mov	r9, r3
 8008b1c:	dc36      	bgt.n	8008b8c <_printf_float+0x360>
 8008b1e:	f04f 0b00 	mov.w	fp, #0
 8008b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b26:	f104 021a 	add.w	r2, r4, #26
 8008b2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b2c:	9306      	str	r3, [sp, #24]
 8008b2e:	eba3 0309 	sub.w	r3, r3, r9
 8008b32:	455b      	cmp	r3, fp
 8008b34:	dc31      	bgt.n	8008b9a <_printf_float+0x36e>
 8008b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b38:	459a      	cmp	sl, r3
 8008b3a:	dc3a      	bgt.n	8008bb2 <_printf_float+0x386>
 8008b3c:	6823      	ldr	r3, [r4, #0]
 8008b3e:	07da      	lsls	r2, r3, #31
 8008b40:	d437      	bmi.n	8008bb2 <_printf_float+0x386>
 8008b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b44:	ebaa 0903 	sub.w	r9, sl, r3
 8008b48:	9b06      	ldr	r3, [sp, #24]
 8008b4a:	ebaa 0303 	sub.w	r3, sl, r3
 8008b4e:	4599      	cmp	r9, r3
 8008b50:	bfa8      	it	ge
 8008b52:	4699      	movge	r9, r3
 8008b54:	f1b9 0f00 	cmp.w	r9, #0
 8008b58:	dc33      	bgt.n	8008bc2 <_printf_float+0x396>
 8008b5a:	f04f 0800 	mov.w	r8, #0
 8008b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b62:	f104 0b1a 	add.w	fp, r4, #26
 8008b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b68:	ebaa 0303 	sub.w	r3, sl, r3
 8008b6c:	eba3 0309 	sub.w	r3, r3, r9
 8008b70:	4543      	cmp	r3, r8
 8008b72:	f77f af79 	ble.w	8008a68 <_printf_float+0x23c>
 8008b76:	2301      	movs	r3, #1
 8008b78:	465a      	mov	r2, fp
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	47b8      	blx	r7
 8008b80:	3001      	adds	r0, #1
 8008b82:	f43f aeae 	beq.w	80088e2 <_printf_float+0xb6>
 8008b86:	f108 0801 	add.w	r8, r8, #1
 8008b8a:	e7ec      	b.n	8008b66 <_printf_float+0x33a>
 8008b8c:	4642      	mov	r2, r8
 8008b8e:	4631      	mov	r1, r6
 8008b90:	4628      	mov	r0, r5
 8008b92:	47b8      	blx	r7
 8008b94:	3001      	adds	r0, #1
 8008b96:	d1c2      	bne.n	8008b1e <_printf_float+0x2f2>
 8008b98:	e6a3      	b.n	80088e2 <_printf_float+0xb6>
 8008b9a:	2301      	movs	r3, #1
 8008b9c:	4631      	mov	r1, r6
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	9206      	str	r2, [sp, #24]
 8008ba2:	47b8      	blx	r7
 8008ba4:	3001      	adds	r0, #1
 8008ba6:	f43f ae9c 	beq.w	80088e2 <_printf_float+0xb6>
 8008baa:	9a06      	ldr	r2, [sp, #24]
 8008bac:	f10b 0b01 	add.w	fp, fp, #1
 8008bb0:	e7bb      	b.n	8008b2a <_printf_float+0x2fe>
 8008bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	4628      	mov	r0, r5
 8008bba:	47b8      	blx	r7
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d1c0      	bne.n	8008b42 <_printf_float+0x316>
 8008bc0:	e68f      	b.n	80088e2 <_printf_float+0xb6>
 8008bc2:	9a06      	ldr	r2, [sp, #24]
 8008bc4:	464b      	mov	r3, r9
 8008bc6:	4442      	add	r2, r8
 8008bc8:	4631      	mov	r1, r6
 8008bca:	4628      	mov	r0, r5
 8008bcc:	47b8      	blx	r7
 8008bce:	3001      	adds	r0, #1
 8008bd0:	d1c3      	bne.n	8008b5a <_printf_float+0x32e>
 8008bd2:	e686      	b.n	80088e2 <_printf_float+0xb6>
 8008bd4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008bd8:	f1ba 0f01 	cmp.w	sl, #1
 8008bdc:	dc01      	bgt.n	8008be2 <_printf_float+0x3b6>
 8008bde:	07db      	lsls	r3, r3, #31
 8008be0:	d536      	bpl.n	8008c50 <_printf_float+0x424>
 8008be2:	2301      	movs	r3, #1
 8008be4:	4642      	mov	r2, r8
 8008be6:	4631      	mov	r1, r6
 8008be8:	4628      	mov	r0, r5
 8008bea:	47b8      	blx	r7
 8008bec:	3001      	adds	r0, #1
 8008bee:	f43f ae78 	beq.w	80088e2 <_printf_float+0xb6>
 8008bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008bf6:	4631      	mov	r1, r6
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	47b8      	blx	r7
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	f43f ae70 	beq.w	80088e2 <_printf_float+0xb6>
 8008c02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c06:	2200      	movs	r2, #0
 8008c08:	2300      	movs	r3, #0
 8008c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c0e:	f7f7 ff6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008c12:	b9c0      	cbnz	r0, 8008c46 <_printf_float+0x41a>
 8008c14:	4653      	mov	r3, sl
 8008c16:	f108 0201 	add.w	r2, r8, #1
 8008c1a:	4631      	mov	r1, r6
 8008c1c:	4628      	mov	r0, r5
 8008c1e:	47b8      	blx	r7
 8008c20:	3001      	adds	r0, #1
 8008c22:	d10c      	bne.n	8008c3e <_printf_float+0x412>
 8008c24:	e65d      	b.n	80088e2 <_printf_float+0xb6>
 8008c26:	2301      	movs	r3, #1
 8008c28:	465a      	mov	r2, fp
 8008c2a:	4631      	mov	r1, r6
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	47b8      	blx	r7
 8008c30:	3001      	adds	r0, #1
 8008c32:	f43f ae56 	beq.w	80088e2 <_printf_float+0xb6>
 8008c36:	f108 0801 	add.w	r8, r8, #1
 8008c3a:	45d0      	cmp	r8, sl
 8008c3c:	dbf3      	blt.n	8008c26 <_printf_float+0x3fa>
 8008c3e:	464b      	mov	r3, r9
 8008c40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008c44:	e6df      	b.n	8008a06 <_printf_float+0x1da>
 8008c46:	f04f 0800 	mov.w	r8, #0
 8008c4a:	f104 0b1a 	add.w	fp, r4, #26
 8008c4e:	e7f4      	b.n	8008c3a <_printf_float+0x40e>
 8008c50:	2301      	movs	r3, #1
 8008c52:	4642      	mov	r2, r8
 8008c54:	e7e1      	b.n	8008c1a <_printf_float+0x3ee>
 8008c56:	2301      	movs	r3, #1
 8008c58:	464a      	mov	r2, r9
 8008c5a:	4631      	mov	r1, r6
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	47b8      	blx	r7
 8008c60:	3001      	adds	r0, #1
 8008c62:	f43f ae3e 	beq.w	80088e2 <_printf_float+0xb6>
 8008c66:	f108 0801 	add.w	r8, r8, #1
 8008c6a:	68e3      	ldr	r3, [r4, #12]
 8008c6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c6e:	1a5b      	subs	r3, r3, r1
 8008c70:	4543      	cmp	r3, r8
 8008c72:	dcf0      	bgt.n	8008c56 <_printf_float+0x42a>
 8008c74:	e6fc      	b.n	8008a70 <_printf_float+0x244>
 8008c76:	f04f 0800 	mov.w	r8, #0
 8008c7a:	f104 0919 	add.w	r9, r4, #25
 8008c7e:	e7f4      	b.n	8008c6a <_printf_float+0x43e>

08008c80 <_printf_common>:
 8008c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c84:	4616      	mov	r6, r2
 8008c86:	4698      	mov	r8, r3
 8008c88:	688a      	ldr	r2, [r1, #8]
 8008c8a:	690b      	ldr	r3, [r1, #16]
 8008c8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c90:	4293      	cmp	r3, r2
 8008c92:	bfb8      	it	lt
 8008c94:	4613      	movlt	r3, r2
 8008c96:	6033      	str	r3, [r6, #0]
 8008c98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c9c:	4607      	mov	r7, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	b10a      	cbz	r2, 8008ca6 <_printf_common+0x26>
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	6033      	str	r3, [r6, #0]
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	0699      	lsls	r1, r3, #26
 8008caa:	bf42      	ittt	mi
 8008cac:	6833      	ldrmi	r3, [r6, #0]
 8008cae:	3302      	addmi	r3, #2
 8008cb0:	6033      	strmi	r3, [r6, #0]
 8008cb2:	6825      	ldr	r5, [r4, #0]
 8008cb4:	f015 0506 	ands.w	r5, r5, #6
 8008cb8:	d106      	bne.n	8008cc8 <_printf_common+0x48>
 8008cba:	f104 0a19 	add.w	sl, r4, #25
 8008cbe:	68e3      	ldr	r3, [r4, #12]
 8008cc0:	6832      	ldr	r2, [r6, #0]
 8008cc2:	1a9b      	subs	r3, r3, r2
 8008cc4:	42ab      	cmp	r3, r5
 8008cc6:	dc26      	bgt.n	8008d16 <_printf_common+0x96>
 8008cc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ccc:	6822      	ldr	r2, [r4, #0]
 8008cce:	3b00      	subs	r3, #0
 8008cd0:	bf18      	it	ne
 8008cd2:	2301      	movne	r3, #1
 8008cd4:	0692      	lsls	r2, r2, #26
 8008cd6:	d42b      	bmi.n	8008d30 <_printf_common+0xb0>
 8008cd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008cdc:	4641      	mov	r1, r8
 8008cde:	4638      	mov	r0, r7
 8008ce0:	47c8      	blx	r9
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	d01e      	beq.n	8008d24 <_printf_common+0xa4>
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	6922      	ldr	r2, [r4, #16]
 8008cea:	f003 0306 	and.w	r3, r3, #6
 8008cee:	2b04      	cmp	r3, #4
 8008cf0:	bf02      	ittt	eq
 8008cf2:	68e5      	ldreq	r5, [r4, #12]
 8008cf4:	6833      	ldreq	r3, [r6, #0]
 8008cf6:	1aed      	subeq	r5, r5, r3
 8008cf8:	68a3      	ldr	r3, [r4, #8]
 8008cfa:	bf0c      	ite	eq
 8008cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d00:	2500      	movne	r5, #0
 8008d02:	4293      	cmp	r3, r2
 8008d04:	bfc4      	itt	gt
 8008d06:	1a9b      	subgt	r3, r3, r2
 8008d08:	18ed      	addgt	r5, r5, r3
 8008d0a:	2600      	movs	r6, #0
 8008d0c:	341a      	adds	r4, #26
 8008d0e:	42b5      	cmp	r5, r6
 8008d10:	d11a      	bne.n	8008d48 <_printf_common+0xc8>
 8008d12:	2000      	movs	r0, #0
 8008d14:	e008      	b.n	8008d28 <_printf_common+0xa8>
 8008d16:	2301      	movs	r3, #1
 8008d18:	4652      	mov	r2, sl
 8008d1a:	4641      	mov	r1, r8
 8008d1c:	4638      	mov	r0, r7
 8008d1e:	47c8      	blx	r9
 8008d20:	3001      	adds	r0, #1
 8008d22:	d103      	bne.n	8008d2c <_printf_common+0xac>
 8008d24:	f04f 30ff 	mov.w	r0, #4294967295
 8008d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d2c:	3501      	adds	r5, #1
 8008d2e:	e7c6      	b.n	8008cbe <_printf_common+0x3e>
 8008d30:	18e1      	adds	r1, r4, r3
 8008d32:	1c5a      	adds	r2, r3, #1
 8008d34:	2030      	movs	r0, #48	@ 0x30
 8008d36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d3a:	4422      	add	r2, r4
 8008d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d44:	3302      	adds	r3, #2
 8008d46:	e7c7      	b.n	8008cd8 <_printf_common+0x58>
 8008d48:	2301      	movs	r3, #1
 8008d4a:	4622      	mov	r2, r4
 8008d4c:	4641      	mov	r1, r8
 8008d4e:	4638      	mov	r0, r7
 8008d50:	47c8      	blx	r9
 8008d52:	3001      	adds	r0, #1
 8008d54:	d0e6      	beq.n	8008d24 <_printf_common+0xa4>
 8008d56:	3601      	adds	r6, #1
 8008d58:	e7d9      	b.n	8008d0e <_printf_common+0x8e>
	...

08008d5c <_printf_i>:
 8008d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d60:	7e0f      	ldrb	r7, [r1, #24]
 8008d62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d64:	2f78      	cmp	r7, #120	@ 0x78
 8008d66:	4691      	mov	r9, r2
 8008d68:	4680      	mov	r8, r0
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	469a      	mov	sl, r3
 8008d6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d72:	d807      	bhi.n	8008d84 <_printf_i+0x28>
 8008d74:	2f62      	cmp	r7, #98	@ 0x62
 8008d76:	d80a      	bhi.n	8008d8e <_printf_i+0x32>
 8008d78:	2f00      	cmp	r7, #0
 8008d7a:	f000 80d1 	beq.w	8008f20 <_printf_i+0x1c4>
 8008d7e:	2f58      	cmp	r7, #88	@ 0x58
 8008d80:	f000 80b8 	beq.w	8008ef4 <_printf_i+0x198>
 8008d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d8c:	e03a      	b.n	8008e04 <_printf_i+0xa8>
 8008d8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d92:	2b15      	cmp	r3, #21
 8008d94:	d8f6      	bhi.n	8008d84 <_printf_i+0x28>
 8008d96:	a101      	add	r1, pc, #4	@ (adr r1, 8008d9c <_printf_i+0x40>)
 8008d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d9c:	08008df5 	.word	0x08008df5
 8008da0:	08008e09 	.word	0x08008e09
 8008da4:	08008d85 	.word	0x08008d85
 8008da8:	08008d85 	.word	0x08008d85
 8008dac:	08008d85 	.word	0x08008d85
 8008db0:	08008d85 	.word	0x08008d85
 8008db4:	08008e09 	.word	0x08008e09
 8008db8:	08008d85 	.word	0x08008d85
 8008dbc:	08008d85 	.word	0x08008d85
 8008dc0:	08008d85 	.word	0x08008d85
 8008dc4:	08008d85 	.word	0x08008d85
 8008dc8:	08008f07 	.word	0x08008f07
 8008dcc:	08008e33 	.word	0x08008e33
 8008dd0:	08008ec1 	.word	0x08008ec1
 8008dd4:	08008d85 	.word	0x08008d85
 8008dd8:	08008d85 	.word	0x08008d85
 8008ddc:	08008f29 	.word	0x08008f29
 8008de0:	08008d85 	.word	0x08008d85
 8008de4:	08008e33 	.word	0x08008e33
 8008de8:	08008d85 	.word	0x08008d85
 8008dec:	08008d85 	.word	0x08008d85
 8008df0:	08008ec9 	.word	0x08008ec9
 8008df4:	6833      	ldr	r3, [r6, #0]
 8008df6:	1d1a      	adds	r2, r3, #4
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	6032      	str	r2, [r6, #0]
 8008dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e04:	2301      	movs	r3, #1
 8008e06:	e09c      	b.n	8008f42 <_printf_i+0x1e6>
 8008e08:	6833      	ldr	r3, [r6, #0]
 8008e0a:	6820      	ldr	r0, [r4, #0]
 8008e0c:	1d19      	adds	r1, r3, #4
 8008e0e:	6031      	str	r1, [r6, #0]
 8008e10:	0606      	lsls	r6, r0, #24
 8008e12:	d501      	bpl.n	8008e18 <_printf_i+0xbc>
 8008e14:	681d      	ldr	r5, [r3, #0]
 8008e16:	e003      	b.n	8008e20 <_printf_i+0xc4>
 8008e18:	0645      	lsls	r5, r0, #25
 8008e1a:	d5fb      	bpl.n	8008e14 <_printf_i+0xb8>
 8008e1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e20:	2d00      	cmp	r5, #0
 8008e22:	da03      	bge.n	8008e2c <_printf_i+0xd0>
 8008e24:	232d      	movs	r3, #45	@ 0x2d
 8008e26:	426d      	negs	r5, r5
 8008e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e2c:	4858      	ldr	r0, [pc, #352]	@ (8008f90 <_printf_i+0x234>)
 8008e2e:	230a      	movs	r3, #10
 8008e30:	e011      	b.n	8008e56 <_printf_i+0xfa>
 8008e32:	6821      	ldr	r1, [r4, #0]
 8008e34:	6833      	ldr	r3, [r6, #0]
 8008e36:	0608      	lsls	r0, r1, #24
 8008e38:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e3c:	d402      	bmi.n	8008e44 <_printf_i+0xe8>
 8008e3e:	0649      	lsls	r1, r1, #25
 8008e40:	bf48      	it	mi
 8008e42:	b2ad      	uxthmi	r5, r5
 8008e44:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e46:	4852      	ldr	r0, [pc, #328]	@ (8008f90 <_printf_i+0x234>)
 8008e48:	6033      	str	r3, [r6, #0]
 8008e4a:	bf14      	ite	ne
 8008e4c:	230a      	movne	r3, #10
 8008e4e:	2308      	moveq	r3, #8
 8008e50:	2100      	movs	r1, #0
 8008e52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008e56:	6866      	ldr	r6, [r4, #4]
 8008e58:	60a6      	str	r6, [r4, #8]
 8008e5a:	2e00      	cmp	r6, #0
 8008e5c:	db05      	blt.n	8008e6a <_printf_i+0x10e>
 8008e5e:	6821      	ldr	r1, [r4, #0]
 8008e60:	432e      	orrs	r6, r5
 8008e62:	f021 0104 	bic.w	r1, r1, #4
 8008e66:	6021      	str	r1, [r4, #0]
 8008e68:	d04b      	beq.n	8008f02 <_printf_i+0x1a6>
 8008e6a:	4616      	mov	r6, r2
 8008e6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e70:	fb03 5711 	mls	r7, r3, r1, r5
 8008e74:	5dc7      	ldrb	r7, [r0, r7]
 8008e76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e7a:	462f      	mov	r7, r5
 8008e7c:	42bb      	cmp	r3, r7
 8008e7e:	460d      	mov	r5, r1
 8008e80:	d9f4      	bls.n	8008e6c <_printf_i+0x110>
 8008e82:	2b08      	cmp	r3, #8
 8008e84:	d10b      	bne.n	8008e9e <_printf_i+0x142>
 8008e86:	6823      	ldr	r3, [r4, #0]
 8008e88:	07df      	lsls	r7, r3, #31
 8008e8a:	d508      	bpl.n	8008e9e <_printf_i+0x142>
 8008e8c:	6923      	ldr	r3, [r4, #16]
 8008e8e:	6861      	ldr	r1, [r4, #4]
 8008e90:	4299      	cmp	r1, r3
 8008e92:	bfde      	ittt	le
 8008e94:	2330      	movle	r3, #48	@ 0x30
 8008e96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e9e:	1b92      	subs	r2, r2, r6
 8008ea0:	6122      	str	r2, [r4, #16]
 8008ea2:	f8cd a000 	str.w	sl, [sp]
 8008ea6:	464b      	mov	r3, r9
 8008ea8:	aa03      	add	r2, sp, #12
 8008eaa:	4621      	mov	r1, r4
 8008eac:	4640      	mov	r0, r8
 8008eae:	f7ff fee7 	bl	8008c80 <_printf_common>
 8008eb2:	3001      	adds	r0, #1
 8008eb4:	d14a      	bne.n	8008f4c <_printf_i+0x1f0>
 8008eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eba:	b004      	add	sp, #16
 8008ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ec0:	6823      	ldr	r3, [r4, #0]
 8008ec2:	f043 0320 	orr.w	r3, r3, #32
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	4832      	ldr	r0, [pc, #200]	@ (8008f94 <_printf_i+0x238>)
 8008eca:	2778      	movs	r7, #120	@ 0x78
 8008ecc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	6831      	ldr	r1, [r6, #0]
 8008ed4:	061f      	lsls	r7, r3, #24
 8008ed6:	f851 5b04 	ldr.w	r5, [r1], #4
 8008eda:	d402      	bmi.n	8008ee2 <_printf_i+0x186>
 8008edc:	065f      	lsls	r7, r3, #25
 8008ede:	bf48      	it	mi
 8008ee0:	b2ad      	uxthmi	r5, r5
 8008ee2:	6031      	str	r1, [r6, #0]
 8008ee4:	07d9      	lsls	r1, r3, #31
 8008ee6:	bf44      	itt	mi
 8008ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8008eec:	6023      	strmi	r3, [r4, #0]
 8008eee:	b11d      	cbz	r5, 8008ef8 <_printf_i+0x19c>
 8008ef0:	2310      	movs	r3, #16
 8008ef2:	e7ad      	b.n	8008e50 <_printf_i+0xf4>
 8008ef4:	4826      	ldr	r0, [pc, #152]	@ (8008f90 <_printf_i+0x234>)
 8008ef6:	e7e9      	b.n	8008ecc <_printf_i+0x170>
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	f023 0320 	bic.w	r3, r3, #32
 8008efe:	6023      	str	r3, [r4, #0]
 8008f00:	e7f6      	b.n	8008ef0 <_printf_i+0x194>
 8008f02:	4616      	mov	r6, r2
 8008f04:	e7bd      	b.n	8008e82 <_printf_i+0x126>
 8008f06:	6833      	ldr	r3, [r6, #0]
 8008f08:	6825      	ldr	r5, [r4, #0]
 8008f0a:	6961      	ldr	r1, [r4, #20]
 8008f0c:	1d18      	adds	r0, r3, #4
 8008f0e:	6030      	str	r0, [r6, #0]
 8008f10:	062e      	lsls	r6, r5, #24
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	d501      	bpl.n	8008f1a <_printf_i+0x1be>
 8008f16:	6019      	str	r1, [r3, #0]
 8008f18:	e002      	b.n	8008f20 <_printf_i+0x1c4>
 8008f1a:	0668      	lsls	r0, r5, #25
 8008f1c:	d5fb      	bpl.n	8008f16 <_printf_i+0x1ba>
 8008f1e:	8019      	strh	r1, [r3, #0]
 8008f20:	2300      	movs	r3, #0
 8008f22:	6123      	str	r3, [r4, #16]
 8008f24:	4616      	mov	r6, r2
 8008f26:	e7bc      	b.n	8008ea2 <_printf_i+0x146>
 8008f28:	6833      	ldr	r3, [r6, #0]
 8008f2a:	1d1a      	adds	r2, r3, #4
 8008f2c:	6032      	str	r2, [r6, #0]
 8008f2e:	681e      	ldr	r6, [r3, #0]
 8008f30:	6862      	ldr	r2, [r4, #4]
 8008f32:	2100      	movs	r1, #0
 8008f34:	4630      	mov	r0, r6
 8008f36:	f7f7 f95b 	bl	80001f0 <memchr>
 8008f3a:	b108      	cbz	r0, 8008f40 <_printf_i+0x1e4>
 8008f3c:	1b80      	subs	r0, r0, r6
 8008f3e:	6060      	str	r0, [r4, #4]
 8008f40:	6863      	ldr	r3, [r4, #4]
 8008f42:	6123      	str	r3, [r4, #16]
 8008f44:	2300      	movs	r3, #0
 8008f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f4a:	e7aa      	b.n	8008ea2 <_printf_i+0x146>
 8008f4c:	6923      	ldr	r3, [r4, #16]
 8008f4e:	4632      	mov	r2, r6
 8008f50:	4649      	mov	r1, r9
 8008f52:	4640      	mov	r0, r8
 8008f54:	47d0      	blx	sl
 8008f56:	3001      	adds	r0, #1
 8008f58:	d0ad      	beq.n	8008eb6 <_printf_i+0x15a>
 8008f5a:	6823      	ldr	r3, [r4, #0]
 8008f5c:	079b      	lsls	r3, r3, #30
 8008f5e:	d413      	bmi.n	8008f88 <_printf_i+0x22c>
 8008f60:	68e0      	ldr	r0, [r4, #12]
 8008f62:	9b03      	ldr	r3, [sp, #12]
 8008f64:	4298      	cmp	r0, r3
 8008f66:	bfb8      	it	lt
 8008f68:	4618      	movlt	r0, r3
 8008f6a:	e7a6      	b.n	8008eba <_printf_i+0x15e>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	4632      	mov	r2, r6
 8008f70:	4649      	mov	r1, r9
 8008f72:	4640      	mov	r0, r8
 8008f74:	47d0      	blx	sl
 8008f76:	3001      	adds	r0, #1
 8008f78:	d09d      	beq.n	8008eb6 <_printf_i+0x15a>
 8008f7a:	3501      	adds	r5, #1
 8008f7c:	68e3      	ldr	r3, [r4, #12]
 8008f7e:	9903      	ldr	r1, [sp, #12]
 8008f80:	1a5b      	subs	r3, r3, r1
 8008f82:	42ab      	cmp	r3, r5
 8008f84:	dcf2      	bgt.n	8008f6c <_printf_i+0x210>
 8008f86:	e7eb      	b.n	8008f60 <_printf_i+0x204>
 8008f88:	2500      	movs	r5, #0
 8008f8a:	f104 0619 	add.w	r6, r4, #25
 8008f8e:	e7f5      	b.n	8008f7c <_printf_i+0x220>
 8008f90:	0800d904 	.word	0x0800d904
 8008f94:	0800d915 	.word	0x0800d915

08008f98 <_scanf_float>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	b087      	sub	sp, #28
 8008f9e:	4691      	mov	r9, r2
 8008fa0:	9303      	str	r3, [sp, #12]
 8008fa2:	688b      	ldr	r3, [r1, #8]
 8008fa4:	1e5a      	subs	r2, r3, #1
 8008fa6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008faa:	bf81      	itttt	hi
 8008fac:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008fb0:	eb03 0b05 	addhi.w	fp, r3, r5
 8008fb4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008fb8:	608b      	strhi	r3, [r1, #8]
 8008fba:	680b      	ldr	r3, [r1, #0]
 8008fbc:	460a      	mov	r2, r1
 8008fbe:	f04f 0500 	mov.w	r5, #0
 8008fc2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008fc6:	f842 3b1c 	str.w	r3, [r2], #28
 8008fca:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008fce:	4680      	mov	r8, r0
 8008fd0:	460c      	mov	r4, r1
 8008fd2:	bf98      	it	ls
 8008fd4:	f04f 0b00 	movls.w	fp, #0
 8008fd8:	9201      	str	r2, [sp, #4]
 8008fda:	4616      	mov	r6, r2
 8008fdc:	46aa      	mov	sl, r5
 8008fde:	462f      	mov	r7, r5
 8008fe0:	9502      	str	r5, [sp, #8]
 8008fe2:	68a2      	ldr	r2, [r4, #8]
 8008fe4:	b15a      	cbz	r2, 8008ffe <_scanf_float+0x66>
 8008fe6:	f8d9 3000 	ldr.w	r3, [r9]
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	2b4e      	cmp	r3, #78	@ 0x4e
 8008fee:	d863      	bhi.n	80090b8 <_scanf_float+0x120>
 8008ff0:	2b40      	cmp	r3, #64	@ 0x40
 8008ff2:	d83b      	bhi.n	800906c <_scanf_float+0xd4>
 8008ff4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008ff8:	b2c8      	uxtb	r0, r1
 8008ffa:	280e      	cmp	r0, #14
 8008ffc:	d939      	bls.n	8009072 <_scanf_float+0xda>
 8008ffe:	b11f      	cbz	r7, 8009008 <_scanf_float+0x70>
 8009000:	6823      	ldr	r3, [r4, #0]
 8009002:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009006:	6023      	str	r3, [r4, #0]
 8009008:	f10a 3aff 	add.w	sl, sl, #4294967295
 800900c:	f1ba 0f01 	cmp.w	sl, #1
 8009010:	f200 8114 	bhi.w	800923c <_scanf_float+0x2a4>
 8009014:	9b01      	ldr	r3, [sp, #4]
 8009016:	429e      	cmp	r6, r3
 8009018:	f200 8105 	bhi.w	8009226 <_scanf_float+0x28e>
 800901c:	2001      	movs	r0, #1
 800901e:	b007      	add	sp, #28
 8009020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009024:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009028:	2a0d      	cmp	r2, #13
 800902a:	d8e8      	bhi.n	8008ffe <_scanf_float+0x66>
 800902c:	a101      	add	r1, pc, #4	@ (adr r1, 8009034 <_scanf_float+0x9c>)
 800902e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009032:	bf00      	nop
 8009034:	0800917d 	.word	0x0800917d
 8009038:	08008fff 	.word	0x08008fff
 800903c:	08008fff 	.word	0x08008fff
 8009040:	08008fff 	.word	0x08008fff
 8009044:	080091d9 	.word	0x080091d9
 8009048:	080091b3 	.word	0x080091b3
 800904c:	08008fff 	.word	0x08008fff
 8009050:	08008fff 	.word	0x08008fff
 8009054:	0800918b 	.word	0x0800918b
 8009058:	08008fff 	.word	0x08008fff
 800905c:	08008fff 	.word	0x08008fff
 8009060:	08008fff 	.word	0x08008fff
 8009064:	08008fff 	.word	0x08008fff
 8009068:	08009147 	.word	0x08009147
 800906c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009070:	e7da      	b.n	8009028 <_scanf_float+0x90>
 8009072:	290e      	cmp	r1, #14
 8009074:	d8c3      	bhi.n	8008ffe <_scanf_float+0x66>
 8009076:	a001      	add	r0, pc, #4	@ (adr r0, 800907c <_scanf_float+0xe4>)
 8009078:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800907c:	08009137 	.word	0x08009137
 8009080:	08008fff 	.word	0x08008fff
 8009084:	08009137 	.word	0x08009137
 8009088:	080091c7 	.word	0x080091c7
 800908c:	08008fff 	.word	0x08008fff
 8009090:	080090d9 	.word	0x080090d9
 8009094:	0800911d 	.word	0x0800911d
 8009098:	0800911d 	.word	0x0800911d
 800909c:	0800911d 	.word	0x0800911d
 80090a0:	0800911d 	.word	0x0800911d
 80090a4:	0800911d 	.word	0x0800911d
 80090a8:	0800911d 	.word	0x0800911d
 80090ac:	0800911d 	.word	0x0800911d
 80090b0:	0800911d 	.word	0x0800911d
 80090b4:	0800911d 	.word	0x0800911d
 80090b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80090ba:	d809      	bhi.n	80090d0 <_scanf_float+0x138>
 80090bc:	2b60      	cmp	r3, #96	@ 0x60
 80090be:	d8b1      	bhi.n	8009024 <_scanf_float+0x8c>
 80090c0:	2b54      	cmp	r3, #84	@ 0x54
 80090c2:	d07b      	beq.n	80091bc <_scanf_float+0x224>
 80090c4:	2b59      	cmp	r3, #89	@ 0x59
 80090c6:	d19a      	bne.n	8008ffe <_scanf_float+0x66>
 80090c8:	2d07      	cmp	r5, #7
 80090ca:	d198      	bne.n	8008ffe <_scanf_float+0x66>
 80090cc:	2508      	movs	r5, #8
 80090ce:	e02f      	b.n	8009130 <_scanf_float+0x198>
 80090d0:	2b74      	cmp	r3, #116	@ 0x74
 80090d2:	d073      	beq.n	80091bc <_scanf_float+0x224>
 80090d4:	2b79      	cmp	r3, #121	@ 0x79
 80090d6:	e7f6      	b.n	80090c6 <_scanf_float+0x12e>
 80090d8:	6821      	ldr	r1, [r4, #0]
 80090da:	05c8      	lsls	r0, r1, #23
 80090dc:	d51e      	bpl.n	800911c <_scanf_float+0x184>
 80090de:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80090e2:	6021      	str	r1, [r4, #0]
 80090e4:	3701      	adds	r7, #1
 80090e6:	f1bb 0f00 	cmp.w	fp, #0
 80090ea:	d003      	beq.n	80090f4 <_scanf_float+0x15c>
 80090ec:	3201      	adds	r2, #1
 80090ee:	f10b 3bff 	add.w	fp, fp, #4294967295
 80090f2:	60a2      	str	r2, [r4, #8]
 80090f4:	68a3      	ldr	r3, [r4, #8]
 80090f6:	3b01      	subs	r3, #1
 80090f8:	60a3      	str	r3, [r4, #8]
 80090fa:	6923      	ldr	r3, [r4, #16]
 80090fc:	3301      	adds	r3, #1
 80090fe:	6123      	str	r3, [r4, #16]
 8009100:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009104:	3b01      	subs	r3, #1
 8009106:	2b00      	cmp	r3, #0
 8009108:	f8c9 3004 	str.w	r3, [r9, #4]
 800910c:	f340 8082 	ble.w	8009214 <_scanf_float+0x27c>
 8009110:	f8d9 3000 	ldr.w	r3, [r9]
 8009114:	3301      	adds	r3, #1
 8009116:	f8c9 3000 	str.w	r3, [r9]
 800911a:	e762      	b.n	8008fe2 <_scanf_float+0x4a>
 800911c:	eb1a 0105 	adds.w	r1, sl, r5
 8009120:	f47f af6d 	bne.w	8008ffe <_scanf_float+0x66>
 8009124:	6822      	ldr	r2, [r4, #0]
 8009126:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800912a:	6022      	str	r2, [r4, #0]
 800912c:	460d      	mov	r5, r1
 800912e:	468a      	mov	sl, r1
 8009130:	f806 3b01 	strb.w	r3, [r6], #1
 8009134:	e7de      	b.n	80090f4 <_scanf_float+0x15c>
 8009136:	6822      	ldr	r2, [r4, #0]
 8009138:	0610      	lsls	r0, r2, #24
 800913a:	f57f af60 	bpl.w	8008ffe <_scanf_float+0x66>
 800913e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009142:	6022      	str	r2, [r4, #0]
 8009144:	e7f4      	b.n	8009130 <_scanf_float+0x198>
 8009146:	f1ba 0f00 	cmp.w	sl, #0
 800914a:	d10c      	bne.n	8009166 <_scanf_float+0x1ce>
 800914c:	b977      	cbnz	r7, 800916c <_scanf_float+0x1d4>
 800914e:	6822      	ldr	r2, [r4, #0]
 8009150:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009154:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009158:	d108      	bne.n	800916c <_scanf_float+0x1d4>
 800915a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800915e:	6022      	str	r2, [r4, #0]
 8009160:	f04f 0a01 	mov.w	sl, #1
 8009164:	e7e4      	b.n	8009130 <_scanf_float+0x198>
 8009166:	f1ba 0f02 	cmp.w	sl, #2
 800916a:	d050      	beq.n	800920e <_scanf_float+0x276>
 800916c:	2d01      	cmp	r5, #1
 800916e:	d002      	beq.n	8009176 <_scanf_float+0x1de>
 8009170:	2d04      	cmp	r5, #4
 8009172:	f47f af44 	bne.w	8008ffe <_scanf_float+0x66>
 8009176:	3501      	adds	r5, #1
 8009178:	b2ed      	uxtb	r5, r5
 800917a:	e7d9      	b.n	8009130 <_scanf_float+0x198>
 800917c:	f1ba 0f01 	cmp.w	sl, #1
 8009180:	f47f af3d 	bne.w	8008ffe <_scanf_float+0x66>
 8009184:	f04f 0a02 	mov.w	sl, #2
 8009188:	e7d2      	b.n	8009130 <_scanf_float+0x198>
 800918a:	b975      	cbnz	r5, 80091aa <_scanf_float+0x212>
 800918c:	2f00      	cmp	r7, #0
 800918e:	f47f af37 	bne.w	8009000 <_scanf_float+0x68>
 8009192:	6822      	ldr	r2, [r4, #0]
 8009194:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009198:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800919c:	f040 8103 	bne.w	80093a6 <_scanf_float+0x40e>
 80091a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80091a4:	6022      	str	r2, [r4, #0]
 80091a6:	2501      	movs	r5, #1
 80091a8:	e7c2      	b.n	8009130 <_scanf_float+0x198>
 80091aa:	2d03      	cmp	r5, #3
 80091ac:	d0e3      	beq.n	8009176 <_scanf_float+0x1de>
 80091ae:	2d05      	cmp	r5, #5
 80091b0:	e7df      	b.n	8009172 <_scanf_float+0x1da>
 80091b2:	2d02      	cmp	r5, #2
 80091b4:	f47f af23 	bne.w	8008ffe <_scanf_float+0x66>
 80091b8:	2503      	movs	r5, #3
 80091ba:	e7b9      	b.n	8009130 <_scanf_float+0x198>
 80091bc:	2d06      	cmp	r5, #6
 80091be:	f47f af1e 	bne.w	8008ffe <_scanf_float+0x66>
 80091c2:	2507      	movs	r5, #7
 80091c4:	e7b4      	b.n	8009130 <_scanf_float+0x198>
 80091c6:	6822      	ldr	r2, [r4, #0]
 80091c8:	0591      	lsls	r1, r2, #22
 80091ca:	f57f af18 	bpl.w	8008ffe <_scanf_float+0x66>
 80091ce:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80091d2:	6022      	str	r2, [r4, #0]
 80091d4:	9702      	str	r7, [sp, #8]
 80091d6:	e7ab      	b.n	8009130 <_scanf_float+0x198>
 80091d8:	6822      	ldr	r2, [r4, #0]
 80091da:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80091de:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80091e2:	d005      	beq.n	80091f0 <_scanf_float+0x258>
 80091e4:	0550      	lsls	r0, r2, #21
 80091e6:	f57f af0a 	bpl.w	8008ffe <_scanf_float+0x66>
 80091ea:	2f00      	cmp	r7, #0
 80091ec:	f000 80db 	beq.w	80093a6 <_scanf_float+0x40e>
 80091f0:	0591      	lsls	r1, r2, #22
 80091f2:	bf58      	it	pl
 80091f4:	9902      	ldrpl	r1, [sp, #8]
 80091f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80091fa:	bf58      	it	pl
 80091fc:	1a79      	subpl	r1, r7, r1
 80091fe:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009202:	bf58      	it	pl
 8009204:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009208:	6022      	str	r2, [r4, #0]
 800920a:	2700      	movs	r7, #0
 800920c:	e790      	b.n	8009130 <_scanf_float+0x198>
 800920e:	f04f 0a03 	mov.w	sl, #3
 8009212:	e78d      	b.n	8009130 <_scanf_float+0x198>
 8009214:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009218:	4649      	mov	r1, r9
 800921a:	4640      	mov	r0, r8
 800921c:	4798      	blx	r3
 800921e:	2800      	cmp	r0, #0
 8009220:	f43f aedf 	beq.w	8008fe2 <_scanf_float+0x4a>
 8009224:	e6eb      	b.n	8008ffe <_scanf_float+0x66>
 8009226:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800922a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800922e:	464a      	mov	r2, r9
 8009230:	4640      	mov	r0, r8
 8009232:	4798      	blx	r3
 8009234:	6923      	ldr	r3, [r4, #16]
 8009236:	3b01      	subs	r3, #1
 8009238:	6123      	str	r3, [r4, #16]
 800923a:	e6eb      	b.n	8009014 <_scanf_float+0x7c>
 800923c:	1e6b      	subs	r3, r5, #1
 800923e:	2b06      	cmp	r3, #6
 8009240:	d824      	bhi.n	800928c <_scanf_float+0x2f4>
 8009242:	2d02      	cmp	r5, #2
 8009244:	d836      	bhi.n	80092b4 <_scanf_float+0x31c>
 8009246:	9b01      	ldr	r3, [sp, #4]
 8009248:	429e      	cmp	r6, r3
 800924a:	f67f aee7 	bls.w	800901c <_scanf_float+0x84>
 800924e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009252:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009256:	464a      	mov	r2, r9
 8009258:	4640      	mov	r0, r8
 800925a:	4798      	blx	r3
 800925c:	6923      	ldr	r3, [r4, #16]
 800925e:	3b01      	subs	r3, #1
 8009260:	6123      	str	r3, [r4, #16]
 8009262:	e7f0      	b.n	8009246 <_scanf_float+0x2ae>
 8009264:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009268:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800926c:	464a      	mov	r2, r9
 800926e:	4640      	mov	r0, r8
 8009270:	4798      	blx	r3
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	3b01      	subs	r3, #1
 8009276:	6123      	str	r3, [r4, #16]
 8009278:	f10a 3aff 	add.w	sl, sl, #4294967295
 800927c:	fa5f fa8a 	uxtb.w	sl, sl
 8009280:	f1ba 0f02 	cmp.w	sl, #2
 8009284:	d1ee      	bne.n	8009264 <_scanf_float+0x2cc>
 8009286:	3d03      	subs	r5, #3
 8009288:	b2ed      	uxtb	r5, r5
 800928a:	1b76      	subs	r6, r6, r5
 800928c:	6823      	ldr	r3, [r4, #0]
 800928e:	05da      	lsls	r2, r3, #23
 8009290:	d530      	bpl.n	80092f4 <_scanf_float+0x35c>
 8009292:	055b      	lsls	r3, r3, #21
 8009294:	d511      	bpl.n	80092ba <_scanf_float+0x322>
 8009296:	9b01      	ldr	r3, [sp, #4]
 8009298:	429e      	cmp	r6, r3
 800929a:	f67f aebf 	bls.w	800901c <_scanf_float+0x84>
 800929e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80092a6:	464a      	mov	r2, r9
 80092a8:	4640      	mov	r0, r8
 80092aa:	4798      	blx	r3
 80092ac:	6923      	ldr	r3, [r4, #16]
 80092ae:	3b01      	subs	r3, #1
 80092b0:	6123      	str	r3, [r4, #16]
 80092b2:	e7f0      	b.n	8009296 <_scanf_float+0x2fe>
 80092b4:	46aa      	mov	sl, r5
 80092b6:	46b3      	mov	fp, r6
 80092b8:	e7de      	b.n	8009278 <_scanf_float+0x2e0>
 80092ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	2965      	cmp	r1, #101	@ 0x65
 80092c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80092c6:	f106 35ff 	add.w	r5, r6, #4294967295
 80092ca:	6123      	str	r3, [r4, #16]
 80092cc:	d00c      	beq.n	80092e8 <_scanf_float+0x350>
 80092ce:	2945      	cmp	r1, #69	@ 0x45
 80092d0:	d00a      	beq.n	80092e8 <_scanf_float+0x350>
 80092d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092d6:	464a      	mov	r2, r9
 80092d8:	4640      	mov	r0, r8
 80092da:	4798      	blx	r3
 80092dc:	6923      	ldr	r3, [r4, #16]
 80092de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80092e2:	3b01      	subs	r3, #1
 80092e4:	1eb5      	subs	r5, r6, #2
 80092e6:	6123      	str	r3, [r4, #16]
 80092e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092ec:	464a      	mov	r2, r9
 80092ee:	4640      	mov	r0, r8
 80092f0:	4798      	blx	r3
 80092f2:	462e      	mov	r6, r5
 80092f4:	6822      	ldr	r2, [r4, #0]
 80092f6:	f012 0210 	ands.w	r2, r2, #16
 80092fa:	d001      	beq.n	8009300 <_scanf_float+0x368>
 80092fc:	2000      	movs	r0, #0
 80092fe:	e68e      	b.n	800901e <_scanf_float+0x86>
 8009300:	7032      	strb	r2, [r6, #0]
 8009302:	6823      	ldr	r3, [r4, #0]
 8009304:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800930c:	d125      	bne.n	800935a <_scanf_float+0x3c2>
 800930e:	9b02      	ldr	r3, [sp, #8]
 8009310:	429f      	cmp	r7, r3
 8009312:	d00a      	beq.n	800932a <_scanf_float+0x392>
 8009314:	1bda      	subs	r2, r3, r7
 8009316:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800931a:	429e      	cmp	r6, r3
 800931c:	bf28      	it	cs
 800931e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009322:	4922      	ldr	r1, [pc, #136]	@ (80093ac <_scanf_float+0x414>)
 8009324:	4630      	mov	r0, r6
 8009326:	f000 f907 	bl	8009538 <siprintf>
 800932a:	9901      	ldr	r1, [sp, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	4640      	mov	r0, r8
 8009330:	f002 fce6 	bl	800bd00 <_strtod_r>
 8009334:	9b03      	ldr	r3, [sp, #12]
 8009336:	6821      	ldr	r1, [r4, #0]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f011 0f02 	tst.w	r1, #2
 800933e:	ec57 6b10 	vmov	r6, r7, d0
 8009342:	f103 0204 	add.w	r2, r3, #4
 8009346:	d015      	beq.n	8009374 <_scanf_float+0x3dc>
 8009348:	9903      	ldr	r1, [sp, #12]
 800934a:	600a      	str	r2, [r1, #0]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	e9c3 6700 	strd	r6, r7, [r3]
 8009352:	68e3      	ldr	r3, [r4, #12]
 8009354:	3301      	adds	r3, #1
 8009356:	60e3      	str	r3, [r4, #12]
 8009358:	e7d0      	b.n	80092fc <_scanf_float+0x364>
 800935a:	9b04      	ldr	r3, [sp, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d0e4      	beq.n	800932a <_scanf_float+0x392>
 8009360:	9905      	ldr	r1, [sp, #20]
 8009362:	230a      	movs	r3, #10
 8009364:	3101      	adds	r1, #1
 8009366:	4640      	mov	r0, r8
 8009368:	f002 fd4a 	bl	800be00 <_strtol_r>
 800936c:	9b04      	ldr	r3, [sp, #16]
 800936e:	9e05      	ldr	r6, [sp, #20]
 8009370:	1ac2      	subs	r2, r0, r3
 8009372:	e7d0      	b.n	8009316 <_scanf_float+0x37e>
 8009374:	f011 0f04 	tst.w	r1, #4
 8009378:	9903      	ldr	r1, [sp, #12]
 800937a:	600a      	str	r2, [r1, #0]
 800937c:	d1e6      	bne.n	800934c <_scanf_float+0x3b4>
 800937e:	681d      	ldr	r5, [r3, #0]
 8009380:	4632      	mov	r2, r6
 8009382:	463b      	mov	r3, r7
 8009384:	4630      	mov	r0, r6
 8009386:	4639      	mov	r1, r7
 8009388:	f7f7 fbe0 	bl	8000b4c <__aeabi_dcmpun>
 800938c:	b128      	cbz	r0, 800939a <_scanf_float+0x402>
 800938e:	4808      	ldr	r0, [pc, #32]	@ (80093b0 <_scanf_float+0x418>)
 8009390:	f000 fa8c 	bl	80098ac <nanf>
 8009394:	ed85 0a00 	vstr	s0, [r5]
 8009398:	e7db      	b.n	8009352 <_scanf_float+0x3ba>
 800939a:	4630      	mov	r0, r6
 800939c:	4639      	mov	r1, r7
 800939e:	f7f7 fc33 	bl	8000c08 <__aeabi_d2f>
 80093a2:	6028      	str	r0, [r5, #0]
 80093a4:	e7d5      	b.n	8009352 <_scanf_float+0x3ba>
 80093a6:	2700      	movs	r7, #0
 80093a8:	e62e      	b.n	8009008 <_scanf_float+0x70>
 80093aa:	bf00      	nop
 80093ac:	0800d926 	.word	0x0800d926
 80093b0:	0800d9d7 	.word	0x0800d9d7

080093b4 <std>:
 80093b4:	2300      	movs	r3, #0
 80093b6:	b510      	push	{r4, lr}
 80093b8:	4604      	mov	r4, r0
 80093ba:	e9c0 3300 	strd	r3, r3, [r0]
 80093be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093c2:	6083      	str	r3, [r0, #8]
 80093c4:	8181      	strh	r1, [r0, #12]
 80093c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80093c8:	81c2      	strh	r2, [r0, #14]
 80093ca:	6183      	str	r3, [r0, #24]
 80093cc:	4619      	mov	r1, r3
 80093ce:	2208      	movs	r2, #8
 80093d0:	305c      	adds	r0, #92	@ 0x5c
 80093d2:	f000 f981 	bl	80096d8 <memset>
 80093d6:	4b0d      	ldr	r3, [pc, #52]	@ (800940c <std+0x58>)
 80093d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80093da:	4b0d      	ldr	r3, [pc, #52]	@ (8009410 <std+0x5c>)
 80093dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093de:	4b0d      	ldr	r3, [pc, #52]	@ (8009414 <std+0x60>)
 80093e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009418 <std+0x64>)
 80093e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80093e6:	4b0d      	ldr	r3, [pc, #52]	@ (800941c <std+0x68>)
 80093e8:	6224      	str	r4, [r4, #32]
 80093ea:	429c      	cmp	r4, r3
 80093ec:	d006      	beq.n	80093fc <std+0x48>
 80093ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093f2:	4294      	cmp	r4, r2
 80093f4:	d002      	beq.n	80093fc <std+0x48>
 80093f6:	33d0      	adds	r3, #208	@ 0xd0
 80093f8:	429c      	cmp	r4, r3
 80093fa:	d105      	bne.n	8009408 <std+0x54>
 80093fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009404:	f000 ba40 	b.w	8009888 <__retarget_lock_init_recursive>
 8009408:	bd10      	pop	{r4, pc}
 800940a:	bf00      	nop
 800940c:	080095d5 	.word	0x080095d5
 8009410:	080095fb 	.word	0x080095fb
 8009414:	08009633 	.word	0x08009633
 8009418:	08009657 	.word	0x08009657
 800941c:	20001e68 	.word	0x20001e68

08009420 <stdio_exit_handler>:
 8009420:	4a02      	ldr	r2, [pc, #8]	@ (800942c <stdio_exit_handler+0xc>)
 8009422:	4903      	ldr	r1, [pc, #12]	@ (8009430 <stdio_exit_handler+0x10>)
 8009424:	4803      	ldr	r0, [pc, #12]	@ (8009434 <stdio_exit_handler+0x14>)
 8009426:	f000 b869 	b.w	80094fc <_fwalk_sglue>
 800942a:	bf00      	nop
 800942c:	2000002c 	.word	0x2000002c
 8009430:	0800c7f9 	.word	0x0800c7f9
 8009434:	2000003c 	.word	0x2000003c

08009438 <cleanup_stdio>:
 8009438:	6841      	ldr	r1, [r0, #4]
 800943a:	4b0c      	ldr	r3, [pc, #48]	@ (800946c <cleanup_stdio+0x34>)
 800943c:	4299      	cmp	r1, r3
 800943e:	b510      	push	{r4, lr}
 8009440:	4604      	mov	r4, r0
 8009442:	d001      	beq.n	8009448 <cleanup_stdio+0x10>
 8009444:	f003 f9d8 	bl	800c7f8 <_fflush_r>
 8009448:	68a1      	ldr	r1, [r4, #8]
 800944a:	4b09      	ldr	r3, [pc, #36]	@ (8009470 <cleanup_stdio+0x38>)
 800944c:	4299      	cmp	r1, r3
 800944e:	d002      	beq.n	8009456 <cleanup_stdio+0x1e>
 8009450:	4620      	mov	r0, r4
 8009452:	f003 f9d1 	bl	800c7f8 <_fflush_r>
 8009456:	68e1      	ldr	r1, [r4, #12]
 8009458:	4b06      	ldr	r3, [pc, #24]	@ (8009474 <cleanup_stdio+0x3c>)
 800945a:	4299      	cmp	r1, r3
 800945c:	d004      	beq.n	8009468 <cleanup_stdio+0x30>
 800945e:	4620      	mov	r0, r4
 8009460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009464:	f003 b9c8 	b.w	800c7f8 <_fflush_r>
 8009468:	bd10      	pop	{r4, pc}
 800946a:	bf00      	nop
 800946c:	20001e68 	.word	0x20001e68
 8009470:	20001ed0 	.word	0x20001ed0
 8009474:	20001f38 	.word	0x20001f38

08009478 <global_stdio_init.part.0>:
 8009478:	b510      	push	{r4, lr}
 800947a:	4b0b      	ldr	r3, [pc, #44]	@ (80094a8 <global_stdio_init.part.0+0x30>)
 800947c:	4c0b      	ldr	r4, [pc, #44]	@ (80094ac <global_stdio_init.part.0+0x34>)
 800947e:	4a0c      	ldr	r2, [pc, #48]	@ (80094b0 <global_stdio_init.part.0+0x38>)
 8009480:	601a      	str	r2, [r3, #0]
 8009482:	4620      	mov	r0, r4
 8009484:	2200      	movs	r2, #0
 8009486:	2104      	movs	r1, #4
 8009488:	f7ff ff94 	bl	80093b4 <std>
 800948c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009490:	2201      	movs	r2, #1
 8009492:	2109      	movs	r1, #9
 8009494:	f7ff ff8e 	bl	80093b4 <std>
 8009498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800949c:	2202      	movs	r2, #2
 800949e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a2:	2112      	movs	r1, #18
 80094a4:	f7ff bf86 	b.w	80093b4 <std>
 80094a8:	20001fa0 	.word	0x20001fa0
 80094ac:	20001e68 	.word	0x20001e68
 80094b0:	08009421 	.word	0x08009421

080094b4 <__sfp_lock_acquire>:
 80094b4:	4801      	ldr	r0, [pc, #4]	@ (80094bc <__sfp_lock_acquire+0x8>)
 80094b6:	f000 b9e8 	b.w	800988a <__retarget_lock_acquire_recursive>
 80094ba:	bf00      	nop
 80094bc:	20001fa9 	.word	0x20001fa9

080094c0 <__sfp_lock_release>:
 80094c0:	4801      	ldr	r0, [pc, #4]	@ (80094c8 <__sfp_lock_release+0x8>)
 80094c2:	f000 b9e3 	b.w	800988c <__retarget_lock_release_recursive>
 80094c6:	bf00      	nop
 80094c8:	20001fa9 	.word	0x20001fa9

080094cc <__sinit>:
 80094cc:	b510      	push	{r4, lr}
 80094ce:	4604      	mov	r4, r0
 80094d0:	f7ff fff0 	bl	80094b4 <__sfp_lock_acquire>
 80094d4:	6a23      	ldr	r3, [r4, #32]
 80094d6:	b11b      	cbz	r3, 80094e0 <__sinit+0x14>
 80094d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094dc:	f7ff bff0 	b.w	80094c0 <__sfp_lock_release>
 80094e0:	4b04      	ldr	r3, [pc, #16]	@ (80094f4 <__sinit+0x28>)
 80094e2:	6223      	str	r3, [r4, #32]
 80094e4:	4b04      	ldr	r3, [pc, #16]	@ (80094f8 <__sinit+0x2c>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1f5      	bne.n	80094d8 <__sinit+0xc>
 80094ec:	f7ff ffc4 	bl	8009478 <global_stdio_init.part.0>
 80094f0:	e7f2      	b.n	80094d8 <__sinit+0xc>
 80094f2:	bf00      	nop
 80094f4:	08009439 	.word	0x08009439
 80094f8:	20001fa0 	.word	0x20001fa0

080094fc <_fwalk_sglue>:
 80094fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009500:	4607      	mov	r7, r0
 8009502:	4688      	mov	r8, r1
 8009504:	4614      	mov	r4, r2
 8009506:	2600      	movs	r6, #0
 8009508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800950c:	f1b9 0901 	subs.w	r9, r9, #1
 8009510:	d505      	bpl.n	800951e <_fwalk_sglue+0x22>
 8009512:	6824      	ldr	r4, [r4, #0]
 8009514:	2c00      	cmp	r4, #0
 8009516:	d1f7      	bne.n	8009508 <_fwalk_sglue+0xc>
 8009518:	4630      	mov	r0, r6
 800951a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800951e:	89ab      	ldrh	r3, [r5, #12]
 8009520:	2b01      	cmp	r3, #1
 8009522:	d907      	bls.n	8009534 <_fwalk_sglue+0x38>
 8009524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009528:	3301      	adds	r3, #1
 800952a:	d003      	beq.n	8009534 <_fwalk_sglue+0x38>
 800952c:	4629      	mov	r1, r5
 800952e:	4638      	mov	r0, r7
 8009530:	47c0      	blx	r8
 8009532:	4306      	orrs	r6, r0
 8009534:	3568      	adds	r5, #104	@ 0x68
 8009536:	e7e9      	b.n	800950c <_fwalk_sglue+0x10>

08009538 <siprintf>:
 8009538:	b40e      	push	{r1, r2, r3}
 800953a:	b510      	push	{r4, lr}
 800953c:	b09d      	sub	sp, #116	@ 0x74
 800953e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009540:	9002      	str	r0, [sp, #8]
 8009542:	9006      	str	r0, [sp, #24]
 8009544:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009548:	480a      	ldr	r0, [pc, #40]	@ (8009574 <siprintf+0x3c>)
 800954a:	9107      	str	r1, [sp, #28]
 800954c:	9104      	str	r1, [sp, #16]
 800954e:	490a      	ldr	r1, [pc, #40]	@ (8009578 <siprintf+0x40>)
 8009550:	f853 2b04 	ldr.w	r2, [r3], #4
 8009554:	9105      	str	r1, [sp, #20]
 8009556:	2400      	movs	r4, #0
 8009558:	a902      	add	r1, sp, #8
 800955a:	6800      	ldr	r0, [r0, #0]
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009560:	f002 fcac 	bl	800bebc <_svfiprintf_r>
 8009564:	9b02      	ldr	r3, [sp, #8]
 8009566:	701c      	strb	r4, [r3, #0]
 8009568:	b01d      	add	sp, #116	@ 0x74
 800956a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800956e:	b003      	add	sp, #12
 8009570:	4770      	bx	lr
 8009572:	bf00      	nop
 8009574:	20000038 	.word	0x20000038
 8009578:	ffff0208 	.word	0xffff0208

0800957c <siscanf>:
 800957c:	b40e      	push	{r1, r2, r3}
 800957e:	b570      	push	{r4, r5, r6, lr}
 8009580:	b09d      	sub	sp, #116	@ 0x74
 8009582:	ac21      	add	r4, sp, #132	@ 0x84
 8009584:	2500      	movs	r5, #0
 8009586:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800958a:	f854 6b04 	ldr.w	r6, [r4], #4
 800958e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009592:	951b      	str	r5, [sp, #108]	@ 0x6c
 8009594:	9002      	str	r0, [sp, #8]
 8009596:	9006      	str	r0, [sp, #24]
 8009598:	f7f6 fe7a 	bl	8000290 <strlen>
 800959c:	4b0b      	ldr	r3, [pc, #44]	@ (80095cc <siscanf+0x50>)
 800959e:	9003      	str	r0, [sp, #12]
 80095a0:	9007      	str	r0, [sp, #28]
 80095a2:	480b      	ldr	r0, [pc, #44]	@ (80095d0 <siscanf+0x54>)
 80095a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80095aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80095ae:	4632      	mov	r2, r6
 80095b0:	4623      	mov	r3, r4
 80095b2:	a902      	add	r1, sp, #8
 80095b4:	6800      	ldr	r0, [r0, #0]
 80095b6:	950f      	str	r5, [sp, #60]	@ 0x3c
 80095b8:	9514      	str	r5, [sp, #80]	@ 0x50
 80095ba:	9401      	str	r4, [sp, #4]
 80095bc:	f002 fdd4 	bl	800c168 <__ssvfiscanf_r>
 80095c0:	b01d      	add	sp, #116	@ 0x74
 80095c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095c6:	b003      	add	sp, #12
 80095c8:	4770      	bx	lr
 80095ca:	bf00      	nop
 80095cc:	080095f7 	.word	0x080095f7
 80095d0:	20000038 	.word	0x20000038

080095d4 <__sread>:
 80095d4:	b510      	push	{r4, lr}
 80095d6:	460c      	mov	r4, r1
 80095d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095dc:	f000 f906 	bl	80097ec <_read_r>
 80095e0:	2800      	cmp	r0, #0
 80095e2:	bfab      	itete	ge
 80095e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80095e6:	89a3      	ldrhlt	r3, [r4, #12]
 80095e8:	181b      	addge	r3, r3, r0
 80095ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095ee:	bfac      	ite	ge
 80095f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095f2:	81a3      	strhlt	r3, [r4, #12]
 80095f4:	bd10      	pop	{r4, pc}

080095f6 <__seofread>:
 80095f6:	2000      	movs	r0, #0
 80095f8:	4770      	bx	lr

080095fa <__swrite>:
 80095fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095fe:	461f      	mov	r7, r3
 8009600:	898b      	ldrh	r3, [r1, #12]
 8009602:	05db      	lsls	r3, r3, #23
 8009604:	4605      	mov	r5, r0
 8009606:	460c      	mov	r4, r1
 8009608:	4616      	mov	r6, r2
 800960a:	d505      	bpl.n	8009618 <__swrite+0x1e>
 800960c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009610:	2302      	movs	r3, #2
 8009612:	2200      	movs	r2, #0
 8009614:	f000 f8d8 	bl	80097c8 <_lseek_r>
 8009618:	89a3      	ldrh	r3, [r4, #12]
 800961a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800961e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009622:	81a3      	strh	r3, [r4, #12]
 8009624:	4632      	mov	r2, r6
 8009626:	463b      	mov	r3, r7
 8009628:	4628      	mov	r0, r5
 800962a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800962e:	f000 b8ef 	b.w	8009810 <_write_r>

08009632 <__sseek>:
 8009632:	b510      	push	{r4, lr}
 8009634:	460c      	mov	r4, r1
 8009636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963a:	f000 f8c5 	bl	80097c8 <_lseek_r>
 800963e:	1c43      	adds	r3, r0, #1
 8009640:	89a3      	ldrh	r3, [r4, #12]
 8009642:	bf15      	itete	ne
 8009644:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009646:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800964a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800964e:	81a3      	strheq	r3, [r4, #12]
 8009650:	bf18      	it	ne
 8009652:	81a3      	strhne	r3, [r4, #12]
 8009654:	bd10      	pop	{r4, pc}

08009656 <__sclose>:
 8009656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965a:	f000 b8a5 	b.w	80097a8 <_close_r>

0800965e <_vsniprintf_r>:
 800965e:	b530      	push	{r4, r5, lr}
 8009660:	4614      	mov	r4, r2
 8009662:	2c00      	cmp	r4, #0
 8009664:	b09b      	sub	sp, #108	@ 0x6c
 8009666:	4605      	mov	r5, r0
 8009668:	461a      	mov	r2, r3
 800966a:	da05      	bge.n	8009678 <_vsniprintf_r+0x1a>
 800966c:	238b      	movs	r3, #139	@ 0x8b
 800966e:	6003      	str	r3, [r0, #0]
 8009670:	f04f 30ff 	mov.w	r0, #4294967295
 8009674:	b01b      	add	sp, #108	@ 0x6c
 8009676:	bd30      	pop	{r4, r5, pc}
 8009678:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800967c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009680:	f04f 0300 	mov.w	r3, #0
 8009684:	9319      	str	r3, [sp, #100]	@ 0x64
 8009686:	bf14      	ite	ne
 8009688:	f104 33ff 	addne.w	r3, r4, #4294967295
 800968c:	4623      	moveq	r3, r4
 800968e:	9302      	str	r3, [sp, #8]
 8009690:	9305      	str	r3, [sp, #20]
 8009692:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009696:	9100      	str	r1, [sp, #0]
 8009698:	9104      	str	r1, [sp, #16]
 800969a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800969e:	4669      	mov	r1, sp
 80096a0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80096a2:	f002 fc0b 	bl	800bebc <_svfiprintf_r>
 80096a6:	1c43      	adds	r3, r0, #1
 80096a8:	bfbc      	itt	lt
 80096aa:	238b      	movlt	r3, #139	@ 0x8b
 80096ac:	602b      	strlt	r3, [r5, #0]
 80096ae:	2c00      	cmp	r4, #0
 80096b0:	d0e0      	beq.n	8009674 <_vsniprintf_r+0x16>
 80096b2:	9b00      	ldr	r3, [sp, #0]
 80096b4:	2200      	movs	r2, #0
 80096b6:	701a      	strb	r2, [r3, #0]
 80096b8:	e7dc      	b.n	8009674 <_vsniprintf_r+0x16>
	...

080096bc <vsniprintf>:
 80096bc:	b507      	push	{r0, r1, r2, lr}
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	4613      	mov	r3, r2
 80096c2:	460a      	mov	r2, r1
 80096c4:	4601      	mov	r1, r0
 80096c6:	4803      	ldr	r0, [pc, #12]	@ (80096d4 <vsniprintf+0x18>)
 80096c8:	6800      	ldr	r0, [r0, #0]
 80096ca:	f7ff ffc8 	bl	800965e <_vsniprintf_r>
 80096ce:	b003      	add	sp, #12
 80096d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80096d4:	20000038 	.word	0x20000038

080096d8 <memset>:
 80096d8:	4402      	add	r2, r0
 80096da:	4603      	mov	r3, r0
 80096dc:	4293      	cmp	r3, r2
 80096de:	d100      	bne.n	80096e2 <memset+0xa>
 80096e0:	4770      	bx	lr
 80096e2:	f803 1b01 	strb.w	r1, [r3], #1
 80096e6:	e7f9      	b.n	80096dc <memset+0x4>

080096e8 <strtok>:
 80096e8:	4b16      	ldr	r3, [pc, #88]	@ (8009744 <strtok+0x5c>)
 80096ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ee:	681f      	ldr	r7, [r3, #0]
 80096f0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80096f2:	4605      	mov	r5, r0
 80096f4:	460e      	mov	r6, r1
 80096f6:	b9ec      	cbnz	r4, 8009734 <strtok+0x4c>
 80096f8:	2050      	movs	r0, #80	@ 0x50
 80096fa:	f000 ff9f 	bl	800a63c <malloc>
 80096fe:	4602      	mov	r2, r0
 8009700:	6478      	str	r0, [r7, #68]	@ 0x44
 8009702:	b920      	cbnz	r0, 800970e <strtok+0x26>
 8009704:	4b10      	ldr	r3, [pc, #64]	@ (8009748 <strtok+0x60>)
 8009706:	4811      	ldr	r0, [pc, #68]	@ (800974c <strtok+0x64>)
 8009708:	215b      	movs	r1, #91	@ 0x5b
 800970a:	f000 f8d5 	bl	80098b8 <__assert_func>
 800970e:	e9c0 4400 	strd	r4, r4, [r0]
 8009712:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009716:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800971a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800971e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009722:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009726:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800972a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800972e:	6184      	str	r4, [r0, #24]
 8009730:	7704      	strb	r4, [r0, #28]
 8009732:	6244      	str	r4, [r0, #36]	@ 0x24
 8009734:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009736:	4631      	mov	r1, r6
 8009738:	4628      	mov	r0, r5
 800973a:	2301      	movs	r3, #1
 800973c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009740:	f000 b806 	b.w	8009750 <__strtok_r>
 8009744:	20000038 	.word	0x20000038
 8009748:	0800d92b 	.word	0x0800d92b
 800974c:	0800d942 	.word	0x0800d942

08009750 <__strtok_r>:
 8009750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009752:	4604      	mov	r4, r0
 8009754:	b908      	cbnz	r0, 800975a <__strtok_r+0xa>
 8009756:	6814      	ldr	r4, [r2, #0]
 8009758:	b144      	cbz	r4, 800976c <__strtok_r+0x1c>
 800975a:	4620      	mov	r0, r4
 800975c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009760:	460f      	mov	r7, r1
 8009762:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009766:	b91e      	cbnz	r6, 8009770 <__strtok_r+0x20>
 8009768:	b965      	cbnz	r5, 8009784 <__strtok_r+0x34>
 800976a:	6015      	str	r5, [r2, #0]
 800976c:	2000      	movs	r0, #0
 800976e:	e005      	b.n	800977c <__strtok_r+0x2c>
 8009770:	42b5      	cmp	r5, r6
 8009772:	d1f6      	bne.n	8009762 <__strtok_r+0x12>
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1f0      	bne.n	800975a <__strtok_r+0xa>
 8009778:	6014      	str	r4, [r2, #0]
 800977a:	7003      	strb	r3, [r0, #0]
 800977c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800977e:	461c      	mov	r4, r3
 8009780:	e00c      	b.n	800979c <__strtok_r+0x4c>
 8009782:	b91d      	cbnz	r5, 800978c <__strtok_r+0x3c>
 8009784:	4627      	mov	r7, r4
 8009786:	f814 3b01 	ldrb.w	r3, [r4], #1
 800978a:	460e      	mov	r6, r1
 800978c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8009790:	42ab      	cmp	r3, r5
 8009792:	d1f6      	bne.n	8009782 <__strtok_r+0x32>
 8009794:	2b00      	cmp	r3, #0
 8009796:	d0f2      	beq.n	800977e <__strtok_r+0x2e>
 8009798:	2300      	movs	r3, #0
 800979a:	703b      	strb	r3, [r7, #0]
 800979c:	6014      	str	r4, [r2, #0]
 800979e:	e7ed      	b.n	800977c <__strtok_r+0x2c>

080097a0 <_localeconv_r>:
 80097a0:	4800      	ldr	r0, [pc, #0]	@ (80097a4 <_localeconv_r+0x4>)
 80097a2:	4770      	bx	lr
 80097a4:	20000178 	.word	0x20000178

080097a8 <_close_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4d06      	ldr	r5, [pc, #24]	@ (80097c4 <_close_r+0x1c>)
 80097ac:	2300      	movs	r3, #0
 80097ae:	4604      	mov	r4, r0
 80097b0:	4608      	mov	r0, r1
 80097b2:	602b      	str	r3, [r5, #0]
 80097b4:	f7fa fafc 	bl	8003db0 <_close>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d102      	bne.n	80097c2 <_close_r+0x1a>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	b103      	cbz	r3, 80097c2 <_close_r+0x1a>
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	20001fa4 	.word	0x20001fa4

080097c8 <_lseek_r>:
 80097c8:	b538      	push	{r3, r4, r5, lr}
 80097ca:	4d07      	ldr	r5, [pc, #28]	@ (80097e8 <_lseek_r+0x20>)
 80097cc:	4604      	mov	r4, r0
 80097ce:	4608      	mov	r0, r1
 80097d0:	4611      	mov	r1, r2
 80097d2:	2200      	movs	r2, #0
 80097d4:	602a      	str	r2, [r5, #0]
 80097d6:	461a      	mov	r2, r3
 80097d8:	f7fa fb11 	bl	8003dfe <_lseek>
 80097dc:	1c43      	adds	r3, r0, #1
 80097de:	d102      	bne.n	80097e6 <_lseek_r+0x1e>
 80097e0:	682b      	ldr	r3, [r5, #0]
 80097e2:	b103      	cbz	r3, 80097e6 <_lseek_r+0x1e>
 80097e4:	6023      	str	r3, [r4, #0]
 80097e6:	bd38      	pop	{r3, r4, r5, pc}
 80097e8:	20001fa4 	.word	0x20001fa4

080097ec <_read_r>:
 80097ec:	b538      	push	{r3, r4, r5, lr}
 80097ee:	4d07      	ldr	r5, [pc, #28]	@ (800980c <_read_r+0x20>)
 80097f0:	4604      	mov	r4, r0
 80097f2:	4608      	mov	r0, r1
 80097f4:	4611      	mov	r1, r2
 80097f6:	2200      	movs	r2, #0
 80097f8:	602a      	str	r2, [r5, #0]
 80097fa:	461a      	mov	r2, r3
 80097fc:	f7fa fa9f 	bl	8003d3e <_read>
 8009800:	1c43      	adds	r3, r0, #1
 8009802:	d102      	bne.n	800980a <_read_r+0x1e>
 8009804:	682b      	ldr	r3, [r5, #0]
 8009806:	b103      	cbz	r3, 800980a <_read_r+0x1e>
 8009808:	6023      	str	r3, [r4, #0]
 800980a:	bd38      	pop	{r3, r4, r5, pc}
 800980c:	20001fa4 	.word	0x20001fa4

08009810 <_write_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	4d07      	ldr	r5, [pc, #28]	@ (8009830 <_write_r+0x20>)
 8009814:	4604      	mov	r4, r0
 8009816:	4608      	mov	r0, r1
 8009818:	4611      	mov	r1, r2
 800981a:	2200      	movs	r2, #0
 800981c:	602a      	str	r2, [r5, #0]
 800981e:	461a      	mov	r2, r3
 8009820:	f7fa faaa 	bl	8003d78 <_write>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d102      	bne.n	800982e <_write_r+0x1e>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	b103      	cbz	r3, 800982e <_write_r+0x1e>
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	bd38      	pop	{r3, r4, r5, pc}
 8009830:	20001fa4 	.word	0x20001fa4

08009834 <__errno>:
 8009834:	4b01      	ldr	r3, [pc, #4]	@ (800983c <__errno+0x8>)
 8009836:	6818      	ldr	r0, [r3, #0]
 8009838:	4770      	bx	lr
 800983a:	bf00      	nop
 800983c:	20000038 	.word	0x20000038

08009840 <__libc_init_array>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	4d0d      	ldr	r5, [pc, #52]	@ (8009878 <__libc_init_array+0x38>)
 8009844:	4c0d      	ldr	r4, [pc, #52]	@ (800987c <__libc_init_array+0x3c>)
 8009846:	1b64      	subs	r4, r4, r5
 8009848:	10a4      	asrs	r4, r4, #2
 800984a:	2600      	movs	r6, #0
 800984c:	42a6      	cmp	r6, r4
 800984e:	d109      	bne.n	8009864 <__libc_init_array+0x24>
 8009850:	4d0b      	ldr	r5, [pc, #44]	@ (8009880 <__libc_init_array+0x40>)
 8009852:	4c0c      	ldr	r4, [pc, #48]	@ (8009884 <__libc_init_array+0x44>)
 8009854:	f003 ff7a 	bl	800d74c <_init>
 8009858:	1b64      	subs	r4, r4, r5
 800985a:	10a4      	asrs	r4, r4, #2
 800985c:	2600      	movs	r6, #0
 800985e:	42a6      	cmp	r6, r4
 8009860:	d105      	bne.n	800986e <__libc_init_array+0x2e>
 8009862:	bd70      	pop	{r4, r5, r6, pc}
 8009864:	f855 3b04 	ldr.w	r3, [r5], #4
 8009868:	4798      	blx	r3
 800986a:	3601      	adds	r6, #1
 800986c:	e7ee      	b.n	800984c <__libc_init_array+0xc>
 800986e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009872:	4798      	blx	r3
 8009874:	3601      	adds	r6, #1
 8009876:	e7f2      	b.n	800985e <__libc_init_array+0x1e>
 8009878:	0800dd9c 	.word	0x0800dd9c
 800987c:	0800dd9c 	.word	0x0800dd9c
 8009880:	0800dd9c 	.word	0x0800dd9c
 8009884:	0800dda0 	.word	0x0800dda0

08009888 <__retarget_lock_init_recursive>:
 8009888:	4770      	bx	lr

0800988a <__retarget_lock_acquire_recursive>:
 800988a:	4770      	bx	lr

0800988c <__retarget_lock_release_recursive>:
 800988c:	4770      	bx	lr

0800988e <memcpy>:
 800988e:	440a      	add	r2, r1
 8009890:	4291      	cmp	r1, r2
 8009892:	f100 33ff 	add.w	r3, r0, #4294967295
 8009896:	d100      	bne.n	800989a <memcpy+0xc>
 8009898:	4770      	bx	lr
 800989a:	b510      	push	{r4, lr}
 800989c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098a4:	4291      	cmp	r1, r2
 80098a6:	d1f9      	bne.n	800989c <memcpy+0xe>
 80098a8:	bd10      	pop	{r4, pc}
	...

080098ac <nanf>:
 80098ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80098b4 <nanf+0x8>
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	7fc00000 	.word	0x7fc00000

080098b8 <__assert_func>:
 80098b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098ba:	4614      	mov	r4, r2
 80098bc:	461a      	mov	r2, r3
 80098be:	4b09      	ldr	r3, [pc, #36]	@ (80098e4 <__assert_func+0x2c>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4605      	mov	r5, r0
 80098c4:	68d8      	ldr	r0, [r3, #12]
 80098c6:	b14c      	cbz	r4, 80098dc <__assert_func+0x24>
 80098c8:	4b07      	ldr	r3, [pc, #28]	@ (80098e8 <__assert_func+0x30>)
 80098ca:	9100      	str	r1, [sp, #0]
 80098cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098d0:	4906      	ldr	r1, [pc, #24]	@ (80098ec <__assert_func+0x34>)
 80098d2:	462b      	mov	r3, r5
 80098d4:	f002 ffb8 	bl	800c848 <fiprintf>
 80098d8:	f003 f882 	bl	800c9e0 <abort>
 80098dc:	4b04      	ldr	r3, [pc, #16]	@ (80098f0 <__assert_func+0x38>)
 80098de:	461c      	mov	r4, r3
 80098e0:	e7f3      	b.n	80098ca <__assert_func+0x12>
 80098e2:	bf00      	nop
 80098e4:	20000038 	.word	0x20000038
 80098e8:	0800d99c 	.word	0x0800d99c
 80098ec:	0800d9a9 	.word	0x0800d9a9
 80098f0:	0800d9d7 	.word	0x0800d9d7

080098f4 <quorem>:
 80098f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f8:	6903      	ldr	r3, [r0, #16]
 80098fa:	690c      	ldr	r4, [r1, #16]
 80098fc:	42a3      	cmp	r3, r4
 80098fe:	4607      	mov	r7, r0
 8009900:	db7e      	blt.n	8009a00 <quorem+0x10c>
 8009902:	3c01      	subs	r4, #1
 8009904:	f101 0814 	add.w	r8, r1, #20
 8009908:	00a3      	lsls	r3, r4, #2
 800990a:	f100 0514 	add.w	r5, r0, #20
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009914:	9301      	str	r3, [sp, #4]
 8009916:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800991a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800991e:	3301      	adds	r3, #1
 8009920:	429a      	cmp	r2, r3
 8009922:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009926:	fbb2 f6f3 	udiv	r6, r2, r3
 800992a:	d32e      	bcc.n	800998a <quorem+0x96>
 800992c:	f04f 0a00 	mov.w	sl, #0
 8009930:	46c4      	mov	ip, r8
 8009932:	46ae      	mov	lr, r5
 8009934:	46d3      	mov	fp, sl
 8009936:	f85c 3b04 	ldr.w	r3, [ip], #4
 800993a:	b298      	uxth	r0, r3
 800993c:	fb06 a000 	mla	r0, r6, r0, sl
 8009940:	0c02      	lsrs	r2, r0, #16
 8009942:	0c1b      	lsrs	r3, r3, #16
 8009944:	fb06 2303 	mla	r3, r6, r3, r2
 8009948:	f8de 2000 	ldr.w	r2, [lr]
 800994c:	b280      	uxth	r0, r0
 800994e:	b292      	uxth	r2, r2
 8009950:	1a12      	subs	r2, r2, r0
 8009952:	445a      	add	r2, fp
 8009954:	f8de 0000 	ldr.w	r0, [lr]
 8009958:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800995c:	b29b      	uxth	r3, r3
 800995e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009962:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009966:	b292      	uxth	r2, r2
 8009968:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800996c:	45e1      	cmp	r9, ip
 800996e:	f84e 2b04 	str.w	r2, [lr], #4
 8009972:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009976:	d2de      	bcs.n	8009936 <quorem+0x42>
 8009978:	9b00      	ldr	r3, [sp, #0]
 800997a:	58eb      	ldr	r3, [r5, r3]
 800997c:	b92b      	cbnz	r3, 800998a <quorem+0x96>
 800997e:	9b01      	ldr	r3, [sp, #4]
 8009980:	3b04      	subs	r3, #4
 8009982:	429d      	cmp	r5, r3
 8009984:	461a      	mov	r2, r3
 8009986:	d32f      	bcc.n	80099e8 <quorem+0xf4>
 8009988:	613c      	str	r4, [r7, #16]
 800998a:	4638      	mov	r0, r7
 800998c:	f001 f9c8 	bl	800ad20 <__mcmp>
 8009990:	2800      	cmp	r0, #0
 8009992:	db25      	blt.n	80099e0 <quorem+0xec>
 8009994:	4629      	mov	r1, r5
 8009996:	2000      	movs	r0, #0
 8009998:	f858 2b04 	ldr.w	r2, [r8], #4
 800999c:	f8d1 c000 	ldr.w	ip, [r1]
 80099a0:	fa1f fe82 	uxth.w	lr, r2
 80099a4:	fa1f f38c 	uxth.w	r3, ip
 80099a8:	eba3 030e 	sub.w	r3, r3, lr
 80099ac:	4403      	add	r3, r0
 80099ae:	0c12      	lsrs	r2, r2, #16
 80099b0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099b4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099be:	45c1      	cmp	r9, r8
 80099c0:	f841 3b04 	str.w	r3, [r1], #4
 80099c4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80099c8:	d2e6      	bcs.n	8009998 <quorem+0xa4>
 80099ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80099ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80099d2:	b922      	cbnz	r2, 80099de <quorem+0xea>
 80099d4:	3b04      	subs	r3, #4
 80099d6:	429d      	cmp	r5, r3
 80099d8:	461a      	mov	r2, r3
 80099da:	d30b      	bcc.n	80099f4 <quorem+0x100>
 80099dc:	613c      	str	r4, [r7, #16]
 80099de:	3601      	adds	r6, #1
 80099e0:	4630      	mov	r0, r6
 80099e2:	b003      	add	sp, #12
 80099e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e8:	6812      	ldr	r2, [r2, #0]
 80099ea:	3b04      	subs	r3, #4
 80099ec:	2a00      	cmp	r2, #0
 80099ee:	d1cb      	bne.n	8009988 <quorem+0x94>
 80099f0:	3c01      	subs	r4, #1
 80099f2:	e7c6      	b.n	8009982 <quorem+0x8e>
 80099f4:	6812      	ldr	r2, [r2, #0]
 80099f6:	3b04      	subs	r3, #4
 80099f8:	2a00      	cmp	r2, #0
 80099fa:	d1ef      	bne.n	80099dc <quorem+0xe8>
 80099fc:	3c01      	subs	r4, #1
 80099fe:	e7ea      	b.n	80099d6 <quorem+0xe2>
 8009a00:	2000      	movs	r0, #0
 8009a02:	e7ee      	b.n	80099e2 <quorem+0xee>
 8009a04:	0000      	movs	r0, r0
	...

08009a08 <_dtoa_r>:
 8009a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a0c:	69c7      	ldr	r7, [r0, #28]
 8009a0e:	b097      	sub	sp, #92	@ 0x5c
 8009a10:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009a14:	ec55 4b10 	vmov	r4, r5, d0
 8009a18:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009a1a:	9107      	str	r1, [sp, #28]
 8009a1c:	4681      	mov	r9, r0
 8009a1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a20:	9311      	str	r3, [sp, #68]	@ 0x44
 8009a22:	b97f      	cbnz	r7, 8009a44 <_dtoa_r+0x3c>
 8009a24:	2010      	movs	r0, #16
 8009a26:	f000 fe09 	bl	800a63c <malloc>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009a30:	b920      	cbnz	r0, 8009a3c <_dtoa_r+0x34>
 8009a32:	4ba9      	ldr	r3, [pc, #676]	@ (8009cd8 <_dtoa_r+0x2d0>)
 8009a34:	21ef      	movs	r1, #239	@ 0xef
 8009a36:	48a9      	ldr	r0, [pc, #676]	@ (8009cdc <_dtoa_r+0x2d4>)
 8009a38:	f7ff ff3e 	bl	80098b8 <__assert_func>
 8009a3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a40:	6007      	str	r7, [r0, #0]
 8009a42:	60c7      	str	r7, [r0, #12]
 8009a44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a48:	6819      	ldr	r1, [r3, #0]
 8009a4a:	b159      	cbz	r1, 8009a64 <_dtoa_r+0x5c>
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	604a      	str	r2, [r1, #4]
 8009a50:	2301      	movs	r3, #1
 8009a52:	4093      	lsls	r3, r2
 8009a54:	608b      	str	r3, [r1, #8]
 8009a56:	4648      	mov	r0, r9
 8009a58:	f000 fee6 	bl	800a828 <_Bfree>
 8009a5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a60:	2200      	movs	r2, #0
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	1e2b      	subs	r3, r5, #0
 8009a66:	bfb9      	ittee	lt
 8009a68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009a6c:	9305      	strlt	r3, [sp, #20]
 8009a6e:	2300      	movge	r3, #0
 8009a70:	6033      	strge	r3, [r6, #0]
 8009a72:	9f05      	ldr	r7, [sp, #20]
 8009a74:	4b9a      	ldr	r3, [pc, #616]	@ (8009ce0 <_dtoa_r+0x2d8>)
 8009a76:	bfbc      	itt	lt
 8009a78:	2201      	movlt	r2, #1
 8009a7a:	6032      	strlt	r2, [r6, #0]
 8009a7c:	43bb      	bics	r3, r7
 8009a7e:	d112      	bne.n	8009aa6 <_dtoa_r+0x9e>
 8009a80:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009a82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009a86:	6013      	str	r3, [r2, #0]
 8009a88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a8c:	4323      	orrs	r3, r4
 8009a8e:	f000 855a 	beq.w	800a546 <_dtoa_r+0xb3e>
 8009a92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009a94:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009cf4 <_dtoa_r+0x2ec>
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	f000 855c 	beq.w	800a556 <_dtoa_r+0xb4e>
 8009a9e:	f10a 0303 	add.w	r3, sl, #3
 8009aa2:	f000 bd56 	b.w	800a552 <_dtoa_r+0xb4a>
 8009aa6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	ec51 0b17 	vmov	r0, r1, d7
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009ab6:	f7f7 f817 	bl	8000ae8 <__aeabi_dcmpeq>
 8009aba:	4680      	mov	r8, r0
 8009abc:	b158      	cbz	r0, 8009ad6 <_dtoa_r+0xce>
 8009abe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	6013      	str	r3, [r2, #0]
 8009ac4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ac6:	b113      	cbz	r3, 8009ace <_dtoa_r+0xc6>
 8009ac8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009aca:	4b86      	ldr	r3, [pc, #536]	@ (8009ce4 <_dtoa_r+0x2dc>)
 8009acc:	6013      	str	r3, [r2, #0]
 8009ace:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009cf8 <_dtoa_r+0x2f0>
 8009ad2:	f000 bd40 	b.w	800a556 <_dtoa_r+0xb4e>
 8009ad6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009ada:	aa14      	add	r2, sp, #80	@ 0x50
 8009adc:	a915      	add	r1, sp, #84	@ 0x54
 8009ade:	4648      	mov	r0, r9
 8009ae0:	f001 fa3e 	bl	800af60 <__d2b>
 8009ae4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009ae8:	9002      	str	r0, [sp, #8]
 8009aea:	2e00      	cmp	r6, #0
 8009aec:	d078      	beq.n	8009be0 <_dtoa_r+0x1d8>
 8009aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009af0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009af4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009af8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009afc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b08:	4619      	mov	r1, r3
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	4b76      	ldr	r3, [pc, #472]	@ (8009ce8 <_dtoa_r+0x2e0>)
 8009b0e:	f7f6 fbcb 	bl	80002a8 <__aeabi_dsub>
 8009b12:	a36b      	add	r3, pc, #428	@ (adr r3, 8009cc0 <_dtoa_r+0x2b8>)
 8009b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b18:	f7f6 fd7e 	bl	8000618 <__aeabi_dmul>
 8009b1c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009cc8 <_dtoa_r+0x2c0>)
 8009b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b22:	f7f6 fbc3 	bl	80002ac <__adddf3>
 8009b26:	4604      	mov	r4, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	460d      	mov	r5, r1
 8009b2c:	f7f6 fd0a 	bl	8000544 <__aeabi_i2d>
 8009b30:	a367      	add	r3, pc, #412	@ (adr r3, 8009cd0 <_dtoa_r+0x2c8>)
 8009b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b36:	f7f6 fd6f 	bl	8000618 <__aeabi_dmul>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4620      	mov	r0, r4
 8009b40:	4629      	mov	r1, r5
 8009b42:	f7f6 fbb3 	bl	80002ac <__adddf3>
 8009b46:	4604      	mov	r4, r0
 8009b48:	460d      	mov	r5, r1
 8009b4a:	f7f7 f815 	bl	8000b78 <__aeabi_d2iz>
 8009b4e:	2200      	movs	r2, #0
 8009b50:	4607      	mov	r7, r0
 8009b52:	2300      	movs	r3, #0
 8009b54:	4620      	mov	r0, r4
 8009b56:	4629      	mov	r1, r5
 8009b58:	f7f6 ffd0 	bl	8000afc <__aeabi_dcmplt>
 8009b5c:	b140      	cbz	r0, 8009b70 <_dtoa_r+0x168>
 8009b5e:	4638      	mov	r0, r7
 8009b60:	f7f6 fcf0 	bl	8000544 <__aeabi_i2d>
 8009b64:	4622      	mov	r2, r4
 8009b66:	462b      	mov	r3, r5
 8009b68:	f7f6 ffbe 	bl	8000ae8 <__aeabi_dcmpeq>
 8009b6c:	b900      	cbnz	r0, 8009b70 <_dtoa_r+0x168>
 8009b6e:	3f01      	subs	r7, #1
 8009b70:	2f16      	cmp	r7, #22
 8009b72:	d852      	bhi.n	8009c1a <_dtoa_r+0x212>
 8009b74:	4b5d      	ldr	r3, [pc, #372]	@ (8009cec <_dtoa_r+0x2e4>)
 8009b76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b82:	f7f6 ffbb 	bl	8000afc <__aeabi_dcmplt>
 8009b86:	2800      	cmp	r0, #0
 8009b88:	d049      	beq.n	8009c1e <_dtoa_r+0x216>
 8009b8a:	3f01      	subs	r7, #1
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b92:	1b9b      	subs	r3, r3, r6
 8009b94:	1e5a      	subs	r2, r3, #1
 8009b96:	bf45      	ittet	mi
 8009b98:	f1c3 0301 	rsbmi	r3, r3, #1
 8009b9c:	9300      	strmi	r3, [sp, #0]
 8009b9e:	2300      	movpl	r3, #0
 8009ba0:	2300      	movmi	r3, #0
 8009ba2:	9206      	str	r2, [sp, #24]
 8009ba4:	bf54      	ite	pl
 8009ba6:	9300      	strpl	r3, [sp, #0]
 8009ba8:	9306      	strmi	r3, [sp, #24]
 8009baa:	2f00      	cmp	r7, #0
 8009bac:	db39      	blt.n	8009c22 <_dtoa_r+0x21a>
 8009bae:	9b06      	ldr	r3, [sp, #24]
 8009bb0:	970d      	str	r7, [sp, #52]	@ 0x34
 8009bb2:	443b      	add	r3, r7
 8009bb4:	9306      	str	r3, [sp, #24]
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	9308      	str	r3, [sp, #32]
 8009bba:	9b07      	ldr	r3, [sp, #28]
 8009bbc:	2b09      	cmp	r3, #9
 8009bbe:	d863      	bhi.n	8009c88 <_dtoa_r+0x280>
 8009bc0:	2b05      	cmp	r3, #5
 8009bc2:	bfc4      	itt	gt
 8009bc4:	3b04      	subgt	r3, #4
 8009bc6:	9307      	strgt	r3, [sp, #28]
 8009bc8:	9b07      	ldr	r3, [sp, #28]
 8009bca:	f1a3 0302 	sub.w	r3, r3, #2
 8009bce:	bfcc      	ite	gt
 8009bd0:	2400      	movgt	r4, #0
 8009bd2:	2401      	movle	r4, #1
 8009bd4:	2b03      	cmp	r3, #3
 8009bd6:	d863      	bhi.n	8009ca0 <_dtoa_r+0x298>
 8009bd8:	e8df f003 	tbb	[pc, r3]
 8009bdc:	2b375452 	.word	0x2b375452
 8009be0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009be4:	441e      	add	r6, r3
 8009be6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009bea:	2b20      	cmp	r3, #32
 8009bec:	bfc1      	itttt	gt
 8009bee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009bf2:	409f      	lslgt	r7, r3
 8009bf4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009bf8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009bfc:	bfd6      	itet	le
 8009bfe:	f1c3 0320 	rsble	r3, r3, #32
 8009c02:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c06:	fa04 f003 	lslle.w	r0, r4, r3
 8009c0a:	f7f6 fc8b 	bl	8000524 <__aeabi_ui2d>
 8009c0e:	2201      	movs	r2, #1
 8009c10:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c14:	3e01      	subs	r6, #1
 8009c16:	9212      	str	r2, [sp, #72]	@ 0x48
 8009c18:	e776      	b.n	8009b08 <_dtoa_r+0x100>
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e7b7      	b.n	8009b8e <_dtoa_r+0x186>
 8009c1e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009c20:	e7b6      	b.n	8009b90 <_dtoa_r+0x188>
 8009c22:	9b00      	ldr	r3, [sp, #0]
 8009c24:	1bdb      	subs	r3, r3, r7
 8009c26:	9300      	str	r3, [sp, #0]
 8009c28:	427b      	negs	r3, r7
 8009c2a:	9308      	str	r3, [sp, #32]
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009c30:	e7c3      	b.n	8009bba <_dtoa_r+0x1b2>
 8009c32:	2301      	movs	r3, #1
 8009c34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c38:	eb07 0b03 	add.w	fp, r7, r3
 8009c3c:	f10b 0301 	add.w	r3, fp, #1
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	9303      	str	r3, [sp, #12]
 8009c44:	bfb8      	it	lt
 8009c46:	2301      	movlt	r3, #1
 8009c48:	e006      	b.n	8009c58 <_dtoa_r+0x250>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	dd28      	ble.n	8009ca6 <_dtoa_r+0x29e>
 8009c54:	469b      	mov	fp, r3
 8009c56:	9303      	str	r3, [sp, #12]
 8009c58:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009c5c:	2100      	movs	r1, #0
 8009c5e:	2204      	movs	r2, #4
 8009c60:	f102 0514 	add.w	r5, r2, #20
 8009c64:	429d      	cmp	r5, r3
 8009c66:	d926      	bls.n	8009cb6 <_dtoa_r+0x2ae>
 8009c68:	6041      	str	r1, [r0, #4]
 8009c6a:	4648      	mov	r0, r9
 8009c6c:	f000 fd9c 	bl	800a7a8 <_Balloc>
 8009c70:	4682      	mov	sl, r0
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d142      	bne.n	8009cfc <_dtoa_r+0x2f4>
 8009c76:	4b1e      	ldr	r3, [pc, #120]	@ (8009cf0 <_dtoa_r+0x2e8>)
 8009c78:	4602      	mov	r2, r0
 8009c7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8009c7e:	e6da      	b.n	8009a36 <_dtoa_r+0x2e>
 8009c80:	2300      	movs	r3, #0
 8009c82:	e7e3      	b.n	8009c4c <_dtoa_r+0x244>
 8009c84:	2300      	movs	r3, #0
 8009c86:	e7d5      	b.n	8009c34 <_dtoa_r+0x22c>
 8009c88:	2401      	movs	r4, #1
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	9307      	str	r3, [sp, #28]
 8009c8e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009c90:	f04f 3bff 	mov.w	fp, #4294967295
 8009c94:	2200      	movs	r2, #0
 8009c96:	f8cd b00c 	str.w	fp, [sp, #12]
 8009c9a:	2312      	movs	r3, #18
 8009c9c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009c9e:	e7db      	b.n	8009c58 <_dtoa_r+0x250>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ca4:	e7f4      	b.n	8009c90 <_dtoa_r+0x288>
 8009ca6:	f04f 0b01 	mov.w	fp, #1
 8009caa:	f8cd b00c 	str.w	fp, [sp, #12]
 8009cae:	465b      	mov	r3, fp
 8009cb0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009cb4:	e7d0      	b.n	8009c58 <_dtoa_r+0x250>
 8009cb6:	3101      	adds	r1, #1
 8009cb8:	0052      	lsls	r2, r2, #1
 8009cba:	e7d1      	b.n	8009c60 <_dtoa_r+0x258>
 8009cbc:	f3af 8000 	nop.w
 8009cc0:	636f4361 	.word	0x636f4361
 8009cc4:	3fd287a7 	.word	0x3fd287a7
 8009cc8:	8b60c8b3 	.word	0x8b60c8b3
 8009ccc:	3fc68a28 	.word	0x3fc68a28
 8009cd0:	509f79fb 	.word	0x509f79fb
 8009cd4:	3fd34413 	.word	0x3fd34413
 8009cd8:	0800d92b 	.word	0x0800d92b
 8009cdc:	0800d9e5 	.word	0x0800d9e5
 8009ce0:	7ff00000 	.word	0x7ff00000
 8009ce4:	0800dad1 	.word	0x0800dad1
 8009ce8:	3ff80000 	.word	0x3ff80000
 8009cec:	0800db78 	.word	0x0800db78
 8009cf0:	0800da3d 	.word	0x0800da3d
 8009cf4:	0800d9e1 	.word	0x0800d9e1
 8009cf8:	0800dad0 	.word	0x0800dad0
 8009cfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009d00:	6018      	str	r0, [r3, #0]
 8009d02:	9b03      	ldr	r3, [sp, #12]
 8009d04:	2b0e      	cmp	r3, #14
 8009d06:	f200 80a1 	bhi.w	8009e4c <_dtoa_r+0x444>
 8009d0a:	2c00      	cmp	r4, #0
 8009d0c:	f000 809e 	beq.w	8009e4c <_dtoa_r+0x444>
 8009d10:	2f00      	cmp	r7, #0
 8009d12:	dd33      	ble.n	8009d7c <_dtoa_r+0x374>
 8009d14:	4b9c      	ldr	r3, [pc, #624]	@ (8009f88 <_dtoa_r+0x580>)
 8009d16:	f007 020f 	and.w	r2, r7, #15
 8009d1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d1e:	ed93 7b00 	vldr	d7, [r3]
 8009d22:	05f8      	lsls	r0, r7, #23
 8009d24:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009d28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d2c:	d516      	bpl.n	8009d5c <_dtoa_r+0x354>
 8009d2e:	4b97      	ldr	r3, [pc, #604]	@ (8009f8c <_dtoa_r+0x584>)
 8009d30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d38:	f7f6 fd98 	bl	800086c <__aeabi_ddiv>
 8009d3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d40:	f004 040f 	and.w	r4, r4, #15
 8009d44:	2603      	movs	r6, #3
 8009d46:	4d91      	ldr	r5, [pc, #580]	@ (8009f8c <_dtoa_r+0x584>)
 8009d48:	b954      	cbnz	r4, 8009d60 <_dtoa_r+0x358>
 8009d4a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d52:	f7f6 fd8b 	bl	800086c <__aeabi_ddiv>
 8009d56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d5a:	e028      	b.n	8009dae <_dtoa_r+0x3a6>
 8009d5c:	2602      	movs	r6, #2
 8009d5e:	e7f2      	b.n	8009d46 <_dtoa_r+0x33e>
 8009d60:	07e1      	lsls	r1, r4, #31
 8009d62:	d508      	bpl.n	8009d76 <_dtoa_r+0x36e>
 8009d64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d6c:	f7f6 fc54 	bl	8000618 <__aeabi_dmul>
 8009d70:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d74:	3601      	adds	r6, #1
 8009d76:	1064      	asrs	r4, r4, #1
 8009d78:	3508      	adds	r5, #8
 8009d7a:	e7e5      	b.n	8009d48 <_dtoa_r+0x340>
 8009d7c:	f000 80af 	beq.w	8009ede <_dtoa_r+0x4d6>
 8009d80:	427c      	negs	r4, r7
 8009d82:	4b81      	ldr	r3, [pc, #516]	@ (8009f88 <_dtoa_r+0x580>)
 8009d84:	4d81      	ldr	r5, [pc, #516]	@ (8009f8c <_dtoa_r+0x584>)
 8009d86:	f004 020f 	and.w	r2, r4, #15
 8009d8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d96:	f7f6 fc3f 	bl	8000618 <__aeabi_dmul>
 8009d9a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d9e:	1124      	asrs	r4, r4, #4
 8009da0:	2300      	movs	r3, #0
 8009da2:	2602      	movs	r6, #2
 8009da4:	2c00      	cmp	r4, #0
 8009da6:	f040 808f 	bne.w	8009ec8 <_dtoa_r+0x4c0>
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1d3      	bne.n	8009d56 <_dtoa_r+0x34e>
 8009dae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009db0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	f000 8094 	beq.w	8009ee2 <_dtoa_r+0x4da>
 8009dba:	4b75      	ldr	r3, [pc, #468]	@ (8009f90 <_dtoa_r+0x588>)
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	4620      	mov	r0, r4
 8009dc0:	4629      	mov	r1, r5
 8009dc2:	f7f6 fe9b 	bl	8000afc <__aeabi_dcmplt>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	f000 808b 	beq.w	8009ee2 <_dtoa_r+0x4da>
 8009dcc:	9b03      	ldr	r3, [sp, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	f000 8087 	beq.w	8009ee2 <_dtoa_r+0x4da>
 8009dd4:	f1bb 0f00 	cmp.w	fp, #0
 8009dd8:	dd34      	ble.n	8009e44 <_dtoa_r+0x43c>
 8009dda:	4620      	mov	r0, r4
 8009ddc:	4b6d      	ldr	r3, [pc, #436]	@ (8009f94 <_dtoa_r+0x58c>)
 8009dde:	2200      	movs	r2, #0
 8009de0:	4629      	mov	r1, r5
 8009de2:	f7f6 fc19 	bl	8000618 <__aeabi_dmul>
 8009de6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dea:	f107 38ff 	add.w	r8, r7, #4294967295
 8009dee:	3601      	adds	r6, #1
 8009df0:	465c      	mov	r4, fp
 8009df2:	4630      	mov	r0, r6
 8009df4:	f7f6 fba6 	bl	8000544 <__aeabi_i2d>
 8009df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dfc:	f7f6 fc0c 	bl	8000618 <__aeabi_dmul>
 8009e00:	4b65      	ldr	r3, [pc, #404]	@ (8009f98 <_dtoa_r+0x590>)
 8009e02:	2200      	movs	r2, #0
 8009e04:	f7f6 fa52 	bl	80002ac <__adddf3>
 8009e08:	4605      	mov	r5, r0
 8009e0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e0e:	2c00      	cmp	r4, #0
 8009e10:	d16a      	bne.n	8009ee8 <_dtoa_r+0x4e0>
 8009e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e16:	4b61      	ldr	r3, [pc, #388]	@ (8009f9c <_dtoa_r+0x594>)
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f7f6 fa45 	bl	80002a8 <__aeabi_dsub>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e26:	462a      	mov	r2, r5
 8009e28:	4633      	mov	r3, r6
 8009e2a:	f7f6 fe85 	bl	8000b38 <__aeabi_dcmpgt>
 8009e2e:	2800      	cmp	r0, #0
 8009e30:	f040 8298 	bne.w	800a364 <_dtoa_r+0x95c>
 8009e34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e38:	462a      	mov	r2, r5
 8009e3a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e3e:	f7f6 fe5d 	bl	8000afc <__aeabi_dcmplt>
 8009e42:	bb38      	cbnz	r0, 8009e94 <_dtoa_r+0x48c>
 8009e44:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009e48:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009e4c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f2c0 8157 	blt.w	800a102 <_dtoa_r+0x6fa>
 8009e54:	2f0e      	cmp	r7, #14
 8009e56:	f300 8154 	bgt.w	800a102 <_dtoa_r+0x6fa>
 8009e5a:	4b4b      	ldr	r3, [pc, #300]	@ (8009f88 <_dtoa_r+0x580>)
 8009e5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e60:	ed93 7b00 	vldr	d7, [r3]
 8009e64:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	ed8d 7b00 	vstr	d7, [sp]
 8009e6c:	f280 80e5 	bge.w	800a03a <_dtoa_r+0x632>
 8009e70:	9b03      	ldr	r3, [sp, #12]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	f300 80e1 	bgt.w	800a03a <_dtoa_r+0x632>
 8009e78:	d10c      	bne.n	8009e94 <_dtoa_r+0x48c>
 8009e7a:	4b48      	ldr	r3, [pc, #288]	@ (8009f9c <_dtoa_r+0x594>)
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	ec51 0b17 	vmov	r0, r1, d7
 8009e82:	f7f6 fbc9 	bl	8000618 <__aeabi_dmul>
 8009e86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e8a:	f7f6 fe4b 	bl	8000b24 <__aeabi_dcmpge>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	f000 8266 	beq.w	800a360 <_dtoa_r+0x958>
 8009e94:	2400      	movs	r4, #0
 8009e96:	4625      	mov	r5, r4
 8009e98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e9a:	4656      	mov	r6, sl
 8009e9c:	ea6f 0803 	mvn.w	r8, r3
 8009ea0:	2700      	movs	r7, #0
 8009ea2:	4621      	mov	r1, r4
 8009ea4:	4648      	mov	r0, r9
 8009ea6:	f000 fcbf 	bl	800a828 <_Bfree>
 8009eaa:	2d00      	cmp	r5, #0
 8009eac:	f000 80bd 	beq.w	800a02a <_dtoa_r+0x622>
 8009eb0:	b12f      	cbz	r7, 8009ebe <_dtoa_r+0x4b6>
 8009eb2:	42af      	cmp	r7, r5
 8009eb4:	d003      	beq.n	8009ebe <_dtoa_r+0x4b6>
 8009eb6:	4639      	mov	r1, r7
 8009eb8:	4648      	mov	r0, r9
 8009eba:	f000 fcb5 	bl	800a828 <_Bfree>
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	4648      	mov	r0, r9
 8009ec2:	f000 fcb1 	bl	800a828 <_Bfree>
 8009ec6:	e0b0      	b.n	800a02a <_dtoa_r+0x622>
 8009ec8:	07e2      	lsls	r2, r4, #31
 8009eca:	d505      	bpl.n	8009ed8 <_dtoa_r+0x4d0>
 8009ecc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ed0:	f7f6 fba2 	bl	8000618 <__aeabi_dmul>
 8009ed4:	3601      	adds	r6, #1
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	1064      	asrs	r4, r4, #1
 8009eda:	3508      	adds	r5, #8
 8009edc:	e762      	b.n	8009da4 <_dtoa_r+0x39c>
 8009ede:	2602      	movs	r6, #2
 8009ee0:	e765      	b.n	8009dae <_dtoa_r+0x3a6>
 8009ee2:	9c03      	ldr	r4, [sp, #12]
 8009ee4:	46b8      	mov	r8, r7
 8009ee6:	e784      	b.n	8009df2 <_dtoa_r+0x3ea>
 8009ee8:	4b27      	ldr	r3, [pc, #156]	@ (8009f88 <_dtoa_r+0x580>)
 8009eea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009eec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ef0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ef4:	4454      	add	r4, sl
 8009ef6:	2900      	cmp	r1, #0
 8009ef8:	d054      	beq.n	8009fa4 <_dtoa_r+0x59c>
 8009efa:	4929      	ldr	r1, [pc, #164]	@ (8009fa0 <_dtoa_r+0x598>)
 8009efc:	2000      	movs	r0, #0
 8009efe:	f7f6 fcb5 	bl	800086c <__aeabi_ddiv>
 8009f02:	4633      	mov	r3, r6
 8009f04:	462a      	mov	r2, r5
 8009f06:	f7f6 f9cf 	bl	80002a8 <__aeabi_dsub>
 8009f0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f0e:	4656      	mov	r6, sl
 8009f10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f14:	f7f6 fe30 	bl	8000b78 <__aeabi_d2iz>
 8009f18:	4605      	mov	r5, r0
 8009f1a:	f7f6 fb13 	bl	8000544 <__aeabi_i2d>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	460b      	mov	r3, r1
 8009f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f26:	f7f6 f9bf 	bl	80002a8 <__aeabi_dsub>
 8009f2a:	3530      	adds	r5, #48	@ 0x30
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	460b      	mov	r3, r1
 8009f30:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f34:	f806 5b01 	strb.w	r5, [r6], #1
 8009f38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f3c:	f7f6 fdde 	bl	8000afc <__aeabi_dcmplt>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	d172      	bne.n	800a02a <_dtoa_r+0x622>
 8009f44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f48:	4911      	ldr	r1, [pc, #68]	@ (8009f90 <_dtoa_r+0x588>)
 8009f4a:	2000      	movs	r0, #0
 8009f4c:	f7f6 f9ac 	bl	80002a8 <__aeabi_dsub>
 8009f50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009f54:	f7f6 fdd2 	bl	8000afc <__aeabi_dcmplt>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	f040 80b4 	bne.w	800a0c6 <_dtoa_r+0x6be>
 8009f5e:	42a6      	cmp	r6, r4
 8009f60:	f43f af70 	beq.w	8009e44 <_dtoa_r+0x43c>
 8009f64:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009f68:	4b0a      	ldr	r3, [pc, #40]	@ (8009f94 <_dtoa_r+0x58c>)
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	f7f6 fb54 	bl	8000618 <__aeabi_dmul>
 8009f70:	4b08      	ldr	r3, [pc, #32]	@ (8009f94 <_dtoa_r+0x58c>)
 8009f72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009f76:	2200      	movs	r2, #0
 8009f78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f7c:	f7f6 fb4c 	bl	8000618 <__aeabi_dmul>
 8009f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f84:	e7c4      	b.n	8009f10 <_dtoa_r+0x508>
 8009f86:	bf00      	nop
 8009f88:	0800db78 	.word	0x0800db78
 8009f8c:	0800db50 	.word	0x0800db50
 8009f90:	3ff00000 	.word	0x3ff00000
 8009f94:	40240000 	.word	0x40240000
 8009f98:	401c0000 	.word	0x401c0000
 8009f9c:	40140000 	.word	0x40140000
 8009fa0:	3fe00000 	.word	0x3fe00000
 8009fa4:	4631      	mov	r1, r6
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	f7f6 fb36 	bl	8000618 <__aeabi_dmul>
 8009fac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009fb0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009fb2:	4656      	mov	r6, sl
 8009fb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fb8:	f7f6 fdde 	bl	8000b78 <__aeabi_d2iz>
 8009fbc:	4605      	mov	r5, r0
 8009fbe:	f7f6 fac1 	bl	8000544 <__aeabi_i2d>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fca:	f7f6 f96d 	bl	80002a8 <__aeabi_dsub>
 8009fce:	3530      	adds	r5, #48	@ 0x30
 8009fd0:	f806 5b01 	strb.w	r5, [r6], #1
 8009fd4:	4602      	mov	r2, r0
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	42a6      	cmp	r6, r4
 8009fda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009fde:	f04f 0200 	mov.w	r2, #0
 8009fe2:	d124      	bne.n	800a02e <_dtoa_r+0x626>
 8009fe4:	4baf      	ldr	r3, [pc, #700]	@ (800a2a4 <_dtoa_r+0x89c>)
 8009fe6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009fea:	f7f6 f95f 	bl	80002ac <__adddf3>
 8009fee:	4602      	mov	r2, r0
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ff6:	f7f6 fd9f 	bl	8000b38 <__aeabi_dcmpgt>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d163      	bne.n	800a0c6 <_dtoa_r+0x6be>
 8009ffe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a002:	49a8      	ldr	r1, [pc, #672]	@ (800a2a4 <_dtoa_r+0x89c>)
 800a004:	2000      	movs	r0, #0
 800a006:	f7f6 f94f 	bl	80002a8 <__aeabi_dsub>
 800a00a:	4602      	mov	r2, r0
 800a00c:	460b      	mov	r3, r1
 800a00e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a012:	f7f6 fd73 	bl	8000afc <__aeabi_dcmplt>
 800a016:	2800      	cmp	r0, #0
 800a018:	f43f af14 	beq.w	8009e44 <_dtoa_r+0x43c>
 800a01c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a01e:	1e73      	subs	r3, r6, #1
 800a020:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a026:	2b30      	cmp	r3, #48	@ 0x30
 800a028:	d0f8      	beq.n	800a01c <_dtoa_r+0x614>
 800a02a:	4647      	mov	r7, r8
 800a02c:	e03b      	b.n	800a0a6 <_dtoa_r+0x69e>
 800a02e:	4b9e      	ldr	r3, [pc, #632]	@ (800a2a8 <_dtoa_r+0x8a0>)
 800a030:	f7f6 faf2 	bl	8000618 <__aeabi_dmul>
 800a034:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a038:	e7bc      	b.n	8009fb4 <_dtoa_r+0x5ac>
 800a03a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a03e:	4656      	mov	r6, sl
 800a040:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a044:	4620      	mov	r0, r4
 800a046:	4629      	mov	r1, r5
 800a048:	f7f6 fc10 	bl	800086c <__aeabi_ddiv>
 800a04c:	f7f6 fd94 	bl	8000b78 <__aeabi_d2iz>
 800a050:	4680      	mov	r8, r0
 800a052:	f7f6 fa77 	bl	8000544 <__aeabi_i2d>
 800a056:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a05a:	f7f6 fadd 	bl	8000618 <__aeabi_dmul>
 800a05e:	4602      	mov	r2, r0
 800a060:	460b      	mov	r3, r1
 800a062:	4620      	mov	r0, r4
 800a064:	4629      	mov	r1, r5
 800a066:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a06a:	f7f6 f91d 	bl	80002a8 <__aeabi_dsub>
 800a06e:	f806 4b01 	strb.w	r4, [r6], #1
 800a072:	9d03      	ldr	r5, [sp, #12]
 800a074:	eba6 040a 	sub.w	r4, r6, sl
 800a078:	42a5      	cmp	r5, r4
 800a07a:	4602      	mov	r2, r0
 800a07c:	460b      	mov	r3, r1
 800a07e:	d133      	bne.n	800a0e8 <_dtoa_r+0x6e0>
 800a080:	f7f6 f914 	bl	80002ac <__adddf3>
 800a084:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a088:	4604      	mov	r4, r0
 800a08a:	460d      	mov	r5, r1
 800a08c:	f7f6 fd54 	bl	8000b38 <__aeabi_dcmpgt>
 800a090:	b9c0      	cbnz	r0, 800a0c4 <_dtoa_r+0x6bc>
 800a092:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a096:	4620      	mov	r0, r4
 800a098:	4629      	mov	r1, r5
 800a09a:	f7f6 fd25 	bl	8000ae8 <__aeabi_dcmpeq>
 800a09e:	b110      	cbz	r0, 800a0a6 <_dtoa_r+0x69e>
 800a0a0:	f018 0f01 	tst.w	r8, #1
 800a0a4:	d10e      	bne.n	800a0c4 <_dtoa_r+0x6bc>
 800a0a6:	9902      	ldr	r1, [sp, #8]
 800a0a8:	4648      	mov	r0, r9
 800a0aa:	f000 fbbd 	bl	800a828 <_Bfree>
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	7033      	strb	r3, [r6, #0]
 800a0b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a0b4:	3701      	adds	r7, #1
 800a0b6:	601f      	str	r7, [r3, #0]
 800a0b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f000 824b 	beq.w	800a556 <_dtoa_r+0xb4e>
 800a0c0:	601e      	str	r6, [r3, #0]
 800a0c2:	e248      	b.n	800a556 <_dtoa_r+0xb4e>
 800a0c4:	46b8      	mov	r8, r7
 800a0c6:	4633      	mov	r3, r6
 800a0c8:	461e      	mov	r6, r3
 800a0ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0ce:	2a39      	cmp	r2, #57	@ 0x39
 800a0d0:	d106      	bne.n	800a0e0 <_dtoa_r+0x6d8>
 800a0d2:	459a      	cmp	sl, r3
 800a0d4:	d1f8      	bne.n	800a0c8 <_dtoa_r+0x6c0>
 800a0d6:	2230      	movs	r2, #48	@ 0x30
 800a0d8:	f108 0801 	add.w	r8, r8, #1
 800a0dc:	f88a 2000 	strb.w	r2, [sl]
 800a0e0:	781a      	ldrb	r2, [r3, #0]
 800a0e2:	3201      	adds	r2, #1
 800a0e4:	701a      	strb	r2, [r3, #0]
 800a0e6:	e7a0      	b.n	800a02a <_dtoa_r+0x622>
 800a0e8:	4b6f      	ldr	r3, [pc, #444]	@ (800a2a8 <_dtoa_r+0x8a0>)
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f7f6 fa94 	bl	8000618 <__aeabi_dmul>
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	f7f6 fcf6 	bl	8000ae8 <__aeabi_dcmpeq>
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	d09f      	beq.n	800a040 <_dtoa_r+0x638>
 800a100:	e7d1      	b.n	800a0a6 <_dtoa_r+0x69e>
 800a102:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a104:	2a00      	cmp	r2, #0
 800a106:	f000 80ea 	beq.w	800a2de <_dtoa_r+0x8d6>
 800a10a:	9a07      	ldr	r2, [sp, #28]
 800a10c:	2a01      	cmp	r2, #1
 800a10e:	f300 80cd 	bgt.w	800a2ac <_dtoa_r+0x8a4>
 800a112:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a114:	2a00      	cmp	r2, #0
 800a116:	f000 80c1 	beq.w	800a29c <_dtoa_r+0x894>
 800a11a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a11e:	9c08      	ldr	r4, [sp, #32]
 800a120:	9e00      	ldr	r6, [sp, #0]
 800a122:	9a00      	ldr	r2, [sp, #0]
 800a124:	441a      	add	r2, r3
 800a126:	9200      	str	r2, [sp, #0]
 800a128:	9a06      	ldr	r2, [sp, #24]
 800a12a:	2101      	movs	r1, #1
 800a12c:	441a      	add	r2, r3
 800a12e:	4648      	mov	r0, r9
 800a130:	9206      	str	r2, [sp, #24]
 800a132:	f000 fc77 	bl	800aa24 <__i2b>
 800a136:	4605      	mov	r5, r0
 800a138:	b166      	cbz	r6, 800a154 <_dtoa_r+0x74c>
 800a13a:	9b06      	ldr	r3, [sp, #24]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	dd09      	ble.n	800a154 <_dtoa_r+0x74c>
 800a140:	42b3      	cmp	r3, r6
 800a142:	9a00      	ldr	r2, [sp, #0]
 800a144:	bfa8      	it	ge
 800a146:	4633      	movge	r3, r6
 800a148:	1ad2      	subs	r2, r2, r3
 800a14a:	9200      	str	r2, [sp, #0]
 800a14c:	9a06      	ldr	r2, [sp, #24]
 800a14e:	1af6      	subs	r6, r6, r3
 800a150:	1ad3      	subs	r3, r2, r3
 800a152:	9306      	str	r3, [sp, #24]
 800a154:	9b08      	ldr	r3, [sp, #32]
 800a156:	b30b      	cbz	r3, 800a19c <_dtoa_r+0x794>
 800a158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	f000 80c6 	beq.w	800a2ec <_dtoa_r+0x8e4>
 800a160:	2c00      	cmp	r4, #0
 800a162:	f000 80c0 	beq.w	800a2e6 <_dtoa_r+0x8de>
 800a166:	4629      	mov	r1, r5
 800a168:	4622      	mov	r2, r4
 800a16a:	4648      	mov	r0, r9
 800a16c:	f000 fd12 	bl	800ab94 <__pow5mult>
 800a170:	9a02      	ldr	r2, [sp, #8]
 800a172:	4601      	mov	r1, r0
 800a174:	4605      	mov	r5, r0
 800a176:	4648      	mov	r0, r9
 800a178:	f000 fc6a 	bl	800aa50 <__multiply>
 800a17c:	9902      	ldr	r1, [sp, #8]
 800a17e:	4680      	mov	r8, r0
 800a180:	4648      	mov	r0, r9
 800a182:	f000 fb51 	bl	800a828 <_Bfree>
 800a186:	9b08      	ldr	r3, [sp, #32]
 800a188:	1b1b      	subs	r3, r3, r4
 800a18a:	9308      	str	r3, [sp, #32]
 800a18c:	f000 80b1 	beq.w	800a2f2 <_dtoa_r+0x8ea>
 800a190:	9a08      	ldr	r2, [sp, #32]
 800a192:	4641      	mov	r1, r8
 800a194:	4648      	mov	r0, r9
 800a196:	f000 fcfd 	bl	800ab94 <__pow5mult>
 800a19a:	9002      	str	r0, [sp, #8]
 800a19c:	2101      	movs	r1, #1
 800a19e:	4648      	mov	r0, r9
 800a1a0:	f000 fc40 	bl	800aa24 <__i2b>
 800a1a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	f000 81d8 	beq.w	800a55e <_dtoa_r+0xb56>
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	4601      	mov	r1, r0
 800a1b2:	4648      	mov	r0, r9
 800a1b4:	f000 fcee 	bl	800ab94 <__pow5mult>
 800a1b8:	9b07      	ldr	r3, [sp, #28]
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	4604      	mov	r4, r0
 800a1be:	f300 809f 	bgt.w	800a300 <_dtoa_r+0x8f8>
 800a1c2:	9b04      	ldr	r3, [sp, #16]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f040 8097 	bne.w	800a2f8 <_dtoa_r+0x8f0>
 800a1ca:	9b05      	ldr	r3, [sp, #20]
 800a1cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f040 8093 	bne.w	800a2fc <_dtoa_r+0x8f4>
 800a1d6:	9b05      	ldr	r3, [sp, #20]
 800a1d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a1dc:	0d1b      	lsrs	r3, r3, #20
 800a1de:	051b      	lsls	r3, r3, #20
 800a1e0:	b133      	cbz	r3, 800a1f0 <_dtoa_r+0x7e8>
 800a1e2:	9b00      	ldr	r3, [sp, #0]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	9300      	str	r3, [sp, #0]
 800a1e8:	9b06      	ldr	r3, [sp, #24]
 800a1ea:	3301      	adds	r3, #1
 800a1ec:	9306      	str	r3, [sp, #24]
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	9308      	str	r3, [sp, #32]
 800a1f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 81b8 	beq.w	800a56a <_dtoa_r+0xb62>
 800a1fa:	6923      	ldr	r3, [r4, #16]
 800a1fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a200:	6918      	ldr	r0, [r3, #16]
 800a202:	f000 fbc3 	bl	800a98c <__hi0bits>
 800a206:	f1c0 0020 	rsb	r0, r0, #32
 800a20a:	9b06      	ldr	r3, [sp, #24]
 800a20c:	4418      	add	r0, r3
 800a20e:	f010 001f 	ands.w	r0, r0, #31
 800a212:	f000 8082 	beq.w	800a31a <_dtoa_r+0x912>
 800a216:	f1c0 0320 	rsb	r3, r0, #32
 800a21a:	2b04      	cmp	r3, #4
 800a21c:	dd73      	ble.n	800a306 <_dtoa_r+0x8fe>
 800a21e:	9b00      	ldr	r3, [sp, #0]
 800a220:	f1c0 001c 	rsb	r0, r0, #28
 800a224:	4403      	add	r3, r0
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	9b06      	ldr	r3, [sp, #24]
 800a22a:	4403      	add	r3, r0
 800a22c:	4406      	add	r6, r0
 800a22e:	9306      	str	r3, [sp, #24]
 800a230:	9b00      	ldr	r3, [sp, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	dd05      	ble.n	800a242 <_dtoa_r+0x83a>
 800a236:	9902      	ldr	r1, [sp, #8]
 800a238:	461a      	mov	r2, r3
 800a23a:	4648      	mov	r0, r9
 800a23c:	f000 fd04 	bl	800ac48 <__lshift>
 800a240:	9002      	str	r0, [sp, #8]
 800a242:	9b06      	ldr	r3, [sp, #24]
 800a244:	2b00      	cmp	r3, #0
 800a246:	dd05      	ble.n	800a254 <_dtoa_r+0x84c>
 800a248:	4621      	mov	r1, r4
 800a24a:	461a      	mov	r2, r3
 800a24c:	4648      	mov	r0, r9
 800a24e:	f000 fcfb 	bl	800ac48 <__lshift>
 800a252:	4604      	mov	r4, r0
 800a254:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a256:	2b00      	cmp	r3, #0
 800a258:	d061      	beq.n	800a31e <_dtoa_r+0x916>
 800a25a:	9802      	ldr	r0, [sp, #8]
 800a25c:	4621      	mov	r1, r4
 800a25e:	f000 fd5f 	bl	800ad20 <__mcmp>
 800a262:	2800      	cmp	r0, #0
 800a264:	da5b      	bge.n	800a31e <_dtoa_r+0x916>
 800a266:	2300      	movs	r3, #0
 800a268:	9902      	ldr	r1, [sp, #8]
 800a26a:	220a      	movs	r2, #10
 800a26c:	4648      	mov	r0, r9
 800a26e:	f000 fafd 	bl	800a86c <__multadd>
 800a272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a274:	9002      	str	r0, [sp, #8]
 800a276:	f107 38ff 	add.w	r8, r7, #4294967295
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f000 8177 	beq.w	800a56e <_dtoa_r+0xb66>
 800a280:	4629      	mov	r1, r5
 800a282:	2300      	movs	r3, #0
 800a284:	220a      	movs	r2, #10
 800a286:	4648      	mov	r0, r9
 800a288:	f000 faf0 	bl	800a86c <__multadd>
 800a28c:	f1bb 0f00 	cmp.w	fp, #0
 800a290:	4605      	mov	r5, r0
 800a292:	dc6f      	bgt.n	800a374 <_dtoa_r+0x96c>
 800a294:	9b07      	ldr	r3, [sp, #28]
 800a296:	2b02      	cmp	r3, #2
 800a298:	dc49      	bgt.n	800a32e <_dtoa_r+0x926>
 800a29a:	e06b      	b.n	800a374 <_dtoa_r+0x96c>
 800a29c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a29e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2a2:	e73c      	b.n	800a11e <_dtoa_r+0x716>
 800a2a4:	3fe00000 	.word	0x3fe00000
 800a2a8:	40240000 	.word	0x40240000
 800a2ac:	9b03      	ldr	r3, [sp, #12]
 800a2ae:	1e5c      	subs	r4, r3, #1
 800a2b0:	9b08      	ldr	r3, [sp, #32]
 800a2b2:	42a3      	cmp	r3, r4
 800a2b4:	db09      	blt.n	800a2ca <_dtoa_r+0x8c2>
 800a2b6:	1b1c      	subs	r4, r3, r4
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f6bf af30 	bge.w	800a120 <_dtoa_r+0x718>
 800a2c0:	9b00      	ldr	r3, [sp, #0]
 800a2c2:	9a03      	ldr	r2, [sp, #12]
 800a2c4:	1a9e      	subs	r6, r3, r2
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	e72b      	b.n	800a122 <_dtoa_r+0x71a>
 800a2ca:	9b08      	ldr	r3, [sp, #32]
 800a2cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a2ce:	9408      	str	r4, [sp, #32]
 800a2d0:	1ae3      	subs	r3, r4, r3
 800a2d2:	441a      	add	r2, r3
 800a2d4:	9e00      	ldr	r6, [sp, #0]
 800a2d6:	9b03      	ldr	r3, [sp, #12]
 800a2d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800a2da:	2400      	movs	r4, #0
 800a2dc:	e721      	b.n	800a122 <_dtoa_r+0x71a>
 800a2de:	9c08      	ldr	r4, [sp, #32]
 800a2e0:	9e00      	ldr	r6, [sp, #0]
 800a2e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a2e4:	e728      	b.n	800a138 <_dtoa_r+0x730>
 800a2e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a2ea:	e751      	b.n	800a190 <_dtoa_r+0x788>
 800a2ec:	9a08      	ldr	r2, [sp, #32]
 800a2ee:	9902      	ldr	r1, [sp, #8]
 800a2f0:	e750      	b.n	800a194 <_dtoa_r+0x78c>
 800a2f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800a2f6:	e751      	b.n	800a19c <_dtoa_r+0x794>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	e779      	b.n	800a1f0 <_dtoa_r+0x7e8>
 800a2fc:	9b04      	ldr	r3, [sp, #16]
 800a2fe:	e777      	b.n	800a1f0 <_dtoa_r+0x7e8>
 800a300:	2300      	movs	r3, #0
 800a302:	9308      	str	r3, [sp, #32]
 800a304:	e779      	b.n	800a1fa <_dtoa_r+0x7f2>
 800a306:	d093      	beq.n	800a230 <_dtoa_r+0x828>
 800a308:	9a00      	ldr	r2, [sp, #0]
 800a30a:	331c      	adds	r3, #28
 800a30c:	441a      	add	r2, r3
 800a30e:	9200      	str	r2, [sp, #0]
 800a310:	9a06      	ldr	r2, [sp, #24]
 800a312:	441a      	add	r2, r3
 800a314:	441e      	add	r6, r3
 800a316:	9206      	str	r2, [sp, #24]
 800a318:	e78a      	b.n	800a230 <_dtoa_r+0x828>
 800a31a:	4603      	mov	r3, r0
 800a31c:	e7f4      	b.n	800a308 <_dtoa_r+0x900>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	46b8      	mov	r8, r7
 800a324:	dc20      	bgt.n	800a368 <_dtoa_r+0x960>
 800a326:	469b      	mov	fp, r3
 800a328:	9b07      	ldr	r3, [sp, #28]
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	dd1e      	ble.n	800a36c <_dtoa_r+0x964>
 800a32e:	f1bb 0f00 	cmp.w	fp, #0
 800a332:	f47f adb1 	bne.w	8009e98 <_dtoa_r+0x490>
 800a336:	4621      	mov	r1, r4
 800a338:	465b      	mov	r3, fp
 800a33a:	2205      	movs	r2, #5
 800a33c:	4648      	mov	r0, r9
 800a33e:	f000 fa95 	bl	800a86c <__multadd>
 800a342:	4601      	mov	r1, r0
 800a344:	4604      	mov	r4, r0
 800a346:	9802      	ldr	r0, [sp, #8]
 800a348:	f000 fcea 	bl	800ad20 <__mcmp>
 800a34c:	2800      	cmp	r0, #0
 800a34e:	f77f ada3 	ble.w	8009e98 <_dtoa_r+0x490>
 800a352:	4656      	mov	r6, sl
 800a354:	2331      	movs	r3, #49	@ 0x31
 800a356:	f806 3b01 	strb.w	r3, [r6], #1
 800a35a:	f108 0801 	add.w	r8, r8, #1
 800a35e:	e59f      	b.n	8009ea0 <_dtoa_r+0x498>
 800a360:	9c03      	ldr	r4, [sp, #12]
 800a362:	46b8      	mov	r8, r7
 800a364:	4625      	mov	r5, r4
 800a366:	e7f4      	b.n	800a352 <_dtoa_r+0x94a>
 800a368:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36e:	2b00      	cmp	r3, #0
 800a370:	f000 8101 	beq.w	800a576 <_dtoa_r+0xb6e>
 800a374:	2e00      	cmp	r6, #0
 800a376:	dd05      	ble.n	800a384 <_dtoa_r+0x97c>
 800a378:	4629      	mov	r1, r5
 800a37a:	4632      	mov	r2, r6
 800a37c:	4648      	mov	r0, r9
 800a37e:	f000 fc63 	bl	800ac48 <__lshift>
 800a382:	4605      	mov	r5, r0
 800a384:	9b08      	ldr	r3, [sp, #32]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d05c      	beq.n	800a444 <_dtoa_r+0xa3c>
 800a38a:	6869      	ldr	r1, [r5, #4]
 800a38c:	4648      	mov	r0, r9
 800a38e:	f000 fa0b 	bl	800a7a8 <_Balloc>
 800a392:	4606      	mov	r6, r0
 800a394:	b928      	cbnz	r0, 800a3a2 <_dtoa_r+0x99a>
 800a396:	4b82      	ldr	r3, [pc, #520]	@ (800a5a0 <_dtoa_r+0xb98>)
 800a398:	4602      	mov	r2, r0
 800a39a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a39e:	f7ff bb4a 	b.w	8009a36 <_dtoa_r+0x2e>
 800a3a2:	692a      	ldr	r2, [r5, #16]
 800a3a4:	3202      	adds	r2, #2
 800a3a6:	0092      	lsls	r2, r2, #2
 800a3a8:	f105 010c 	add.w	r1, r5, #12
 800a3ac:	300c      	adds	r0, #12
 800a3ae:	f7ff fa6e 	bl	800988e <memcpy>
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	4631      	mov	r1, r6
 800a3b6:	4648      	mov	r0, r9
 800a3b8:	f000 fc46 	bl	800ac48 <__lshift>
 800a3bc:	f10a 0301 	add.w	r3, sl, #1
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	eb0a 030b 	add.w	r3, sl, fp
 800a3c6:	9308      	str	r3, [sp, #32]
 800a3c8:	9b04      	ldr	r3, [sp, #16]
 800a3ca:	f003 0301 	and.w	r3, r3, #1
 800a3ce:	462f      	mov	r7, r5
 800a3d0:	9306      	str	r3, [sp, #24]
 800a3d2:	4605      	mov	r5, r0
 800a3d4:	9b00      	ldr	r3, [sp, #0]
 800a3d6:	9802      	ldr	r0, [sp, #8]
 800a3d8:	4621      	mov	r1, r4
 800a3da:	f103 3bff 	add.w	fp, r3, #4294967295
 800a3de:	f7ff fa89 	bl	80098f4 <quorem>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	3330      	adds	r3, #48	@ 0x30
 800a3e6:	9003      	str	r0, [sp, #12]
 800a3e8:	4639      	mov	r1, r7
 800a3ea:	9802      	ldr	r0, [sp, #8]
 800a3ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3ee:	f000 fc97 	bl	800ad20 <__mcmp>
 800a3f2:	462a      	mov	r2, r5
 800a3f4:	9004      	str	r0, [sp, #16]
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4648      	mov	r0, r9
 800a3fa:	f000 fcad 	bl	800ad58 <__mdiff>
 800a3fe:	68c2      	ldr	r2, [r0, #12]
 800a400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a402:	4606      	mov	r6, r0
 800a404:	bb02      	cbnz	r2, 800a448 <_dtoa_r+0xa40>
 800a406:	4601      	mov	r1, r0
 800a408:	9802      	ldr	r0, [sp, #8]
 800a40a:	f000 fc89 	bl	800ad20 <__mcmp>
 800a40e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a410:	4602      	mov	r2, r0
 800a412:	4631      	mov	r1, r6
 800a414:	4648      	mov	r0, r9
 800a416:	920c      	str	r2, [sp, #48]	@ 0x30
 800a418:	9309      	str	r3, [sp, #36]	@ 0x24
 800a41a:	f000 fa05 	bl	800a828 <_Bfree>
 800a41e:	9b07      	ldr	r3, [sp, #28]
 800a420:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a422:	9e00      	ldr	r6, [sp, #0]
 800a424:	ea42 0103 	orr.w	r1, r2, r3
 800a428:	9b06      	ldr	r3, [sp, #24]
 800a42a:	4319      	orrs	r1, r3
 800a42c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a42e:	d10d      	bne.n	800a44c <_dtoa_r+0xa44>
 800a430:	2b39      	cmp	r3, #57	@ 0x39
 800a432:	d027      	beq.n	800a484 <_dtoa_r+0xa7c>
 800a434:	9a04      	ldr	r2, [sp, #16]
 800a436:	2a00      	cmp	r2, #0
 800a438:	dd01      	ble.n	800a43e <_dtoa_r+0xa36>
 800a43a:	9b03      	ldr	r3, [sp, #12]
 800a43c:	3331      	adds	r3, #49	@ 0x31
 800a43e:	f88b 3000 	strb.w	r3, [fp]
 800a442:	e52e      	b.n	8009ea2 <_dtoa_r+0x49a>
 800a444:	4628      	mov	r0, r5
 800a446:	e7b9      	b.n	800a3bc <_dtoa_r+0x9b4>
 800a448:	2201      	movs	r2, #1
 800a44a:	e7e2      	b.n	800a412 <_dtoa_r+0xa0a>
 800a44c:	9904      	ldr	r1, [sp, #16]
 800a44e:	2900      	cmp	r1, #0
 800a450:	db04      	blt.n	800a45c <_dtoa_r+0xa54>
 800a452:	9807      	ldr	r0, [sp, #28]
 800a454:	4301      	orrs	r1, r0
 800a456:	9806      	ldr	r0, [sp, #24]
 800a458:	4301      	orrs	r1, r0
 800a45a:	d120      	bne.n	800a49e <_dtoa_r+0xa96>
 800a45c:	2a00      	cmp	r2, #0
 800a45e:	ddee      	ble.n	800a43e <_dtoa_r+0xa36>
 800a460:	9902      	ldr	r1, [sp, #8]
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	2201      	movs	r2, #1
 800a466:	4648      	mov	r0, r9
 800a468:	f000 fbee 	bl	800ac48 <__lshift>
 800a46c:	4621      	mov	r1, r4
 800a46e:	9002      	str	r0, [sp, #8]
 800a470:	f000 fc56 	bl	800ad20 <__mcmp>
 800a474:	2800      	cmp	r0, #0
 800a476:	9b00      	ldr	r3, [sp, #0]
 800a478:	dc02      	bgt.n	800a480 <_dtoa_r+0xa78>
 800a47a:	d1e0      	bne.n	800a43e <_dtoa_r+0xa36>
 800a47c:	07da      	lsls	r2, r3, #31
 800a47e:	d5de      	bpl.n	800a43e <_dtoa_r+0xa36>
 800a480:	2b39      	cmp	r3, #57	@ 0x39
 800a482:	d1da      	bne.n	800a43a <_dtoa_r+0xa32>
 800a484:	2339      	movs	r3, #57	@ 0x39
 800a486:	f88b 3000 	strb.w	r3, [fp]
 800a48a:	4633      	mov	r3, r6
 800a48c:	461e      	mov	r6, r3
 800a48e:	3b01      	subs	r3, #1
 800a490:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a494:	2a39      	cmp	r2, #57	@ 0x39
 800a496:	d04e      	beq.n	800a536 <_dtoa_r+0xb2e>
 800a498:	3201      	adds	r2, #1
 800a49a:	701a      	strb	r2, [r3, #0]
 800a49c:	e501      	b.n	8009ea2 <_dtoa_r+0x49a>
 800a49e:	2a00      	cmp	r2, #0
 800a4a0:	dd03      	ble.n	800a4aa <_dtoa_r+0xaa2>
 800a4a2:	2b39      	cmp	r3, #57	@ 0x39
 800a4a4:	d0ee      	beq.n	800a484 <_dtoa_r+0xa7c>
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	e7c9      	b.n	800a43e <_dtoa_r+0xa36>
 800a4aa:	9a00      	ldr	r2, [sp, #0]
 800a4ac:	9908      	ldr	r1, [sp, #32]
 800a4ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a4b2:	428a      	cmp	r2, r1
 800a4b4:	d028      	beq.n	800a508 <_dtoa_r+0xb00>
 800a4b6:	9902      	ldr	r1, [sp, #8]
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	220a      	movs	r2, #10
 800a4bc:	4648      	mov	r0, r9
 800a4be:	f000 f9d5 	bl	800a86c <__multadd>
 800a4c2:	42af      	cmp	r7, r5
 800a4c4:	9002      	str	r0, [sp, #8]
 800a4c6:	f04f 0300 	mov.w	r3, #0
 800a4ca:	f04f 020a 	mov.w	r2, #10
 800a4ce:	4639      	mov	r1, r7
 800a4d0:	4648      	mov	r0, r9
 800a4d2:	d107      	bne.n	800a4e4 <_dtoa_r+0xadc>
 800a4d4:	f000 f9ca 	bl	800a86c <__multadd>
 800a4d8:	4607      	mov	r7, r0
 800a4da:	4605      	mov	r5, r0
 800a4dc:	9b00      	ldr	r3, [sp, #0]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	9300      	str	r3, [sp, #0]
 800a4e2:	e777      	b.n	800a3d4 <_dtoa_r+0x9cc>
 800a4e4:	f000 f9c2 	bl	800a86c <__multadd>
 800a4e8:	4629      	mov	r1, r5
 800a4ea:	4607      	mov	r7, r0
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	220a      	movs	r2, #10
 800a4f0:	4648      	mov	r0, r9
 800a4f2:	f000 f9bb 	bl	800a86c <__multadd>
 800a4f6:	4605      	mov	r5, r0
 800a4f8:	e7f0      	b.n	800a4dc <_dtoa_r+0xad4>
 800a4fa:	f1bb 0f00 	cmp.w	fp, #0
 800a4fe:	bfcc      	ite	gt
 800a500:	465e      	movgt	r6, fp
 800a502:	2601      	movle	r6, #1
 800a504:	4456      	add	r6, sl
 800a506:	2700      	movs	r7, #0
 800a508:	9902      	ldr	r1, [sp, #8]
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	2201      	movs	r2, #1
 800a50e:	4648      	mov	r0, r9
 800a510:	f000 fb9a 	bl	800ac48 <__lshift>
 800a514:	4621      	mov	r1, r4
 800a516:	9002      	str	r0, [sp, #8]
 800a518:	f000 fc02 	bl	800ad20 <__mcmp>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	dcb4      	bgt.n	800a48a <_dtoa_r+0xa82>
 800a520:	d102      	bne.n	800a528 <_dtoa_r+0xb20>
 800a522:	9b00      	ldr	r3, [sp, #0]
 800a524:	07db      	lsls	r3, r3, #31
 800a526:	d4b0      	bmi.n	800a48a <_dtoa_r+0xa82>
 800a528:	4633      	mov	r3, r6
 800a52a:	461e      	mov	r6, r3
 800a52c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a530:	2a30      	cmp	r2, #48	@ 0x30
 800a532:	d0fa      	beq.n	800a52a <_dtoa_r+0xb22>
 800a534:	e4b5      	b.n	8009ea2 <_dtoa_r+0x49a>
 800a536:	459a      	cmp	sl, r3
 800a538:	d1a8      	bne.n	800a48c <_dtoa_r+0xa84>
 800a53a:	2331      	movs	r3, #49	@ 0x31
 800a53c:	f108 0801 	add.w	r8, r8, #1
 800a540:	f88a 3000 	strb.w	r3, [sl]
 800a544:	e4ad      	b.n	8009ea2 <_dtoa_r+0x49a>
 800a546:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a548:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a5a4 <_dtoa_r+0xb9c>
 800a54c:	b11b      	cbz	r3, 800a556 <_dtoa_r+0xb4e>
 800a54e:	f10a 0308 	add.w	r3, sl, #8
 800a552:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a554:	6013      	str	r3, [r2, #0]
 800a556:	4650      	mov	r0, sl
 800a558:	b017      	add	sp, #92	@ 0x5c
 800a55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55e:	9b07      	ldr	r3, [sp, #28]
 800a560:	2b01      	cmp	r3, #1
 800a562:	f77f ae2e 	ble.w	800a1c2 <_dtoa_r+0x7ba>
 800a566:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a568:	9308      	str	r3, [sp, #32]
 800a56a:	2001      	movs	r0, #1
 800a56c:	e64d      	b.n	800a20a <_dtoa_r+0x802>
 800a56e:	f1bb 0f00 	cmp.w	fp, #0
 800a572:	f77f aed9 	ble.w	800a328 <_dtoa_r+0x920>
 800a576:	4656      	mov	r6, sl
 800a578:	9802      	ldr	r0, [sp, #8]
 800a57a:	4621      	mov	r1, r4
 800a57c:	f7ff f9ba 	bl	80098f4 <quorem>
 800a580:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a584:	f806 3b01 	strb.w	r3, [r6], #1
 800a588:	eba6 020a 	sub.w	r2, r6, sl
 800a58c:	4593      	cmp	fp, r2
 800a58e:	ddb4      	ble.n	800a4fa <_dtoa_r+0xaf2>
 800a590:	9902      	ldr	r1, [sp, #8]
 800a592:	2300      	movs	r3, #0
 800a594:	220a      	movs	r2, #10
 800a596:	4648      	mov	r0, r9
 800a598:	f000 f968 	bl	800a86c <__multadd>
 800a59c:	9002      	str	r0, [sp, #8]
 800a59e:	e7eb      	b.n	800a578 <_dtoa_r+0xb70>
 800a5a0:	0800da3d 	.word	0x0800da3d
 800a5a4:	0800d9d8 	.word	0x0800d9d8

0800a5a8 <_free_r>:
 800a5a8:	b538      	push	{r3, r4, r5, lr}
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	d041      	beq.n	800a634 <_free_r+0x8c>
 800a5b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5b4:	1f0c      	subs	r4, r1, #4
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	bfb8      	it	lt
 800a5ba:	18e4      	addlt	r4, r4, r3
 800a5bc:	f000 f8e8 	bl	800a790 <__malloc_lock>
 800a5c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a638 <_free_r+0x90>)
 800a5c2:	6813      	ldr	r3, [r2, #0]
 800a5c4:	b933      	cbnz	r3, 800a5d4 <_free_r+0x2c>
 800a5c6:	6063      	str	r3, [r4, #4]
 800a5c8:	6014      	str	r4, [r2, #0]
 800a5ca:	4628      	mov	r0, r5
 800a5cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5d0:	f000 b8e4 	b.w	800a79c <__malloc_unlock>
 800a5d4:	42a3      	cmp	r3, r4
 800a5d6:	d908      	bls.n	800a5ea <_free_r+0x42>
 800a5d8:	6820      	ldr	r0, [r4, #0]
 800a5da:	1821      	adds	r1, r4, r0
 800a5dc:	428b      	cmp	r3, r1
 800a5de:	bf01      	itttt	eq
 800a5e0:	6819      	ldreq	r1, [r3, #0]
 800a5e2:	685b      	ldreq	r3, [r3, #4]
 800a5e4:	1809      	addeq	r1, r1, r0
 800a5e6:	6021      	streq	r1, [r4, #0]
 800a5e8:	e7ed      	b.n	800a5c6 <_free_r+0x1e>
 800a5ea:	461a      	mov	r2, r3
 800a5ec:	685b      	ldr	r3, [r3, #4]
 800a5ee:	b10b      	cbz	r3, 800a5f4 <_free_r+0x4c>
 800a5f0:	42a3      	cmp	r3, r4
 800a5f2:	d9fa      	bls.n	800a5ea <_free_r+0x42>
 800a5f4:	6811      	ldr	r1, [r2, #0]
 800a5f6:	1850      	adds	r0, r2, r1
 800a5f8:	42a0      	cmp	r0, r4
 800a5fa:	d10b      	bne.n	800a614 <_free_r+0x6c>
 800a5fc:	6820      	ldr	r0, [r4, #0]
 800a5fe:	4401      	add	r1, r0
 800a600:	1850      	adds	r0, r2, r1
 800a602:	4283      	cmp	r3, r0
 800a604:	6011      	str	r1, [r2, #0]
 800a606:	d1e0      	bne.n	800a5ca <_free_r+0x22>
 800a608:	6818      	ldr	r0, [r3, #0]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	6053      	str	r3, [r2, #4]
 800a60e:	4408      	add	r0, r1
 800a610:	6010      	str	r0, [r2, #0]
 800a612:	e7da      	b.n	800a5ca <_free_r+0x22>
 800a614:	d902      	bls.n	800a61c <_free_r+0x74>
 800a616:	230c      	movs	r3, #12
 800a618:	602b      	str	r3, [r5, #0]
 800a61a:	e7d6      	b.n	800a5ca <_free_r+0x22>
 800a61c:	6820      	ldr	r0, [r4, #0]
 800a61e:	1821      	adds	r1, r4, r0
 800a620:	428b      	cmp	r3, r1
 800a622:	bf04      	itt	eq
 800a624:	6819      	ldreq	r1, [r3, #0]
 800a626:	685b      	ldreq	r3, [r3, #4]
 800a628:	6063      	str	r3, [r4, #4]
 800a62a:	bf04      	itt	eq
 800a62c:	1809      	addeq	r1, r1, r0
 800a62e:	6021      	streq	r1, [r4, #0]
 800a630:	6054      	str	r4, [r2, #4]
 800a632:	e7ca      	b.n	800a5ca <_free_r+0x22>
 800a634:	bd38      	pop	{r3, r4, r5, pc}
 800a636:	bf00      	nop
 800a638:	20001fb0 	.word	0x20001fb0

0800a63c <malloc>:
 800a63c:	4b02      	ldr	r3, [pc, #8]	@ (800a648 <malloc+0xc>)
 800a63e:	4601      	mov	r1, r0
 800a640:	6818      	ldr	r0, [r3, #0]
 800a642:	f000 b825 	b.w	800a690 <_malloc_r>
 800a646:	bf00      	nop
 800a648:	20000038 	.word	0x20000038

0800a64c <sbrk_aligned>:
 800a64c:	b570      	push	{r4, r5, r6, lr}
 800a64e:	4e0f      	ldr	r6, [pc, #60]	@ (800a68c <sbrk_aligned+0x40>)
 800a650:	460c      	mov	r4, r1
 800a652:	6831      	ldr	r1, [r6, #0]
 800a654:	4605      	mov	r5, r0
 800a656:	b911      	cbnz	r1, 800a65e <sbrk_aligned+0x12>
 800a658:	f002 f9a8 	bl	800c9ac <_sbrk_r>
 800a65c:	6030      	str	r0, [r6, #0]
 800a65e:	4621      	mov	r1, r4
 800a660:	4628      	mov	r0, r5
 800a662:	f002 f9a3 	bl	800c9ac <_sbrk_r>
 800a666:	1c43      	adds	r3, r0, #1
 800a668:	d103      	bne.n	800a672 <sbrk_aligned+0x26>
 800a66a:	f04f 34ff 	mov.w	r4, #4294967295
 800a66e:	4620      	mov	r0, r4
 800a670:	bd70      	pop	{r4, r5, r6, pc}
 800a672:	1cc4      	adds	r4, r0, #3
 800a674:	f024 0403 	bic.w	r4, r4, #3
 800a678:	42a0      	cmp	r0, r4
 800a67a:	d0f8      	beq.n	800a66e <sbrk_aligned+0x22>
 800a67c:	1a21      	subs	r1, r4, r0
 800a67e:	4628      	mov	r0, r5
 800a680:	f002 f994 	bl	800c9ac <_sbrk_r>
 800a684:	3001      	adds	r0, #1
 800a686:	d1f2      	bne.n	800a66e <sbrk_aligned+0x22>
 800a688:	e7ef      	b.n	800a66a <sbrk_aligned+0x1e>
 800a68a:	bf00      	nop
 800a68c:	20001fac 	.word	0x20001fac

0800a690 <_malloc_r>:
 800a690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a694:	1ccd      	adds	r5, r1, #3
 800a696:	f025 0503 	bic.w	r5, r5, #3
 800a69a:	3508      	adds	r5, #8
 800a69c:	2d0c      	cmp	r5, #12
 800a69e:	bf38      	it	cc
 800a6a0:	250c      	movcc	r5, #12
 800a6a2:	2d00      	cmp	r5, #0
 800a6a4:	4606      	mov	r6, r0
 800a6a6:	db01      	blt.n	800a6ac <_malloc_r+0x1c>
 800a6a8:	42a9      	cmp	r1, r5
 800a6aa:	d904      	bls.n	800a6b6 <_malloc_r+0x26>
 800a6ac:	230c      	movs	r3, #12
 800a6ae:	6033      	str	r3, [r6, #0]
 800a6b0:	2000      	movs	r0, #0
 800a6b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a78c <_malloc_r+0xfc>
 800a6ba:	f000 f869 	bl	800a790 <__malloc_lock>
 800a6be:	f8d8 3000 	ldr.w	r3, [r8]
 800a6c2:	461c      	mov	r4, r3
 800a6c4:	bb44      	cbnz	r4, 800a718 <_malloc_r+0x88>
 800a6c6:	4629      	mov	r1, r5
 800a6c8:	4630      	mov	r0, r6
 800a6ca:	f7ff ffbf 	bl	800a64c <sbrk_aligned>
 800a6ce:	1c43      	adds	r3, r0, #1
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	d158      	bne.n	800a786 <_malloc_r+0xf6>
 800a6d4:	f8d8 4000 	ldr.w	r4, [r8]
 800a6d8:	4627      	mov	r7, r4
 800a6da:	2f00      	cmp	r7, #0
 800a6dc:	d143      	bne.n	800a766 <_malloc_r+0xd6>
 800a6de:	2c00      	cmp	r4, #0
 800a6e0:	d04b      	beq.n	800a77a <_malloc_r+0xea>
 800a6e2:	6823      	ldr	r3, [r4, #0]
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	eb04 0903 	add.w	r9, r4, r3
 800a6ec:	f002 f95e 	bl	800c9ac <_sbrk_r>
 800a6f0:	4581      	cmp	r9, r0
 800a6f2:	d142      	bne.n	800a77a <_malloc_r+0xea>
 800a6f4:	6821      	ldr	r1, [r4, #0]
 800a6f6:	1a6d      	subs	r5, r5, r1
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7ff ffa6 	bl	800a64c <sbrk_aligned>
 800a700:	3001      	adds	r0, #1
 800a702:	d03a      	beq.n	800a77a <_malloc_r+0xea>
 800a704:	6823      	ldr	r3, [r4, #0]
 800a706:	442b      	add	r3, r5
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	f8d8 3000 	ldr.w	r3, [r8]
 800a70e:	685a      	ldr	r2, [r3, #4]
 800a710:	bb62      	cbnz	r2, 800a76c <_malloc_r+0xdc>
 800a712:	f8c8 7000 	str.w	r7, [r8]
 800a716:	e00f      	b.n	800a738 <_malloc_r+0xa8>
 800a718:	6822      	ldr	r2, [r4, #0]
 800a71a:	1b52      	subs	r2, r2, r5
 800a71c:	d420      	bmi.n	800a760 <_malloc_r+0xd0>
 800a71e:	2a0b      	cmp	r2, #11
 800a720:	d917      	bls.n	800a752 <_malloc_r+0xc2>
 800a722:	1961      	adds	r1, r4, r5
 800a724:	42a3      	cmp	r3, r4
 800a726:	6025      	str	r5, [r4, #0]
 800a728:	bf18      	it	ne
 800a72a:	6059      	strne	r1, [r3, #4]
 800a72c:	6863      	ldr	r3, [r4, #4]
 800a72e:	bf08      	it	eq
 800a730:	f8c8 1000 	streq.w	r1, [r8]
 800a734:	5162      	str	r2, [r4, r5]
 800a736:	604b      	str	r3, [r1, #4]
 800a738:	4630      	mov	r0, r6
 800a73a:	f000 f82f 	bl	800a79c <__malloc_unlock>
 800a73e:	f104 000b 	add.w	r0, r4, #11
 800a742:	1d23      	adds	r3, r4, #4
 800a744:	f020 0007 	bic.w	r0, r0, #7
 800a748:	1ac2      	subs	r2, r0, r3
 800a74a:	bf1c      	itt	ne
 800a74c:	1a1b      	subne	r3, r3, r0
 800a74e:	50a3      	strne	r3, [r4, r2]
 800a750:	e7af      	b.n	800a6b2 <_malloc_r+0x22>
 800a752:	6862      	ldr	r2, [r4, #4]
 800a754:	42a3      	cmp	r3, r4
 800a756:	bf0c      	ite	eq
 800a758:	f8c8 2000 	streq.w	r2, [r8]
 800a75c:	605a      	strne	r2, [r3, #4]
 800a75e:	e7eb      	b.n	800a738 <_malloc_r+0xa8>
 800a760:	4623      	mov	r3, r4
 800a762:	6864      	ldr	r4, [r4, #4]
 800a764:	e7ae      	b.n	800a6c4 <_malloc_r+0x34>
 800a766:	463c      	mov	r4, r7
 800a768:	687f      	ldr	r7, [r7, #4]
 800a76a:	e7b6      	b.n	800a6da <_malloc_r+0x4a>
 800a76c:	461a      	mov	r2, r3
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	42a3      	cmp	r3, r4
 800a772:	d1fb      	bne.n	800a76c <_malloc_r+0xdc>
 800a774:	2300      	movs	r3, #0
 800a776:	6053      	str	r3, [r2, #4]
 800a778:	e7de      	b.n	800a738 <_malloc_r+0xa8>
 800a77a:	230c      	movs	r3, #12
 800a77c:	6033      	str	r3, [r6, #0]
 800a77e:	4630      	mov	r0, r6
 800a780:	f000 f80c 	bl	800a79c <__malloc_unlock>
 800a784:	e794      	b.n	800a6b0 <_malloc_r+0x20>
 800a786:	6005      	str	r5, [r0, #0]
 800a788:	e7d6      	b.n	800a738 <_malloc_r+0xa8>
 800a78a:	bf00      	nop
 800a78c:	20001fb0 	.word	0x20001fb0

0800a790 <__malloc_lock>:
 800a790:	4801      	ldr	r0, [pc, #4]	@ (800a798 <__malloc_lock+0x8>)
 800a792:	f7ff b87a 	b.w	800988a <__retarget_lock_acquire_recursive>
 800a796:	bf00      	nop
 800a798:	20001fa8 	.word	0x20001fa8

0800a79c <__malloc_unlock>:
 800a79c:	4801      	ldr	r0, [pc, #4]	@ (800a7a4 <__malloc_unlock+0x8>)
 800a79e:	f7ff b875 	b.w	800988c <__retarget_lock_release_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	20001fa8 	.word	0x20001fa8

0800a7a8 <_Balloc>:
 800a7a8:	b570      	push	{r4, r5, r6, lr}
 800a7aa:	69c6      	ldr	r6, [r0, #28]
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	460d      	mov	r5, r1
 800a7b0:	b976      	cbnz	r6, 800a7d0 <_Balloc+0x28>
 800a7b2:	2010      	movs	r0, #16
 800a7b4:	f7ff ff42 	bl	800a63c <malloc>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	61e0      	str	r0, [r4, #28]
 800a7bc:	b920      	cbnz	r0, 800a7c8 <_Balloc+0x20>
 800a7be:	4b18      	ldr	r3, [pc, #96]	@ (800a820 <_Balloc+0x78>)
 800a7c0:	4818      	ldr	r0, [pc, #96]	@ (800a824 <_Balloc+0x7c>)
 800a7c2:	216b      	movs	r1, #107	@ 0x6b
 800a7c4:	f7ff f878 	bl	80098b8 <__assert_func>
 800a7c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7cc:	6006      	str	r6, [r0, #0]
 800a7ce:	60c6      	str	r6, [r0, #12]
 800a7d0:	69e6      	ldr	r6, [r4, #28]
 800a7d2:	68f3      	ldr	r3, [r6, #12]
 800a7d4:	b183      	cbz	r3, 800a7f8 <_Balloc+0x50>
 800a7d6:	69e3      	ldr	r3, [r4, #28]
 800a7d8:	68db      	ldr	r3, [r3, #12]
 800a7da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7de:	b9b8      	cbnz	r0, 800a810 <_Balloc+0x68>
 800a7e0:	2101      	movs	r1, #1
 800a7e2:	fa01 f605 	lsl.w	r6, r1, r5
 800a7e6:	1d72      	adds	r2, r6, #5
 800a7e8:	0092      	lsls	r2, r2, #2
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f002 f8ff 	bl	800c9ee <_calloc_r>
 800a7f0:	b160      	cbz	r0, 800a80c <_Balloc+0x64>
 800a7f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7f6:	e00e      	b.n	800a816 <_Balloc+0x6e>
 800a7f8:	2221      	movs	r2, #33	@ 0x21
 800a7fa:	2104      	movs	r1, #4
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f002 f8f6 	bl	800c9ee <_calloc_r>
 800a802:	69e3      	ldr	r3, [r4, #28]
 800a804:	60f0      	str	r0, [r6, #12]
 800a806:	68db      	ldr	r3, [r3, #12]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d1e4      	bne.n	800a7d6 <_Balloc+0x2e>
 800a80c:	2000      	movs	r0, #0
 800a80e:	bd70      	pop	{r4, r5, r6, pc}
 800a810:	6802      	ldr	r2, [r0, #0]
 800a812:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a816:	2300      	movs	r3, #0
 800a818:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a81c:	e7f7      	b.n	800a80e <_Balloc+0x66>
 800a81e:	bf00      	nop
 800a820:	0800d92b 	.word	0x0800d92b
 800a824:	0800da4e 	.word	0x0800da4e

0800a828 <_Bfree>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	69c6      	ldr	r6, [r0, #28]
 800a82c:	4605      	mov	r5, r0
 800a82e:	460c      	mov	r4, r1
 800a830:	b976      	cbnz	r6, 800a850 <_Bfree+0x28>
 800a832:	2010      	movs	r0, #16
 800a834:	f7ff ff02 	bl	800a63c <malloc>
 800a838:	4602      	mov	r2, r0
 800a83a:	61e8      	str	r0, [r5, #28]
 800a83c:	b920      	cbnz	r0, 800a848 <_Bfree+0x20>
 800a83e:	4b09      	ldr	r3, [pc, #36]	@ (800a864 <_Bfree+0x3c>)
 800a840:	4809      	ldr	r0, [pc, #36]	@ (800a868 <_Bfree+0x40>)
 800a842:	218f      	movs	r1, #143	@ 0x8f
 800a844:	f7ff f838 	bl	80098b8 <__assert_func>
 800a848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a84c:	6006      	str	r6, [r0, #0]
 800a84e:	60c6      	str	r6, [r0, #12]
 800a850:	b13c      	cbz	r4, 800a862 <_Bfree+0x3a>
 800a852:	69eb      	ldr	r3, [r5, #28]
 800a854:	6862      	ldr	r2, [r4, #4]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a85c:	6021      	str	r1, [r4, #0]
 800a85e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a862:	bd70      	pop	{r4, r5, r6, pc}
 800a864:	0800d92b 	.word	0x0800d92b
 800a868:	0800da4e 	.word	0x0800da4e

0800a86c <__multadd>:
 800a86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a870:	690d      	ldr	r5, [r1, #16]
 800a872:	4607      	mov	r7, r0
 800a874:	460c      	mov	r4, r1
 800a876:	461e      	mov	r6, r3
 800a878:	f101 0c14 	add.w	ip, r1, #20
 800a87c:	2000      	movs	r0, #0
 800a87e:	f8dc 3000 	ldr.w	r3, [ip]
 800a882:	b299      	uxth	r1, r3
 800a884:	fb02 6101 	mla	r1, r2, r1, r6
 800a888:	0c1e      	lsrs	r6, r3, #16
 800a88a:	0c0b      	lsrs	r3, r1, #16
 800a88c:	fb02 3306 	mla	r3, r2, r6, r3
 800a890:	b289      	uxth	r1, r1
 800a892:	3001      	adds	r0, #1
 800a894:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a898:	4285      	cmp	r5, r0
 800a89a:	f84c 1b04 	str.w	r1, [ip], #4
 800a89e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8a2:	dcec      	bgt.n	800a87e <__multadd+0x12>
 800a8a4:	b30e      	cbz	r6, 800a8ea <__multadd+0x7e>
 800a8a6:	68a3      	ldr	r3, [r4, #8]
 800a8a8:	42ab      	cmp	r3, r5
 800a8aa:	dc19      	bgt.n	800a8e0 <__multadd+0x74>
 800a8ac:	6861      	ldr	r1, [r4, #4]
 800a8ae:	4638      	mov	r0, r7
 800a8b0:	3101      	adds	r1, #1
 800a8b2:	f7ff ff79 	bl	800a7a8 <_Balloc>
 800a8b6:	4680      	mov	r8, r0
 800a8b8:	b928      	cbnz	r0, 800a8c6 <__multadd+0x5a>
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f0 <__multadd+0x84>)
 800a8be:	480d      	ldr	r0, [pc, #52]	@ (800a8f4 <__multadd+0x88>)
 800a8c0:	21ba      	movs	r1, #186	@ 0xba
 800a8c2:	f7fe fff9 	bl	80098b8 <__assert_func>
 800a8c6:	6922      	ldr	r2, [r4, #16]
 800a8c8:	3202      	adds	r2, #2
 800a8ca:	f104 010c 	add.w	r1, r4, #12
 800a8ce:	0092      	lsls	r2, r2, #2
 800a8d0:	300c      	adds	r0, #12
 800a8d2:	f7fe ffdc 	bl	800988e <memcpy>
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	4638      	mov	r0, r7
 800a8da:	f7ff ffa5 	bl	800a828 <_Bfree>
 800a8de:	4644      	mov	r4, r8
 800a8e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8e4:	3501      	adds	r5, #1
 800a8e6:	615e      	str	r6, [r3, #20]
 800a8e8:	6125      	str	r5, [r4, #16]
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f0:	0800da3d 	.word	0x0800da3d
 800a8f4:	0800da4e 	.word	0x0800da4e

0800a8f8 <__s2b>:
 800a8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8fc:	460c      	mov	r4, r1
 800a8fe:	4615      	mov	r5, r2
 800a900:	461f      	mov	r7, r3
 800a902:	2209      	movs	r2, #9
 800a904:	3308      	adds	r3, #8
 800a906:	4606      	mov	r6, r0
 800a908:	fb93 f3f2 	sdiv	r3, r3, r2
 800a90c:	2100      	movs	r1, #0
 800a90e:	2201      	movs	r2, #1
 800a910:	429a      	cmp	r2, r3
 800a912:	db09      	blt.n	800a928 <__s2b+0x30>
 800a914:	4630      	mov	r0, r6
 800a916:	f7ff ff47 	bl	800a7a8 <_Balloc>
 800a91a:	b940      	cbnz	r0, 800a92e <__s2b+0x36>
 800a91c:	4602      	mov	r2, r0
 800a91e:	4b19      	ldr	r3, [pc, #100]	@ (800a984 <__s2b+0x8c>)
 800a920:	4819      	ldr	r0, [pc, #100]	@ (800a988 <__s2b+0x90>)
 800a922:	21d3      	movs	r1, #211	@ 0xd3
 800a924:	f7fe ffc8 	bl	80098b8 <__assert_func>
 800a928:	0052      	lsls	r2, r2, #1
 800a92a:	3101      	adds	r1, #1
 800a92c:	e7f0      	b.n	800a910 <__s2b+0x18>
 800a92e:	9b08      	ldr	r3, [sp, #32]
 800a930:	6143      	str	r3, [r0, #20]
 800a932:	2d09      	cmp	r5, #9
 800a934:	f04f 0301 	mov.w	r3, #1
 800a938:	6103      	str	r3, [r0, #16]
 800a93a:	dd16      	ble.n	800a96a <__s2b+0x72>
 800a93c:	f104 0909 	add.w	r9, r4, #9
 800a940:	46c8      	mov	r8, r9
 800a942:	442c      	add	r4, r5
 800a944:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a948:	4601      	mov	r1, r0
 800a94a:	3b30      	subs	r3, #48	@ 0x30
 800a94c:	220a      	movs	r2, #10
 800a94e:	4630      	mov	r0, r6
 800a950:	f7ff ff8c 	bl	800a86c <__multadd>
 800a954:	45a0      	cmp	r8, r4
 800a956:	d1f5      	bne.n	800a944 <__s2b+0x4c>
 800a958:	f1a5 0408 	sub.w	r4, r5, #8
 800a95c:	444c      	add	r4, r9
 800a95e:	1b2d      	subs	r5, r5, r4
 800a960:	1963      	adds	r3, r4, r5
 800a962:	42bb      	cmp	r3, r7
 800a964:	db04      	blt.n	800a970 <__s2b+0x78>
 800a966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a96a:	340a      	adds	r4, #10
 800a96c:	2509      	movs	r5, #9
 800a96e:	e7f6      	b.n	800a95e <__s2b+0x66>
 800a970:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a974:	4601      	mov	r1, r0
 800a976:	3b30      	subs	r3, #48	@ 0x30
 800a978:	220a      	movs	r2, #10
 800a97a:	4630      	mov	r0, r6
 800a97c:	f7ff ff76 	bl	800a86c <__multadd>
 800a980:	e7ee      	b.n	800a960 <__s2b+0x68>
 800a982:	bf00      	nop
 800a984:	0800da3d 	.word	0x0800da3d
 800a988:	0800da4e 	.word	0x0800da4e

0800a98c <__hi0bits>:
 800a98c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a990:	4603      	mov	r3, r0
 800a992:	bf36      	itet	cc
 800a994:	0403      	lslcc	r3, r0, #16
 800a996:	2000      	movcs	r0, #0
 800a998:	2010      	movcc	r0, #16
 800a99a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a99e:	bf3c      	itt	cc
 800a9a0:	021b      	lslcc	r3, r3, #8
 800a9a2:	3008      	addcc	r0, #8
 800a9a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9a8:	bf3c      	itt	cc
 800a9aa:	011b      	lslcc	r3, r3, #4
 800a9ac:	3004      	addcc	r0, #4
 800a9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9b2:	bf3c      	itt	cc
 800a9b4:	009b      	lslcc	r3, r3, #2
 800a9b6:	3002      	addcc	r0, #2
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	db05      	blt.n	800a9c8 <__hi0bits+0x3c>
 800a9bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a9c0:	f100 0001 	add.w	r0, r0, #1
 800a9c4:	bf08      	it	eq
 800a9c6:	2020      	moveq	r0, #32
 800a9c8:	4770      	bx	lr

0800a9ca <__lo0bits>:
 800a9ca:	6803      	ldr	r3, [r0, #0]
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	f013 0007 	ands.w	r0, r3, #7
 800a9d2:	d00b      	beq.n	800a9ec <__lo0bits+0x22>
 800a9d4:	07d9      	lsls	r1, r3, #31
 800a9d6:	d421      	bmi.n	800aa1c <__lo0bits+0x52>
 800a9d8:	0798      	lsls	r0, r3, #30
 800a9da:	bf49      	itett	mi
 800a9dc:	085b      	lsrmi	r3, r3, #1
 800a9de:	089b      	lsrpl	r3, r3, #2
 800a9e0:	2001      	movmi	r0, #1
 800a9e2:	6013      	strmi	r3, [r2, #0]
 800a9e4:	bf5c      	itt	pl
 800a9e6:	6013      	strpl	r3, [r2, #0]
 800a9e8:	2002      	movpl	r0, #2
 800a9ea:	4770      	bx	lr
 800a9ec:	b299      	uxth	r1, r3
 800a9ee:	b909      	cbnz	r1, 800a9f4 <__lo0bits+0x2a>
 800a9f0:	0c1b      	lsrs	r3, r3, #16
 800a9f2:	2010      	movs	r0, #16
 800a9f4:	b2d9      	uxtb	r1, r3
 800a9f6:	b909      	cbnz	r1, 800a9fc <__lo0bits+0x32>
 800a9f8:	3008      	adds	r0, #8
 800a9fa:	0a1b      	lsrs	r3, r3, #8
 800a9fc:	0719      	lsls	r1, r3, #28
 800a9fe:	bf04      	itt	eq
 800aa00:	091b      	lsreq	r3, r3, #4
 800aa02:	3004      	addeq	r0, #4
 800aa04:	0799      	lsls	r1, r3, #30
 800aa06:	bf04      	itt	eq
 800aa08:	089b      	lsreq	r3, r3, #2
 800aa0a:	3002      	addeq	r0, #2
 800aa0c:	07d9      	lsls	r1, r3, #31
 800aa0e:	d403      	bmi.n	800aa18 <__lo0bits+0x4e>
 800aa10:	085b      	lsrs	r3, r3, #1
 800aa12:	f100 0001 	add.w	r0, r0, #1
 800aa16:	d003      	beq.n	800aa20 <__lo0bits+0x56>
 800aa18:	6013      	str	r3, [r2, #0]
 800aa1a:	4770      	bx	lr
 800aa1c:	2000      	movs	r0, #0
 800aa1e:	4770      	bx	lr
 800aa20:	2020      	movs	r0, #32
 800aa22:	4770      	bx	lr

0800aa24 <__i2b>:
 800aa24:	b510      	push	{r4, lr}
 800aa26:	460c      	mov	r4, r1
 800aa28:	2101      	movs	r1, #1
 800aa2a:	f7ff febd 	bl	800a7a8 <_Balloc>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	b928      	cbnz	r0, 800aa3e <__i2b+0x1a>
 800aa32:	4b05      	ldr	r3, [pc, #20]	@ (800aa48 <__i2b+0x24>)
 800aa34:	4805      	ldr	r0, [pc, #20]	@ (800aa4c <__i2b+0x28>)
 800aa36:	f240 1145 	movw	r1, #325	@ 0x145
 800aa3a:	f7fe ff3d 	bl	80098b8 <__assert_func>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	6144      	str	r4, [r0, #20]
 800aa42:	6103      	str	r3, [r0, #16]
 800aa44:	bd10      	pop	{r4, pc}
 800aa46:	bf00      	nop
 800aa48:	0800da3d 	.word	0x0800da3d
 800aa4c:	0800da4e 	.word	0x0800da4e

0800aa50 <__multiply>:
 800aa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa54:	4617      	mov	r7, r2
 800aa56:	690a      	ldr	r2, [r1, #16]
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	bfa8      	it	ge
 800aa5e:	463b      	movge	r3, r7
 800aa60:	4689      	mov	r9, r1
 800aa62:	bfa4      	itt	ge
 800aa64:	460f      	movge	r7, r1
 800aa66:	4699      	movge	r9, r3
 800aa68:	693d      	ldr	r5, [r7, #16]
 800aa6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	6879      	ldr	r1, [r7, #4]
 800aa72:	eb05 060a 	add.w	r6, r5, sl
 800aa76:	42b3      	cmp	r3, r6
 800aa78:	b085      	sub	sp, #20
 800aa7a:	bfb8      	it	lt
 800aa7c:	3101      	addlt	r1, #1
 800aa7e:	f7ff fe93 	bl	800a7a8 <_Balloc>
 800aa82:	b930      	cbnz	r0, 800aa92 <__multiply+0x42>
 800aa84:	4602      	mov	r2, r0
 800aa86:	4b41      	ldr	r3, [pc, #260]	@ (800ab8c <__multiply+0x13c>)
 800aa88:	4841      	ldr	r0, [pc, #260]	@ (800ab90 <__multiply+0x140>)
 800aa8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa8e:	f7fe ff13 	bl	80098b8 <__assert_func>
 800aa92:	f100 0414 	add.w	r4, r0, #20
 800aa96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800aa9a:	4623      	mov	r3, r4
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	4573      	cmp	r3, lr
 800aaa0:	d320      	bcc.n	800aae4 <__multiply+0x94>
 800aaa2:	f107 0814 	add.w	r8, r7, #20
 800aaa6:	f109 0114 	add.w	r1, r9, #20
 800aaaa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800aaae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800aab2:	9302      	str	r3, [sp, #8]
 800aab4:	1beb      	subs	r3, r5, r7
 800aab6:	3b15      	subs	r3, #21
 800aab8:	f023 0303 	bic.w	r3, r3, #3
 800aabc:	3304      	adds	r3, #4
 800aabe:	3715      	adds	r7, #21
 800aac0:	42bd      	cmp	r5, r7
 800aac2:	bf38      	it	cc
 800aac4:	2304      	movcc	r3, #4
 800aac6:	9301      	str	r3, [sp, #4]
 800aac8:	9b02      	ldr	r3, [sp, #8]
 800aaca:	9103      	str	r1, [sp, #12]
 800aacc:	428b      	cmp	r3, r1
 800aace:	d80c      	bhi.n	800aaea <__multiply+0x9a>
 800aad0:	2e00      	cmp	r6, #0
 800aad2:	dd03      	ble.n	800aadc <__multiply+0x8c>
 800aad4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d055      	beq.n	800ab88 <__multiply+0x138>
 800aadc:	6106      	str	r6, [r0, #16]
 800aade:	b005      	add	sp, #20
 800aae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae4:	f843 2b04 	str.w	r2, [r3], #4
 800aae8:	e7d9      	b.n	800aa9e <__multiply+0x4e>
 800aaea:	f8b1 a000 	ldrh.w	sl, [r1]
 800aaee:	f1ba 0f00 	cmp.w	sl, #0
 800aaf2:	d01f      	beq.n	800ab34 <__multiply+0xe4>
 800aaf4:	46c4      	mov	ip, r8
 800aaf6:	46a1      	mov	r9, r4
 800aaf8:	2700      	movs	r7, #0
 800aafa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aafe:	f8d9 3000 	ldr.w	r3, [r9]
 800ab02:	fa1f fb82 	uxth.w	fp, r2
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	fb0a 330b 	mla	r3, sl, fp, r3
 800ab0c:	443b      	add	r3, r7
 800ab0e:	f8d9 7000 	ldr.w	r7, [r9]
 800ab12:	0c12      	lsrs	r2, r2, #16
 800ab14:	0c3f      	lsrs	r7, r7, #16
 800ab16:	fb0a 7202 	mla	r2, sl, r2, r7
 800ab1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ab1e:	b29b      	uxth	r3, r3
 800ab20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab24:	4565      	cmp	r5, ip
 800ab26:	f849 3b04 	str.w	r3, [r9], #4
 800ab2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ab2e:	d8e4      	bhi.n	800aafa <__multiply+0xaa>
 800ab30:	9b01      	ldr	r3, [sp, #4]
 800ab32:	50e7      	str	r7, [r4, r3]
 800ab34:	9b03      	ldr	r3, [sp, #12]
 800ab36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ab3a:	3104      	adds	r1, #4
 800ab3c:	f1b9 0f00 	cmp.w	r9, #0
 800ab40:	d020      	beq.n	800ab84 <__multiply+0x134>
 800ab42:	6823      	ldr	r3, [r4, #0]
 800ab44:	4647      	mov	r7, r8
 800ab46:	46a4      	mov	ip, r4
 800ab48:	f04f 0a00 	mov.w	sl, #0
 800ab4c:	f8b7 b000 	ldrh.w	fp, [r7]
 800ab50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ab54:	fb09 220b 	mla	r2, r9, fp, r2
 800ab58:	4452      	add	r2, sl
 800ab5a:	b29b      	uxth	r3, r3
 800ab5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab60:	f84c 3b04 	str.w	r3, [ip], #4
 800ab64:	f857 3b04 	ldr.w	r3, [r7], #4
 800ab68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab6c:	f8bc 3000 	ldrh.w	r3, [ip]
 800ab70:	fb09 330a 	mla	r3, r9, sl, r3
 800ab74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ab78:	42bd      	cmp	r5, r7
 800ab7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab7e:	d8e5      	bhi.n	800ab4c <__multiply+0xfc>
 800ab80:	9a01      	ldr	r2, [sp, #4]
 800ab82:	50a3      	str	r3, [r4, r2]
 800ab84:	3404      	adds	r4, #4
 800ab86:	e79f      	b.n	800aac8 <__multiply+0x78>
 800ab88:	3e01      	subs	r6, #1
 800ab8a:	e7a1      	b.n	800aad0 <__multiply+0x80>
 800ab8c:	0800da3d 	.word	0x0800da3d
 800ab90:	0800da4e 	.word	0x0800da4e

0800ab94 <__pow5mult>:
 800ab94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab98:	4615      	mov	r5, r2
 800ab9a:	f012 0203 	ands.w	r2, r2, #3
 800ab9e:	4607      	mov	r7, r0
 800aba0:	460e      	mov	r6, r1
 800aba2:	d007      	beq.n	800abb4 <__pow5mult+0x20>
 800aba4:	4c25      	ldr	r4, [pc, #148]	@ (800ac3c <__pow5mult+0xa8>)
 800aba6:	3a01      	subs	r2, #1
 800aba8:	2300      	movs	r3, #0
 800abaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abae:	f7ff fe5d 	bl	800a86c <__multadd>
 800abb2:	4606      	mov	r6, r0
 800abb4:	10ad      	asrs	r5, r5, #2
 800abb6:	d03d      	beq.n	800ac34 <__pow5mult+0xa0>
 800abb8:	69fc      	ldr	r4, [r7, #28]
 800abba:	b97c      	cbnz	r4, 800abdc <__pow5mult+0x48>
 800abbc:	2010      	movs	r0, #16
 800abbe:	f7ff fd3d 	bl	800a63c <malloc>
 800abc2:	4602      	mov	r2, r0
 800abc4:	61f8      	str	r0, [r7, #28]
 800abc6:	b928      	cbnz	r0, 800abd4 <__pow5mult+0x40>
 800abc8:	4b1d      	ldr	r3, [pc, #116]	@ (800ac40 <__pow5mult+0xac>)
 800abca:	481e      	ldr	r0, [pc, #120]	@ (800ac44 <__pow5mult+0xb0>)
 800abcc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800abd0:	f7fe fe72 	bl	80098b8 <__assert_func>
 800abd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abd8:	6004      	str	r4, [r0, #0]
 800abda:	60c4      	str	r4, [r0, #12]
 800abdc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800abe0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abe4:	b94c      	cbnz	r4, 800abfa <__pow5mult+0x66>
 800abe6:	f240 2171 	movw	r1, #625	@ 0x271
 800abea:	4638      	mov	r0, r7
 800abec:	f7ff ff1a 	bl	800aa24 <__i2b>
 800abf0:	2300      	movs	r3, #0
 800abf2:	f8c8 0008 	str.w	r0, [r8, #8]
 800abf6:	4604      	mov	r4, r0
 800abf8:	6003      	str	r3, [r0, #0]
 800abfa:	f04f 0900 	mov.w	r9, #0
 800abfe:	07eb      	lsls	r3, r5, #31
 800ac00:	d50a      	bpl.n	800ac18 <__pow5mult+0x84>
 800ac02:	4631      	mov	r1, r6
 800ac04:	4622      	mov	r2, r4
 800ac06:	4638      	mov	r0, r7
 800ac08:	f7ff ff22 	bl	800aa50 <__multiply>
 800ac0c:	4631      	mov	r1, r6
 800ac0e:	4680      	mov	r8, r0
 800ac10:	4638      	mov	r0, r7
 800ac12:	f7ff fe09 	bl	800a828 <_Bfree>
 800ac16:	4646      	mov	r6, r8
 800ac18:	106d      	asrs	r5, r5, #1
 800ac1a:	d00b      	beq.n	800ac34 <__pow5mult+0xa0>
 800ac1c:	6820      	ldr	r0, [r4, #0]
 800ac1e:	b938      	cbnz	r0, 800ac30 <__pow5mult+0x9c>
 800ac20:	4622      	mov	r2, r4
 800ac22:	4621      	mov	r1, r4
 800ac24:	4638      	mov	r0, r7
 800ac26:	f7ff ff13 	bl	800aa50 <__multiply>
 800ac2a:	6020      	str	r0, [r4, #0]
 800ac2c:	f8c0 9000 	str.w	r9, [r0]
 800ac30:	4604      	mov	r4, r0
 800ac32:	e7e4      	b.n	800abfe <__pow5mult+0x6a>
 800ac34:	4630      	mov	r0, r6
 800ac36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac3a:	bf00      	nop
 800ac3c:	0800db40 	.word	0x0800db40
 800ac40:	0800d92b 	.word	0x0800d92b
 800ac44:	0800da4e 	.word	0x0800da4e

0800ac48 <__lshift>:
 800ac48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac4c:	460c      	mov	r4, r1
 800ac4e:	6849      	ldr	r1, [r1, #4]
 800ac50:	6923      	ldr	r3, [r4, #16]
 800ac52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac56:	68a3      	ldr	r3, [r4, #8]
 800ac58:	4607      	mov	r7, r0
 800ac5a:	4691      	mov	r9, r2
 800ac5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac60:	f108 0601 	add.w	r6, r8, #1
 800ac64:	42b3      	cmp	r3, r6
 800ac66:	db0b      	blt.n	800ac80 <__lshift+0x38>
 800ac68:	4638      	mov	r0, r7
 800ac6a:	f7ff fd9d 	bl	800a7a8 <_Balloc>
 800ac6e:	4605      	mov	r5, r0
 800ac70:	b948      	cbnz	r0, 800ac86 <__lshift+0x3e>
 800ac72:	4602      	mov	r2, r0
 800ac74:	4b28      	ldr	r3, [pc, #160]	@ (800ad18 <__lshift+0xd0>)
 800ac76:	4829      	ldr	r0, [pc, #164]	@ (800ad1c <__lshift+0xd4>)
 800ac78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac7c:	f7fe fe1c 	bl	80098b8 <__assert_func>
 800ac80:	3101      	adds	r1, #1
 800ac82:	005b      	lsls	r3, r3, #1
 800ac84:	e7ee      	b.n	800ac64 <__lshift+0x1c>
 800ac86:	2300      	movs	r3, #0
 800ac88:	f100 0114 	add.w	r1, r0, #20
 800ac8c:	f100 0210 	add.w	r2, r0, #16
 800ac90:	4618      	mov	r0, r3
 800ac92:	4553      	cmp	r3, sl
 800ac94:	db33      	blt.n	800acfe <__lshift+0xb6>
 800ac96:	6920      	ldr	r0, [r4, #16]
 800ac98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac9c:	f104 0314 	add.w	r3, r4, #20
 800aca0:	f019 091f 	ands.w	r9, r9, #31
 800aca4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aca8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acac:	d02b      	beq.n	800ad06 <__lshift+0xbe>
 800acae:	f1c9 0e20 	rsb	lr, r9, #32
 800acb2:	468a      	mov	sl, r1
 800acb4:	2200      	movs	r2, #0
 800acb6:	6818      	ldr	r0, [r3, #0]
 800acb8:	fa00 f009 	lsl.w	r0, r0, r9
 800acbc:	4310      	orrs	r0, r2
 800acbe:	f84a 0b04 	str.w	r0, [sl], #4
 800acc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acc6:	459c      	cmp	ip, r3
 800acc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800accc:	d8f3      	bhi.n	800acb6 <__lshift+0x6e>
 800acce:	ebac 0304 	sub.w	r3, ip, r4
 800acd2:	3b15      	subs	r3, #21
 800acd4:	f023 0303 	bic.w	r3, r3, #3
 800acd8:	3304      	adds	r3, #4
 800acda:	f104 0015 	add.w	r0, r4, #21
 800acde:	4560      	cmp	r0, ip
 800ace0:	bf88      	it	hi
 800ace2:	2304      	movhi	r3, #4
 800ace4:	50ca      	str	r2, [r1, r3]
 800ace6:	b10a      	cbz	r2, 800acec <__lshift+0xa4>
 800ace8:	f108 0602 	add.w	r6, r8, #2
 800acec:	3e01      	subs	r6, #1
 800acee:	4638      	mov	r0, r7
 800acf0:	612e      	str	r6, [r5, #16]
 800acf2:	4621      	mov	r1, r4
 800acf4:	f7ff fd98 	bl	800a828 <_Bfree>
 800acf8:	4628      	mov	r0, r5
 800acfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acfe:	f842 0f04 	str.w	r0, [r2, #4]!
 800ad02:	3301      	adds	r3, #1
 800ad04:	e7c5      	b.n	800ac92 <__lshift+0x4a>
 800ad06:	3904      	subs	r1, #4
 800ad08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad10:	459c      	cmp	ip, r3
 800ad12:	d8f9      	bhi.n	800ad08 <__lshift+0xc0>
 800ad14:	e7ea      	b.n	800acec <__lshift+0xa4>
 800ad16:	bf00      	nop
 800ad18:	0800da3d 	.word	0x0800da3d
 800ad1c:	0800da4e 	.word	0x0800da4e

0800ad20 <__mcmp>:
 800ad20:	690a      	ldr	r2, [r1, #16]
 800ad22:	4603      	mov	r3, r0
 800ad24:	6900      	ldr	r0, [r0, #16]
 800ad26:	1a80      	subs	r0, r0, r2
 800ad28:	b530      	push	{r4, r5, lr}
 800ad2a:	d10e      	bne.n	800ad4a <__mcmp+0x2a>
 800ad2c:	3314      	adds	r3, #20
 800ad2e:	3114      	adds	r1, #20
 800ad30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ad34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ad38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad40:	4295      	cmp	r5, r2
 800ad42:	d003      	beq.n	800ad4c <__mcmp+0x2c>
 800ad44:	d205      	bcs.n	800ad52 <__mcmp+0x32>
 800ad46:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4a:	bd30      	pop	{r4, r5, pc}
 800ad4c:	42a3      	cmp	r3, r4
 800ad4e:	d3f3      	bcc.n	800ad38 <__mcmp+0x18>
 800ad50:	e7fb      	b.n	800ad4a <__mcmp+0x2a>
 800ad52:	2001      	movs	r0, #1
 800ad54:	e7f9      	b.n	800ad4a <__mcmp+0x2a>
	...

0800ad58 <__mdiff>:
 800ad58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad5c:	4689      	mov	r9, r1
 800ad5e:	4606      	mov	r6, r0
 800ad60:	4611      	mov	r1, r2
 800ad62:	4648      	mov	r0, r9
 800ad64:	4614      	mov	r4, r2
 800ad66:	f7ff ffdb 	bl	800ad20 <__mcmp>
 800ad6a:	1e05      	subs	r5, r0, #0
 800ad6c:	d112      	bne.n	800ad94 <__mdiff+0x3c>
 800ad6e:	4629      	mov	r1, r5
 800ad70:	4630      	mov	r0, r6
 800ad72:	f7ff fd19 	bl	800a7a8 <_Balloc>
 800ad76:	4602      	mov	r2, r0
 800ad78:	b928      	cbnz	r0, 800ad86 <__mdiff+0x2e>
 800ad7a:	4b3f      	ldr	r3, [pc, #252]	@ (800ae78 <__mdiff+0x120>)
 800ad7c:	f240 2137 	movw	r1, #567	@ 0x237
 800ad80:	483e      	ldr	r0, [pc, #248]	@ (800ae7c <__mdiff+0x124>)
 800ad82:	f7fe fd99 	bl	80098b8 <__assert_func>
 800ad86:	2301      	movs	r3, #1
 800ad88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ad8c:	4610      	mov	r0, r2
 800ad8e:	b003      	add	sp, #12
 800ad90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad94:	bfbc      	itt	lt
 800ad96:	464b      	movlt	r3, r9
 800ad98:	46a1      	movlt	r9, r4
 800ad9a:	4630      	mov	r0, r6
 800ad9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ada0:	bfba      	itte	lt
 800ada2:	461c      	movlt	r4, r3
 800ada4:	2501      	movlt	r5, #1
 800ada6:	2500      	movge	r5, #0
 800ada8:	f7ff fcfe 	bl	800a7a8 <_Balloc>
 800adac:	4602      	mov	r2, r0
 800adae:	b918      	cbnz	r0, 800adb8 <__mdiff+0x60>
 800adb0:	4b31      	ldr	r3, [pc, #196]	@ (800ae78 <__mdiff+0x120>)
 800adb2:	f240 2145 	movw	r1, #581	@ 0x245
 800adb6:	e7e3      	b.n	800ad80 <__mdiff+0x28>
 800adb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800adbc:	6926      	ldr	r6, [r4, #16]
 800adbe:	60c5      	str	r5, [r0, #12]
 800adc0:	f109 0310 	add.w	r3, r9, #16
 800adc4:	f109 0514 	add.w	r5, r9, #20
 800adc8:	f104 0e14 	add.w	lr, r4, #20
 800adcc:	f100 0b14 	add.w	fp, r0, #20
 800add0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800add4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800add8:	9301      	str	r3, [sp, #4]
 800adda:	46d9      	mov	r9, fp
 800addc:	f04f 0c00 	mov.w	ip, #0
 800ade0:	9b01      	ldr	r3, [sp, #4]
 800ade2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ade6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800adea:	9301      	str	r3, [sp, #4]
 800adec:	fa1f f38a 	uxth.w	r3, sl
 800adf0:	4619      	mov	r1, r3
 800adf2:	b283      	uxth	r3, r0
 800adf4:	1acb      	subs	r3, r1, r3
 800adf6:	0c00      	lsrs	r0, r0, #16
 800adf8:	4463      	add	r3, ip
 800adfa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800adfe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ae02:	b29b      	uxth	r3, r3
 800ae04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ae08:	4576      	cmp	r6, lr
 800ae0a:	f849 3b04 	str.w	r3, [r9], #4
 800ae0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae12:	d8e5      	bhi.n	800ade0 <__mdiff+0x88>
 800ae14:	1b33      	subs	r3, r6, r4
 800ae16:	3b15      	subs	r3, #21
 800ae18:	f023 0303 	bic.w	r3, r3, #3
 800ae1c:	3415      	adds	r4, #21
 800ae1e:	3304      	adds	r3, #4
 800ae20:	42a6      	cmp	r6, r4
 800ae22:	bf38      	it	cc
 800ae24:	2304      	movcc	r3, #4
 800ae26:	441d      	add	r5, r3
 800ae28:	445b      	add	r3, fp
 800ae2a:	461e      	mov	r6, r3
 800ae2c:	462c      	mov	r4, r5
 800ae2e:	4544      	cmp	r4, r8
 800ae30:	d30e      	bcc.n	800ae50 <__mdiff+0xf8>
 800ae32:	f108 0103 	add.w	r1, r8, #3
 800ae36:	1b49      	subs	r1, r1, r5
 800ae38:	f021 0103 	bic.w	r1, r1, #3
 800ae3c:	3d03      	subs	r5, #3
 800ae3e:	45a8      	cmp	r8, r5
 800ae40:	bf38      	it	cc
 800ae42:	2100      	movcc	r1, #0
 800ae44:	440b      	add	r3, r1
 800ae46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae4a:	b191      	cbz	r1, 800ae72 <__mdiff+0x11a>
 800ae4c:	6117      	str	r7, [r2, #16]
 800ae4e:	e79d      	b.n	800ad8c <__mdiff+0x34>
 800ae50:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae54:	46e6      	mov	lr, ip
 800ae56:	0c08      	lsrs	r0, r1, #16
 800ae58:	fa1c fc81 	uxtah	ip, ip, r1
 800ae5c:	4471      	add	r1, lr
 800ae5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae62:	b289      	uxth	r1, r1
 800ae64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae68:	f846 1b04 	str.w	r1, [r6], #4
 800ae6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae70:	e7dd      	b.n	800ae2e <__mdiff+0xd6>
 800ae72:	3f01      	subs	r7, #1
 800ae74:	e7e7      	b.n	800ae46 <__mdiff+0xee>
 800ae76:	bf00      	nop
 800ae78:	0800da3d 	.word	0x0800da3d
 800ae7c:	0800da4e 	.word	0x0800da4e

0800ae80 <__ulp>:
 800ae80:	b082      	sub	sp, #8
 800ae82:	ed8d 0b00 	vstr	d0, [sp]
 800ae86:	9a01      	ldr	r2, [sp, #4]
 800ae88:	4b0f      	ldr	r3, [pc, #60]	@ (800aec8 <__ulp+0x48>)
 800ae8a:	4013      	ands	r3, r2
 800ae8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	dc08      	bgt.n	800aea6 <__ulp+0x26>
 800ae94:	425b      	negs	r3, r3
 800ae96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ae9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ae9e:	da04      	bge.n	800aeaa <__ulp+0x2a>
 800aea0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aea4:	4113      	asrs	r3, r2
 800aea6:	2200      	movs	r2, #0
 800aea8:	e008      	b.n	800aebc <__ulp+0x3c>
 800aeaa:	f1a2 0314 	sub.w	r3, r2, #20
 800aeae:	2b1e      	cmp	r3, #30
 800aeb0:	bfda      	itte	le
 800aeb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aeb6:	40da      	lsrle	r2, r3
 800aeb8:	2201      	movgt	r2, #1
 800aeba:	2300      	movs	r3, #0
 800aebc:	4619      	mov	r1, r3
 800aebe:	4610      	mov	r0, r2
 800aec0:	ec41 0b10 	vmov	d0, r0, r1
 800aec4:	b002      	add	sp, #8
 800aec6:	4770      	bx	lr
 800aec8:	7ff00000 	.word	0x7ff00000

0800aecc <__b2d>:
 800aecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aed0:	6906      	ldr	r6, [r0, #16]
 800aed2:	f100 0814 	add.w	r8, r0, #20
 800aed6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aeda:	1f37      	subs	r7, r6, #4
 800aedc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aee0:	4610      	mov	r0, r2
 800aee2:	f7ff fd53 	bl	800a98c <__hi0bits>
 800aee6:	f1c0 0320 	rsb	r3, r0, #32
 800aeea:	280a      	cmp	r0, #10
 800aeec:	600b      	str	r3, [r1, #0]
 800aeee:	491b      	ldr	r1, [pc, #108]	@ (800af5c <__b2d+0x90>)
 800aef0:	dc15      	bgt.n	800af1e <__b2d+0x52>
 800aef2:	f1c0 0c0b 	rsb	ip, r0, #11
 800aef6:	fa22 f30c 	lsr.w	r3, r2, ip
 800aefa:	45b8      	cmp	r8, r7
 800aefc:	ea43 0501 	orr.w	r5, r3, r1
 800af00:	bf34      	ite	cc
 800af02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af06:	2300      	movcs	r3, #0
 800af08:	3015      	adds	r0, #21
 800af0a:	fa02 f000 	lsl.w	r0, r2, r0
 800af0e:	fa23 f30c 	lsr.w	r3, r3, ip
 800af12:	4303      	orrs	r3, r0
 800af14:	461c      	mov	r4, r3
 800af16:	ec45 4b10 	vmov	d0, r4, r5
 800af1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af1e:	45b8      	cmp	r8, r7
 800af20:	bf3a      	itte	cc
 800af22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af26:	f1a6 0708 	subcc.w	r7, r6, #8
 800af2a:	2300      	movcs	r3, #0
 800af2c:	380b      	subs	r0, #11
 800af2e:	d012      	beq.n	800af56 <__b2d+0x8a>
 800af30:	f1c0 0120 	rsb	r1, r0, #32
 800af34:	fa23 f401 	lsr.w	r4, r3, r1
 800af38:	4082      	lsls	r2, r0
 800af3a:	4322      	orrs	r2, r4
 800af3c:	4547      	cmp	r7, r8
 800af3e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800af42:	bf8c      	ite	hi
 800af44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af48:	2200      	movls	r2, #0
 800af4a:	4083      	lsls	r3, r0
 800af4c:	40ca      	lsrs	r2, r1
 800af4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af52:	4313      	orrs	r3, r2
 800af54:	e7de      	b.n	800af14 <__b2d+0x48>
 800af56:	ea42 0501 	orr.w	r5, r2, r1
 800af5a:	e7db      	b.n	800af14 <__b2d+0x48>
 800af5c:	3ff00000 	.word	0x3ff00000

0800af60 <__d2b>:
 800af60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af64:	460f      	mov	r7, r1
 800af66:	2101      	movs	r1, #1
 800af68:	ec59 8b10 	vmov	r8, r9, d0
 800af6c:	4616      	mov	r6, r2
 800af6e:	f7ff fc1b 	bl	800a7a8 <_Balloc>
 800af72:	4604      	mov	r4, r0
 800af74:	b930      	cbnz	r0, 800af84 <__d2b+0x24>
 800af76:	4602      	mov	r2, r0
 800af78:	4b23      	ldr	r3, [pc, #140]	@ (800b008 <__d2b+0xa8>)
 800af7a:	4824      	ldr	r0, [pc, #144]	@ (800b00c <__d2b+0xac>)
 800af7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800af80:	f7fe fc9a 	bl	80098b8 <__assert_func>
 800af84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af8c:	b10d      	cbz	r5, 800af92 <__d2b+0x32>
 800af8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800af92:	9301      	str	r3, [sp, #4]
 800af94:	f1b8 0300 	subs.w	r3, r8, #0
 800af98:	d023      	beq.n	800afe2 <__d2b+0x82>
 800af9a:	4668      	mov	r0, sp
 800af9c:	9300      	str	r3, [sp, #0]
 800af9e:	f7ff fd14 	bl	800a9ca <__lo0bits>
 800afa2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800afa6:	b1d0      	cbz	r0, 800afde <__d2b+0x7e>
 800afa8:	f1c0 0320 	rsb	r3, r0, #32
 800afac:	fa02 f303 	lsl.w	r3, r2, r3
 800afb0:	430b      	orrs	r3, r1
 800afb2:	40c2      	lsrs	r2, r0
 800afb4:	6163      	str	r3, [r4, #20]
 800afb6:	9201      	str	r2, [sp, #4]
 800afb8:	9b01      	ldr	r3, [sp, #4]
 800afba:	61a3      	str	r3, [r4, #24]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	bf0c      	ite	eq
 800afc0:	2201      	moveq	r2, #1
 800afc2:	2202      	movne	r2, #2
 800afc4:	6122      	str	r2, [r4, #16]
 800afc6:	b1a5      	cbz	r5, 800aff2 <__d2b+0x92>
 800afc8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800afcc:	4405      	add	r5, r0
 800afce:	603d      	str	r5, [r7, #0]
 800afd0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800afd4:	6030      	str	r0, [r6, #0]
 800afd6:	4620      	mov	r0, r4
 800afd8:	b003      	add	sp, #12
 800afda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afde:	6161      	str	r1, [r4, #20]
 800afe0:	e7ea      	b.n	800afb8 <__d2b+0x58>
 800afe2:	a801      	add	r0, sp, #4
 800afe4:	f7ff fcf1 	bl	800a9ca <__lo0bits>
 800afe8:	9b01      	ldr	r3, [sp, #4]
 800afea:	6163      	str	r3, [r4, #20]
 800afec:	3020      	adds	r0, #32
 800afee:	2201      	movs	r2, #1
 800aff0:	e7e8      	b.n	800afc4 <__d2b+0x64>
 800aff2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aff6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800affa:	6038      	str	r0, [r7, #0]
 800affc:	6918      	ldr	r0, [r3, #16]
 800affe:	f7ff fcc5 	bl	800a98c <__hi0bits>
 800b002:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b006:	e7e5      	b.n	800afd4 <__d2b+0x74>
 800b008:	0800da3d 	.word	0x0800da3d
 800b00c:	0800da4e 	.word	0x0800da4e

0800b010 <__ratio>:
 800b010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b014:	b085      	sub	sp, #20
 800b016:	e9cd 1000 	strd	r1, r0, [sp]
 800b01a:	a902      	add	r1, sp, #8
 800b01c:	f7ff ff56 	bl	800aecc <__b2d>
 800b020:	9800      	ldr	r0, [sp, #0]
 800b022:	a903      	add	r1, sp, #12
 800b024:	ec55 4b10 	vmov	r4, r5, d0
 800b028:	f7ff ff50 	bl	800aecc <__b2d>
 800b02c:	9b01      	ldr	r3, [sp, #4]
 800b02e:	6919      	ldr	r1, [r3, #16]
 800b030:	9b00      	ldr	r3, [sp, #0]
 800b032:	691b      	ldr	r3, [r3, #16]
 800b034:	1ac9      	subs	r1, r1, r3
 800b036:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b03a:	1a9b      	subs	r3, r3, r2
 800b03c:	ec5b ab10 	vmov	sl, fp, d0
 800b040:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b044:	2b00      	cmp	r3, #0
 800b046:	bfce      	itee	gt
 800b048:	462a      	movgt	r2, r5
 800b04a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b04e:	465a      	movle	r2, fp
 800b050:	462f      	mov	r7, r5
 800b052:	46d9      	mov	r9, fp
 800b054:	bfcc      	ite	gt
 800b056:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b05a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b05e:	464b      	mov	r3, r9
 800b060:	4652      	mov	r2, sl
 800b062:	4620      	mov	r0, r4
 800b064:	4639      	mov	r1, r7
 800b066:	f7f5 fc01 	bl	800086c <__aeabi_ddiv>
 800b06a:	ec41 0b10 	vmov	d0, r0, r1
 800b06e:	b005      	add	sp, #20
 800b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b074 <__copybits>:
 800b074:	3901      	subs	r1, #1
 800b076:	b570      	push	{r4, r5, r6, lr}
 800b078:	1149      	asrs	r1, r1, #5
 800b07a:	6914      	ldr	r4, [r2, #16]
 800b07c:	3101      	adds	r1, #1
 800b07e:	f102 0314 	add.w	r3, r2, #20
 800b082:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b086:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b08a:	1f05      	subs	r5, r0, #4
 800b08c:	42a3      	cmp	r3, r4
 800b08e:	d30c      	bcc.n	800b0aa <__copybits+0x36>
 800b090:	1aa3      	subs	r3, r4, r2
 800b092:	3b11      	subs	r3, #17
 800b094:	f023 0303 	bic.w	r3, r3, #3
 800b098:	3211      	adds	r2, #17
 800b09a:	42a2      	cmp	r2, r4
 800b09c:	bf88      	it	hi
 800b09e:	2300      	movhi	r3, #0
 800b0a0:	4418      	add	r0, r3
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	4288      	cmp	r0, r1
 800b0a6:	d305      	bcc.n	800b0b4 <__copybits+0x40>
 800b0a8:	bd70      	pop	{r4, r5, r6, pc}
 800b0aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0b2:	e7eb      	b.n	800b08c <__copybits+0x18>
 800b0b4:	f840 3b04 	str.w	r3, [r0], #4
 800b0b8:	e7f4      	b.n	800b0a4 <__copybits+0x30>

0800b0ba <__any_on>:
 800b0ba:	f100 0214 	add.w	r2, r0, #20
 800b0be:	6900      	ldr	r0, [r0, #16]
 800b0c0:	114b      	asrs	r3, r1, #5
 800b0c2:	4298      	cmp	r0, r3
 800b0c4:	b510      	push	{r4, lr}
 800b0c6:	db11      	blt.n	800b0ec <__any_on+0x32>
 800b0c8:	dd0a      	ble.n	800b0e0 <__any_on+0x26>
 800b0ca:	f011 011f 	ands.w	r1, r1, #31
 800b0ce:	d007      	beq.n	800b0e0 <__any_on+0x26>
 800b0d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0d4:	fa24 f001 	lsr.w	r0, r4, r1
 800b0d8:	fa00 f101 	lsl.w	r1, r0, r1
 800b0dc:	428c      	cmp	r4, r1
 800b0de:	d10b      	bne.n	800b0f8 <__any_on+0x3e>
 800b0e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d803      	bhi.n	800b0f0 <__any_on+0x36>
 800b0e8:	2000      	movs	r0, #0
 800b0ea:	bd10      	pop	{r4, pc}
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	e7f7      	b.n	800b0e0 <__any_on+0x26>
 800b0f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b0f4:	2900      	cmp	r1, #0
 800b0f6:	d0f5      	beq.n	800b0e4 <__any_on+0x2a>
 800b0f8:	2001      	movs	r0, #1
 800b0fa:	e7f6      	b.n	800b0ea <__any_on+0x30>

0800b0fc <sulp>:
 800b0fc:	b570      	push	{r4, r5, r6, lr}
 800b0fe:	4604      	mov	r4, r0
 800b100:	460d      	mov	r5, r1
 800b102:	ec45 4b10 	vmov	d0, r4, r5
 800b106:	4616      	mov	r6, r2
 800b108:	f7ff feba 	bl	800ae80 <__ulp>
 800b10c:	ec51 0b10 	vmov	r0, r1, d0
 800b110:	b17e      	cbz	r6, 800b132 <sulp+0x36>
 800b112:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b116:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	dd09      	ble.n	800b132 <sulp+0x36>
 800b11e:	051b      	lsls	r3, r3, #20
 800b120:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b124:	2400      	movs	r4, #0
 800b126:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b12a:	4622      	mov	r2, r4
 800b12c:	462b      	mov	r3, r5
 800b12e:	f7f5 fa73 	bl	8000618 <__aeabi_dmul>
 800b132:	ec41 0b10 	vmov	d0, r0, r1
 800b136:	bd70      	pop	{r4, r5, r6, pc}

0800b138 <_strtod_l>:
 800b138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b13c:	b09f      	sub	sp, #124	@ 0x7c
 800b13e:	460c      	mov	r4, r1
 800b140:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b142:	2200      	movs	r2, #0
 800b144:	921a      	str	r2, [sp, #104]	@ 0x68
 800b146:	9005      	str	r0, [sp, #20]
 800b148:	f04f 0a00 	mov.w	sl, #0
 800b14c:	f04f 0b00 	mov.w	fp, #0
 800b150:	460a      	mov	r2, r1
 800b152:	9219      	str	r2, [sp, #100]	@ 0x64
 800b154:	7811      	ldrb	r1, [r2, #0]
 800b156:	292b      	cmp	r1, #43	@ 0x2b
 800b158:	d04a      	beq.n	800b1f0 <_strtod_l+0xb8>
 800b15a:	d838      	bhi.n	800b1ce <_strtod_l+0x96>
 800b15c:	290d      	cmp	r1, #13
 800b15e:	d832      	bhi.n	800b1c6 <_strtod_l+0x8e>
 800b160:	2908      	cmp	r1, #8
 800b162:	d832      	bhi.n	800b1ca <_strtod_l+0x92>
 800b164:	2900      	cmp	r1, #0
 800b166:	d03b      	beq.n	800b1e0 <_strtod_l+0xa8>
 800b168:	2200      	movs	r2, #0
 800b16a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b16c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b16e:	782a      	ldrb	r2, [r5, #0]
 800b170:	2a30      	cmp	r2, #48	@ 0x30
 800b172:	f040 80b2 	bne.w	800b2da <_strtod_l+0x1a2>
 800b176:	786a      	ldrb	r2, [r5, #1]
 800b178:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b17c:	2a58      	cmp	r2, #88	@ 0x58
 800b17e:	d16e      	bne.n	800b25e <_strtod_l+0x126>
 800b180:	9302      	str	r3, [sp, #8]
 800b182:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b184:	9301      	str	r3, [sp, #4]
 800b186:	ab1a      	add	r3, sp, #104	@ 0x68
 800b188:	9300      	str	r3, [sp, #0]
 800b18a:	4a8f      	ldr	r2, [pc, #572]	@ (800b3c8 <_strtod_l+0x290>)
 800b18c:	9805      	ldr	r0, [sp, #20]
 800b18e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b190:	a919      	add	r1, sp, #100	@ 0x64
 800b192:	f001 fca7 	bl	800cae4 <__gethex>
 800b196:	f010 060f 	ands.w	r6, r0, #15
 800b19a:	4604      	mov	r4, r0
 800b19c:	d005      	beq.n	800b1aa <_strtod_l+0x72>
 800b19e:	2e06      	cmp	r6, #6
 800b1a0:	d128      	bne.n	800b1f4 <_strtod_l+0xbc>
 800b1a2:	3501      	adds	r5, #1
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800b1a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b1aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	f040 858e 	bne.w	800bcce <_strtod_l+0xb96>
 800b1b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1b4:	b1cb      	cbz	r3, 800b1ea <_strtod_l+0xb2>
 800b1b6:	4652      	mov	r2, sl
 800b1b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b1bc:	ec43 2b10 	vmov	d0, r2, r3
 800b1c0:	b01f      	add	sp, #124	@ 0x7c
 800b1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c6:	2920      	cmp	r1, #32
 800b1c8:	d1ce      	bne.n	800b168 <_strtod_l+0x30>
 800b1ca:	3201      	adds	r2, #1
 800b1cc:	e7c1      	b.n	800b152 <_strtod_l+0x1a>
 800b1ce:	292d      	cmp	r1, #45	@ 0x2d
 800b1d0:	d1ca      	bne.n	800b168 <_strtod_l+0x30>
 800b1d2:	2101      	movs	r1, #1
 800b1d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800b1d6:	1c51      	adds	r1, r2, #1
 800b1d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1da:	7852      	ldrb	r2, [r2, #1]
 800b1dc:	2a00      	cmp	r2, #0
 800b1de:	d1c5      	bne.n	800b16c <_strtod_l+0x34>
 800b1e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f040 8570 	bne.w	800bcca <_strtod_l+0xb92>
 800b1ea:	4652      	mov	r2, sl
 800b1ec:	465b      	mov	r3, fp
 800b1ee:	e7e5      	b.n	800b1bc <_strtod_l+0x84>
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	e7ef      	b.n	800b1d4 <_strtod_l+0x9c>
 800b1f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b1f6:	b13a      	cbz	r2, 800b208 <_strtod_l+0xd0>
 800b1f8:	2135      	movs	r1, #53	@ 0x35
 800b1fa:	a81c      	add	r0, sp, #112	@ 0x70
 800b1fc:	f7ff ff3a 	bl	800b074 <__copybits>
 800b200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b202:	9805      	ldr	r0, [sp, #20]
 800b204:	f7ff fb10 	bl	800a828 <_Bfree>
 800b208:	3e01      	subs	r6, #1
 800b20a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b20c:	2e04      	cmp	r6, #4
 800b20e:	d806      	bhi.n	800b21e <_strtod_l+0xe6>
 800b210:	e8df f006 	tbb	[pc, r6]
 800b214:	201d0314 	.word	0x201d0314
 800b218:	14          	.byte	0x14
 800b219:	00          	.byte	0x00
 800b21a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b21e:	05e1      	lsls	r1, r4, #23
 800b220:	bf48      	it	mi
 800b222:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b226:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b22a:	0d1b      	lsrs	r3, r3, #20
 800b22c:	051b      	lsls	r3, r3, #20
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1bb      	bne.n	800b1aa <_strtod_l+0x72>
 800b232:	f7fe faff 	bl	8009834 <__errno>
 800b236:	2322      	movs	r3, #34	@ 0x22
 800b238:	6003      	str	r3, [r0, #0]
 800b23a:	e7b6      	b.n	800b1aa <_strtod_l+0x72>
 800b23c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b240:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b244:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b248:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b24c:	e7e7      	b.n	800b21e <_strtod_l+0xe6>
 800b24e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b3d0 <_strtod_l+0x298>
 800b252:	e7e4      	b.n	800b21e <_strtod_l+0xe6>
 800b254:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b258:	f04f 3aff 	mov.w	sl, #4294967295
 800b25c:	e7df      	b.n	800b21e <_strtod_l+0xe6>
 800b25e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b260:	1c5a      	adds	r2, r3, #1
 800b262:	9219      	str	r2, [sp, #100]	@ 0x64
 800b264:	785b      	ldrb	r3, [r3, #1]
 800b266:	2b30      	cmp	r3, #48	@ 0x30
 800b268:	d0f9      	beq.n	800b25e <_strtod_l+0x126>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d09d      	beq.n	800b1aa <_strtod_l+0x72>
 800b26e:	2301      	movs	r3, #1
 800b270:	2700      	movs	r7, #0
 800b272:	9308      	str	r3, [sp, #32]
 800b274:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b276:	930c      	str	r3, [sp, #48]	@ 0x30
 800b278:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b27a:	46b9      	mov	r9, r7
 800b27c:	220a      	movs	r2, #10
 800b27e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b280:	7805      	ldrb	r5, [r0, #0]
 800b282:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b286:	b2d9      	uxtb	r1, r3
 800b288:	2909      	cmp	r1, #9
 800b28a:	d928      	bls.n	800b2de <_strtod_l+0x1a6>
 800b28c:	494f      	ldr	r1, [pc, #316]	@ (800b3cc <_strtod_l+0x294>)
 800b28e:	2201      	movs	r2, #1
 800b290:	f001 fb79 	bl	800c986 <strncmp>
 800b294:	2800      	cmp	r0, #0
 800b296:	d032      	beq.n	800b2fe <_strtod_l+0x1c6>
 800b298:	2000      	movs	r0, #0
 800b29a:	462a      	mov	r2, r5
 800b29c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b29e:	464d      	mov	r5, r9
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	2a65      	cmp	r2, #101	@ 0x65
 800b2a4:	d001      	beq.n	800b2aa <_strtod_l+0x172>
 800b2a6:	2a45      	cmp	r2, #69	@ 0x45
 800b2a8:	d114      	bne.n	800b2d4 <_strtod_l+0x19c>
 800b2aa:	b91d      	cbnz	r5, 800b2b4 <_strtod_l+0x17c>
 800b2ac:	9a08      	ldr	r2, [sp, #32]
 800b2ae:	4302      	orrs	r2, r0
 800b2b0:	d096      	beq.n	800b1e0 <_strtod_l+0xa8>
 800b2b2:	2500      	movs	r5, #0
 800b2b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b2b6:	1c62      	adds	r2, r4, #1
 800b2b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800b2ba:	7862      	ldrb	r2, [r4, #1]
 800b2bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800b2be:	d07a      	beq.n	800b3b6 <_strtod_l+0x27e>
 800b2c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800b2c2:	d07e      	beq.n	800b3c2 <_strtod_l+0x28a>
 800b2c4:	f04f 0c00 	mov.w	ip, #0
 800b2c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b2cc:	2909      	cmp	r1, #9
 800b2ce:	f240 8085 	bls.w	800b3dc <_strtod_l+0x2a4>
 800b2d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800b2d4:	f04f 0800 	mov.w	r8, #0
 800b2d8:	e0a5      	b.n	800b426 <_strtod_l+0x2ee>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	e7c8      	b.n	800b270 <_strtod_l+0x138>
 800b2de:	f1b9 0f08 	cmp.w	r9, #8
 800b2e2:	bfd8      	it	le
 800b2e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b2e6:	f100 0001 	add.w	r0, r0, #1
 800b2ea:	bfda      	itte	le
 800b2ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800b2f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b2f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b2f6:	f109 0901 	add.w	r9, r9, #1
 800b2fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800b2fc:	e7bf      	b.n	800b27e <_strtod_l+0x146>
 800b2fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b300:	1c5a      	adds	r2, r3, #1
 800b302:	9219      	str	r2, [sp, #100]	@ 0x64
 800b304:	785a      	ldrb	r2, [r3, #1]
 800b306:	f1b9 0f00 	cmp.w	r9, #0
 800b30a:	d03b      	beq.n	800b384 <_strtod_l+0x24c>
 800b30c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b30e:	464d      	mov	r5, r9
 800b310:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b314:	2b09      	cmp	r3, #9
 800b316:	d912      	bls.n	800b33e <_strtod_l+0x206>
 800b318:	2301      	movs	r3, #1
 800b31a:	e7c2      	b.n	800b2a2 <_strtod_l+0x16a>
 800b31c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b31e:	1c5a      	adds	r2, r3, #1
 800b320:	9219      	str	r2, [sp, #100]	@ 0x64
 800b322:	785a      	ldrb	r2, [r3, #1]
 800b324:	3001      	adds	r0, #1
 800b326:	2a30      	cmp	r2, #48	@ 0x30
 800b328:	d0f8      	beq.n	800b31c <_strtod_l+0x1e4>
 800b32a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b32e:	2b08      	cmp	r3, #8
 800b330:	f200 84d2 	bhi.w	800bcd8 <_strtod_l+0xba0>
 800b334:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b336:	900a      	str	r0, [sp, #40]	@ 0x28
 800b338:	2000      	movs	r0, #0
 800b33a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b33c:	4605      	mov	r5, r0
 800b33e:	3a30      	subs	r2, #48	@ 0x30
 800b340:	f100 0301 	add.w	r3, r0, #1
 800b344:	d018      	beq.n	800b378 <_strtod_l+0x240>
 800b346:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b348:	4419      	add	r1, r3
 800b34a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b34c:	462e      	mov	r6, r5
 800b34e:	f04f 0e0a 	mov.w	lr, #10
 800b352:	1c71      	adds	r1, r6, #1
 800b354:	eba1 0c05 	sub.w	ip, r1, r5
 800b358:	4563      	cmp	r3, ip
 800b35a:	dc15      	bgt.n	800b388 <_strtod_l+0x250>
 800b35c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b360:	182b      	adds	r3, r5, r0
 800b362:	2b08      	cmp	r3, #8
 800b364:	f105 0501 	add.w	r5, r5, #1
 800b368:	4405      	add	r5, r0
 800b36a:	dc1a      	bgt.n	800b3a2 <_strtod_l+0x26a>
 800b36c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b36e:	230a      	movs	r3, #10
 800b370:	fb03 2301 	mla	r3, r3, r1, r2
 800b374:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b376:	2300      	movs	r3, #0
 800b378:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b37a:	1c51      	adds	r1, r2, #1
 800b37c:	9119      	str	r1, [sp, #100]	@ 0x64
 800b37e:	7852      	ldrb	r2, [r2, #1]
 800b380:	4618      	mov	r0, r3
 800b382:	e7c5      	b.n	800b310 <_strtod_l+0x1d8>
 800b384:	4648      	mov	r0, r9
 800b386:	e7ce      	b.n	800b326 <_strtod_l+0x1ee>
 800b388:	2e08      	cmp	r6, #8
 800b38a:	dc05      	bgt.n	800b398 <_strtod_l+0x260>
 800b38c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b38e:	fb0e f606 	mul.w	r6, lr, r6
 800b392:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b394:	460e      	mov	r6, r1
 800b396:	e7dc      	b.n	800b352 <_strtod_l+0x21a>
 800b398:	2910      	cmp	r1, #16
 800b39a:	bfd8      	it	le
 800b39c:	fb0e f707 	mulle.w	r7, lr, r7
 800b3a0:	e7f8      	b.n	800b394 <_strtod_l+0x25c>
 800b3a2:	2b0f      	cmp	r3, #15
 800b3a4:	bfdc      	itt	le
 800b3a6:	230a      	movle	r3, #10
 800b3a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800b3ac:	e7e3      	b.n	800b376 <_strtod_l+0x23e>
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e77a      	b.n	800b2ac <_strtod_l+0x174>
 800b3b6:	f04f 0c00 	mov.w	ip, #0
 800b3ba:	1ca2      	adds	r2, r4, #2
 800b3bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3be:	78a2      	ldrb	r2, [r4, #2]
 800b3c0:	e782      	b.n	800b2c8 <_strtod_l+0x190>
 800b3c2:	f04f 0c01 	mov.w	ip, #1
 800b3c6:	e7f8      	b.n	800b3ba <_strtod_l+0x282>
 800b3c8:	0800dc54 	.word	0x0800dc54
 800b3cc:	0800daa7 	.word	0x0800daa7
 800b3d0:	7ff00000 	.word	0x7ff00000
 800b3d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3d6:	1c51      	adds	r1, r2, #1
 800b3d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3da:	7852      	ldrb	r2, [r2, #1]
 800b3dc:	2a30      	cmp	r2, #48	@ 0x30
 800b3de:	d0f9      	beq.n	800b3d4 <_strtod_l+0x29c>
 800b3e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b3e4:	2908      	cmp	r1, #8
 800b3e6:	f63f af75 	bhi.w	800b2d4 <_strtod_l+0x19c>
 800b3ea:	3a30      	subs	r2, #48	@ 0x30
 800b3ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b3f2:	f04f 080a 	mov.w	r8, #10
 800b3f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3f8:	1c56      	adds	r6, r2, #1
 800b3fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800b3fc:	7852      	ldrb	r2, [r2, #1]
 800b3fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b402:	f1be 0f09 	cmp.w	lr, #9
 800b406:	d939      	bls.n	800b47c <_strtod_l+0x344>
 800b408:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b40a:	1a76      	subs	r6, r6, r1
 800b40c:	2e08      	cmp	r6, #8
 800b40e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b412:	dc03      	bgt.n	800b41c <_strtod_l+0x2e4>
 800b414:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b416:	4588      	cmp	r8, r1
 800b418:	bfa8      	it	ge
 800b41a:	4688      	movge	r8, r1
 800b41c:	f1bc 0f00 	cmp.w	ip, #0
 800b420:	d001      	beq.n	800b426 <_strtod_l+0x2ee>
 800b422:	f1c8 0800 	rsb	r8, r8, #0
 800b426:	2d00      	cmp	r5, #0
 800b428:	d14e      	bne.n	800b4c8 <_strtod_l+0x390>
 800b42a:	9908      	ldr	r1, [sp, #32]
 800b42c:	4308      	orrs	r0, r1
 800b42e:	f47f aebc 	bne.w	800b1aa <_strtod_l+0x72>
 800b432:	2b00      	cmp	r3, #0
 800b434:	f47f aed4 	bne.w	800b1e0 <_strtod_l+0xa8>
 800b438:	2a69      	cmp	r2, #105	@ 0x69
 800b43a:	d028      	beq.n	800b48e <_strtod_l+0x356>
 800b43c:	dc25      	bgt.n	800b48a <_strtod_l+0x352>
 800b43e:	2a49      	cmp	r2, #73	@ 0x49
 800b440:	d025      	beq.n	800b48e <_strtod_l+0x356>
 800b442:	2a4e      	cmp	r2, #78	@ 0x4e
 800b444:	f47f aecc 	bne.w	800b1e0 <_strtod_l+0xa8>
 800b448:	499a      	ldr	r1, [pc, #616]	@ (800b6b4 <_strtod_l+0x57c>)
 800b44a:	a819      	add	r0, sp, #100	@ 0x64
 800b44c:	f001 fd6c 	bl	800cf28 <__match>
 800b450:	2800      	cmp	r0, #0
 800b452:	f43f aec5 	beq.w	800b1e0 <_strtod_l+0xa8>
 800b456:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b458:	781b      	ldrb	r3, [r3, #0]
 800b45a:	2b28      	cmp	r3, #40	@ 0x28
 800b45c:	d12e      	bne.n	800b4bc <_strtod_l+0x384>
 800b45e:	4996      	ldr	r1, [pc, #600]	@ (800b6b8 <_strtod_l+0x580>)
 800b460:	aa1c      	add	r2, sp, #112	@ 0x70
 800b462:	a819      	add	r0, sp, #100	@ 0x64
 800b464:	f001 fd74 	bl	800cf50 <__hexnan>
 800b468:	2805      	cmp	r0, #5
 800b46a:	d127      	bne.n	800b4bc <_strtod_l+0x384>
 800b46c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b46e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b472:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b476:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b47a:	e696      	b.n	800b1aa <_strtod_l+0x72>
 800b47c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b47e:	fb08 2101 	mla	r1, r8, r1, r2
 800b482:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b486:	9209      	str	r2, [sp, #36]	@ 0x24
 800b488:	e7b5      	b.n	800b3f6 <_strtod_l+0x2be>
 800b48a:	2a6e      	cmp	r2, #110	@ 0x6e
 800b48c:	e7da      	b.n	800b444 <_strtod_l+0x30c>
 800b48e:	498b      	ldr	r1, [pc, #556]	@ (800b6bc <_strtod_l+0x584>)
 800b490:	a819      	add	r0, sp, #100	@ 0x64
 800b492:	f001 fd49 	bl	800cf28 <__match>
 800b496:	2800      	cmp	r0, #0
 800b498:	f43f aea2 	beq.w	800b1e0 <_strtod_l+0xa8>
 800b49c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b49e:	4988      	ldr	r1, [pc, #544]	@ (800b6c0 <_strtod_l+0x588>)
 800b4a0:	3b01      	subs	r3, #1
 800b4a2:	a819      	add	r0, sp, #100	@ 0x64
 800b4a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4a6:	f001 fd3f 	bl	800cf28 <__match>
 800b4aa:	b910      	cbnz	r0, 800b4b2 <_strtod_l+0x37a>
 800b4ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b6d0 <_strtod_l+0x598>
 800b4b6:	f04f 0a00 	mov.w	sl, #0
 800b4ba:	e676      	b.n	800b1aa <_strtod_l+0x72>
 800b4bc:	4881      	ldr	r0, [pc, #516]	@ (800b6c4 <_strtod_l+0x58c>)
 800b4be:	f001 fa87 	bl	800c9d0 <nan>
 800b4c2:	ec5b ab10 	vmov	sl, fp, d0
 800b4c6:	e670      	b.n	800b1aa <_strtod_l+0x72>
 800b4c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b4cc:	eba8 0303 	sub.w	r3, r8, r3
 800b4d0:	f1b9 0f00 	cmp.w	r9, #0
 800b4d4:	bf08      	it	eq
 800b4d6:	46a9      	moveq	r9, r5
 800b4d8:	2d10      	cmp	r5, #16
 800b4da:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4dc:	462c      	mov	r4, r5
 800b4de:	bfa8      	it	ge
 800b4e0:	2410      	movge	r4, #16
 800b4e2:	f7f5 f81f 	bl	8000524 <__aeabi_ui2d>
 800b4e6:	2d09      	cmp	r5, #9
 800b4e8:	4682      	mov	sl, r0
 800b4ea:	468b      	mov	fp, r1
 800b4ec:	dc13      	bgt.n	800b516 <_strtod_l+0x3de>
 800b4ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	f43f ae5a 	beq.w	800b1aa <_strtod_l+0x72>
 800b4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f8:	dd78      	ble.n	800b5ec <_strtod_l+0x4b4>
 800b4fa:	2b16      	cmp	r3, #22
 800b4fc:	dc5f      	bgt.n	800b5be <_strtod_l+0x486>
 800b4fe:	4972      	ldr	r1, [pc, #456]	@ (800b6c8 <_strtod_l+0x590>)
 800b500:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b504:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b508:	4652      	mov	r2, sl
 800b50a:	465b      	mov	r3, fp
 800b50c:	f7f5 f884 	bl	8000618 <__aeabi_dmul>
 800b510:	4682      	mov	sl, r0
 800b512:	468b      	mov	fp, r1
 800b514:	e649      	b.n	800b1aa <_strtod_l+0x72>
 800b516:	4b6c      	ldr	r3, [pc, #432]	@ (800b6c8 <_strtod_l+0x590>)
 800b518:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b51c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b520:	f7f5 f87a 	bl	8000618 <__aeabi_dmul>
 800b524:	4682      	mov	sl, r0
 800b526:	4638      	mov	r0, r7
 800b528:	468b      	mov	fp, r1
 800b52a:	f7f4 fffb 	bl	8000524 <__aeabi_ui2d>
 800b52e:	4602      	mov	r2, r0
 800b530:	460b      	mov	r3, r1
 800b532:	4650      	mov	r0, sl
 800b534:	4659      	mov	r1, fp
 800b536:	f7f4 feb9 	bl	80002ac <__adddf3>
 800b53a:	2d0f      	cmp	r5, #15
 800b53c:	4682      	mov	sl, r0
 800b53e:	468b      	mov	fp, r1
 800b540:	ddd5      	ble.n	800b4ee <_strtod_l+0x3b6>
 800b542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b544:	1b2c      	subs	r4, r5, r4
 800b546:	441c      	add	r4, r3
 800b548:	2c00      	cmp	r4, #0
 800b54a:	f340 8093 	ble.w	800b674 <_strtod_l+0x53c>
 800b54e:	f014 030f 	ands.w	r3, r4, #15
 800b552:	d00a      	beq.n	800b56a <_strtod_l+0x432>
 800b554:	495c      	ldr	r1, [pc, #368]	@ (800b6c8 <_strtod_l+0x590>)
 800b556:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b55a:	4652      	mov	r2, sl
 800b55c:	465b      	mov	r3, fp
 800b55e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b562:	f7f5 f859 	bl	8000618 <__aeabi_dmul>
 800b566:	4682      	mov	sl, r0
 800b568:	468b      	mov	fp, r1
 800b56a:	f034 040f 	bics.w	r4, r4, #15
 800b56e:	d073      	beq.n	800b658 <_strtod_l+0x520>
 800b570:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b574:	dd49      	ble.n	800b60a <_strtod_l+0x4d2>
 800b576:	2400      	movs	r4, #0
 800b578:	46a0      	mov	r8, r4
 800b57a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b57c:	46a1      	mov	r9, r4
 800b57e:	9a05      	ldr	r2, [sp, #20]
 800b580:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b6d0 <_strtod_l+0x598>
 800b584:	2322      	movs	r3, #34	@ 0x22
 800b586:	6013      	str	r3, [r2, #0]
 800b588:	f04f 0a00 	mov.w	sl, #0
 800b58c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b58e:	2b00      	cmp	r3, #0
 800b590:	f43f ae0b 	beq.w	800b1aa <_strtod_l+0x72>
 800b594:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b596:	9805      	ldr	r0, [sp, #20]
 800b598:	f7ff f946 	bl	800a828 <_Bfree>
 800b59c:	9805      	ldr	r0, [sp, #20]
 800b59e:	4649      	mov	r1, r9
 800b5a0:	f7ff f942 	bl	800a828 <_Bfree>
 800b5a4:	9805      	ldr	r0, [sp, #20]
 800b5a6:	4641      	mov	r1, r8
 800b5a8:	f7ff f93e 	bl	800a828 <_Bfree>
 800b5ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b5ae:	9805      	ldr	r0, [sp, #20]
 800b5b0:	f7ff f93a 	bl	800a828 <_Bfree>
 800b5b4:	9805      	ldr	r0, [sp, #20]
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	f7ff f936 	bl	800a828 <_Bfree>
 800b5bc:	e5f5      	b.n	800b1aa <_strtod_l+0x72>
 800b5be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b5c4:	4293      	cmp	r3, r2
 800b5c6:	dbbc      	blt.n	800b542 <_strtod_l+0x40a>
 800b5c8:	4c3f      	ldr	r4, [pc, #252]	@ (800b6c8 <_strtod_l+0x590>)
 800b5ca:	f1c5 050f 	rsb	r5, r5, #15
 800b5ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b5d2:	4652      	mov	r2, sl
 800b5d4:	465b      	mov	r3, fp
 800b5d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5da:	f7f5 f81d 	bl	8000618 <__aeabi_dmul>
 800b5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5e0:	1b5d      	subs	r5, r3, r5
 800b5e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b5e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b5ea:	e78f      	b.n	800b50c <_strtod_l+0x3d4>
 800b5ec:	3316      	adds	r3, #22
 800b5ee:	dba8      	blt.n	800b542 <_strtod_l+0x40a>
 800b5f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5f2:	eba3 0808 	sub.w	r8, r3, r8
 800b5f6:	4b34      	ldr	r3, [pc, #208]	@ (800b6c8 <_strtod_l+0x590>)
 800b5f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b5fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b600:	4650      	mov	r0, sl
 800b602:	4659      	mov	r1, fp
 800b604:	f7f5 f932 	bl	800086c <__aeabi_ddiv>
 800b608:	e782      	b.n	800b510 <_strtod_l+0x3d8>
 800b60a:	2300      	movs	r3, #0
 800b60c:	4f2f      	ldr	r7, [pc, #188]	@ (800b6cc <_strtod_l+0x594>)
 800b60e:	1124      	asrs	r4, r4, #4
 800b610:	4650      	mov	r0, sl
 800b612:	4659      	mov	r1, fp
 800b614:	461e      	mov	r6, r3
 800b616:	2c01      	cmp	r4, #1
 800b618:	dc21      	bgt.n	800b65e <_strtod_l+0x526>
 800b61a:	b10b      	cbz	r3, 800b620 <_strtod_l+0x4e8>
 800b61c:	4682      	mov	sl, r0
 800b61e:	468b      	mov	fp, r1
 800b620:	492a      	ldr	r1, [pc, #168]	@ (800b6cc <_strtod_l+0x594>)
 800b622:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b626:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b62a:	4652      	mov	r2, sl
 800b62c:	465b      	mov	r3, fp
 800b62e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b632:	f7f4 fff1 	bl	8000618 <__aeabi_dmul>
 800b636:	4b26      	ldr	r3, [pc, #152]	@ (800b6d0 <_strtod_l+0x598>)
 800b638:	460a      	mov	r2, r1
 800b63a:	400b      	ands	r3, r1
 800b63c:	4925      	ldr	r1, [pc, #148]	@ (800b6d4 <_strtod_l+0x59c>)
 800b63e:	428b      	cmp	r3, r1
 800b640:	4682      	mov	sl, r0
 800b642:	d898      	bhi.n	800b576 <_strtod_l+0x43e>
 800b644:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b648:	428b      	cmp	r3, r1
 800b64a:	bf86      	itte	hi
 800b64c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b6d8 <_strtod_l+0x5a0>
 800b650:	f04f 3aff 	movhi.w	sl, #4294967295
 800b654:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b658:	2300      	movs	r3, #0
 800b65a:	9308      	str	r3, [sp, #32]
 800b65c:	e076      	b.n	800b74c <_strtod_l+0x614>
 800b65e:	07e2      	lsls	r2, r4, #31
 800b660:	d504      	bpl.n	800b66c <_strtod_l+0x534>
 800b662:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b666:	f7f4 ffd7 	bl	8000618 <__aeabi_dmul>
 800b66a:	2301      	movs	r3, #1
 800b66c:	3601      	adds	r6, #1
 800b66e:	1064      	asrs	r4, r4, #1
 800b670:	3708      	adds	r7, #8
 800b672:	e7d0      	b.n	800b616 <_strtod_l+0x4de>
 800b674:	d0f0      	beq.n	800b658 <_strtod_l+0x520>
 800b676:	4264      	negs	r4, r4
 800b678:	f014 020f 	ands.w	r2, r4, #15
 800b67c:	d00a      	beq.n	800b694 <_strtod_l+0x55c>
 800b67e:	4b12      	ldr	r3, [pc, #72]	@ (800b6c8 <_strtod_l+0x590>)
 800b680:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b684:	4650      	mov	r0, sl
 800b686:	4659      	mov	r1, fp
 800b688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68c:	f7f5 f8ee 	bl	800086c <__aeabi_ddiv>
 800b690:	4682      	mov	sl, r0
 800b692:	468b      	mov	fp, r1
 800b694:	1124      	asrs	r4, r4, #4
 800b696:	d0df      	beq.n	800b658 <_strtod_l+0x520>
 800b698:	2c1f      	cmp	r4, #31
 800b69a:	dd1f      	ble.n	800b6dc <_strtod_l+0x5a4>
 800b69c:	2400      	movs	r4, #0
 800b69e:	46a0      	mov	r8, r4
 800b6a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b6a2:	46a1      	mov	r9, r4
 800b6a4:	9a05      	ldr	r2, [sp, #20]
 800b6a6:	2322      	movs	r3, #34	@ 0x22
 800b6a8:	f04f 0a00 	mov.w	sl, #0
 800b6ac:	f04f 0b00 	mov.w	fp, #0
 800b6b0:	6013      	str	r3, [r2, #0]
 800b6b2:	e76b      	b.n	800b58c <_strtod_l+0x454>
 800b6b4:	0800d901 	.word	0x0800d901
 800b6b8:	0800dc40 	.word	0x0800dc40
 800b6bc:	0800d8f9 	.word	0x0800d8f9
 800b6c0:	0800d9db 	.word	0x0800d9db
 800b6c4:	0800d9d7 	.word	0x0800d9d7
 800b6c8:	0800db78 	.word	0x0800db78
 800b6cc:	0800db50 	.word	0x0800db50
 800b6d0:	7ff00000 	.word	0x7ff00000
 800b6d4:	7ca00000 	.word	0x7ca00000
 800b6d8:	7fefffff 	.word	0x7fefffff
 800b6dc:	f014 0310 	ands.w	r3, r4, #16
 800b6e0:	bf18      	it	ne
 800b6e2:	236a      	movne	r3, #106	@ 0x6a
 800b6e4:	4ea9      	ldr	r6, [pc, #676]	@ (800b98c <_strtod_l+0x854>)
 800b6e6:	9308      	str	r3, [sp, #32]
 800b6e8:	4650      	mov	r0, sl
 800b6ea:	4659      	mov	r1, fp
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	07e7      	lsls	r7, r4, #31
 800b6f0:	d504      	bpl.n	800b6fc <_strtod_l+0x5c4>
 800b6f2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b6f6:	f7f4 ff8f 	bl	8000618 <__aeabi_dmul>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	1064      	asrs	r4, r4, #1
 800b6fe:	f106 0608 	add.w	r6, r6, #8
 800b702:	d1f4      	bne.n	800b6ee <_strtod_l+0x5b6>
 800b704:	b10b      	cbz	r3, 800b70a <_strtod_l+0x5d2>
 800b706:	4682      	mov	sl, r0
 800b708:	468b      	mov	fp, r1
 800b70a:	9b08      	ldr	r3, [sp, #32]
 800b70c:	b1b3      	cbz	r3, 800b73c <_strtod_l+0x604>
 800b70e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b712:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b716:	2b00      	cmp	r3, #0
 800b718:	4659      	mov	r1, fp
 800b71a:	dd0f      	ble.n	800b73c <_strtod_l+0x604>
 800b71c:	2b1f      	cmp	r3, #31
 800b71e:	dd56      	ble.n	800b7ce <_strtod_l+0x696>
 800b720:	2b34      	cmp	r3, #52	@ 0x34
 800b722:	bfde      	ittt	le
 800b724:	f04f 33ff 	movle.w	r3, #4294967295
 800b728:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b72c:	4093      	lslle	r3, r2
 800b72e:	f04f 0a00 	mov.w	sl, #0
 800b732:	bfcc      	ite	gt
 800b734:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b738:	ea03 0b01 	andle.w	fp, r3, r1
 800b73c:	2200      	movs	r2, #0
 800b73e:	2300      	movs	r3, #0
 800b740:	4650      	mov	r0, sl
 800b742:	4659      	mov	r1, fp
 800b744:	f7f5 f9d0 	bl	8000ae8 <__aeabi_dcmpeq>
 800b748:	2800      	cmp	r0, #0
 800b74a:	d1a7      	bne.n	800b69c <_strtod_l+0x564>
 800b74c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b74e:	9300      	str	r3, [sp, #0]
 800b750:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b752:	9805      	ldr	r0, [sp, #20]
 800b754:	462b      	mov	r3, r5
 800b756:	464a      	mov	r2, r9
 800b758:	f7ff f8ce 	bl	800a8f8 <__s2b>
 800b75c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b75e:	2800      	cmp	r0, #0
 800b760:	f43f af09 	beq.w	800b576 <_strtod_l+0x43e>
 800b764:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b766:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b768:	2a00      	cmp	r2, #0
 800b76a:	eba3 0308 	sub.w	r3, r3, r8
 800b76e:	bfa8      	it	ge
 800b770:	2300      	movge	r3, #0
 800b772:	9312      	str	r3, [sp, #72]	@ 0x48
 800b774:	2400      	movs	r4, #0
 800b776:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b77a:	9316      	str	r3, [sp, #88]	@ 0x58
 800b77c:	46a0      	mov	r8, r4
 800b77e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b780:	9805      	ldr	r0, [sp, #20]
 800b782:	6859      	ldr	r1, [r3, #4]
 800b784:	f7ff f810 	bl	800a7a8 <_Balloc>
 800b788:	4681      	mov	r9, r0
 800b78a:	2800      	cmp	r0, #0
 800b78c:	f43f aef7 	beq.w	800b57e <_strtod_l+0x446>
 800b790:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b792:	691a      	ldr	r2, [r3, #16]
 800b794:	3202      	adds	r2, #2
 800b796:	f103 010c 	add.w	r1, r3, #12
 800b79a:	0092      	lsls	r2, r2, #2
 800b79c:	300c      	adds	r0, #12
 800b79e:	f7fe f876 	bl	800988e <memcpy>
 800b7a2:	ec4b ab10 	vmov	d0, sl, fp
 800b7a6:	9805      	ldr	r0, [sp, #20]
 800b7a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b7aa:	a91b      	add	r1, sp, #108	@ 0x6c
 800b7ac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b7b0:	f7ff fbd6 	bl	800af60 <__d2b>
 800b7b4:	901a      	str	r0, [sp, #104]	@ 0x68
 800b7b6:	2800      	cmp	r0, #0
 800b7b8:	f43f aee1 	beq.w	800b57e <_strtod_l+0x446>
 800b7bc:	9805      	ldr	r0, [sp, #20]
 800b7be:	2101      	movs	r1, #1
 800b7c0:	f7ff f930 	bl	800aa24 <__i2b>
 800b7c4:	4680      	mov	r8, r0
 800b7c6:	b948      	cbnz	r0, 800b7dc <_strtod_l+0x6a4>
 800b7c8:	f04f 0800 	mov.w	r8, #0
 800b7cc:	e6d7      	b.n	800b57e <_strtod_l+0x446>
 800b7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b7d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7d6:	ea03 0a0a 	and.w	sl, r3, sl
 800b7da:	e7af      	b.n	800b73c <_strtod_l+0x604>
 800b7dc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b7de:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b7e0:	2d00      	cmp	r5, #0
 800b7e2:	bfab      	itete	ge
 800b7e4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b7e6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b7e8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b7ea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b7ec:	bfac      	ite	ge
 800b7ee:	18ef      	addge	r7, r5, r3
 800b7f0:	1b5e      	sublt	r6, r3, r5
 800b7f2:	9b08      	ldr	r3, [sp, #32]
 800b7f4:	1aed      	subs	r5, r5, r3
 800b7f6:	4415      	add	r5, r2
 800b7f8:	4b65      	ldr	r3, [pc, #404]	@ (800b990 <_strtod_l+0x858>)
 800b7fa:	3d01      	subs	r5, #1
 800b7fc:	429d      	cmp	r5, r3
 800b7fe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b802:	da50      	bge.n	800b8a6 <_strtod_l+0x76e>
 800b804:	1b5b      	subs	r3, r3, r5
 800b806:	2b1f      	cmp	r3, #31
 800b808:	eba2 0203 	sub.w	r2, r2, r3
 800b80c:	f04f 0101 	mov.w	r1, #1
 800b810:	dc3d      	bgt.n	800b88e <_strtod_l+0x756>
 800b812:	fa01 f303 	lsl.w	r3, r1, r3
 800b816:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b818:	2300      	movs	r3, #0
 800b81a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b81c:	18bd      	adds	r5, r7, r2
 800b81e:	9b08      	ldr	r3, [sp, #32]
 800b820:	42af      	cmp	r7, r5
 800b822:	4416      	add	r6, r2
 800b824:	441e      	add	r6, r3
 800b826:	463b      	mov	r3, r7
 800b828:	bfa8      	it	ge
 800b82a:	462b      	movge	r3, r5
 800b82c:	42b3      	cmp	r3, r6
 800b82e:	bfa8      	it	ge
 800b830:	4633      	movge	r3, r6
 800b832:	2b00      	cmp	r3, #0
 800b834:	bfc2      	ittt	gt
 800b836:	1aed      	subgt	r5, r5, r3
 800b838:	1af6      	subgt	r6, r6, r3
 800b83a:	1aff      	subgt	r7, r7, r3
 800b83c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b83e:	2b00      	cmp	r3, #0
 800b840:	dd16      	ble.n	800b870 <_strtod_l+0x738>
 800b842:	4641      	mov	r1, r8
 800b844:	9805      	ldr	r0, [sp, #20]
 800b846:	461a      	mov	r2, r3
 800b848:	f7ff f9a4 	bl	800ab94 <__pow5mult>
 800b84c:	4680      	mov	r8, r0
 800b84e:	2800      	cmp	r0, #0
 800b850:	d0ba      	beq.n	800b7c8 <_strtod_l+0x690>
 800b852:	4601      	mov	r1, r0
 800b854:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b856:	9805      	ldr	r0, [sp, #20]
 800b858:	f7ff f8fa 	bl	800aa50 <__multiply>
 800b85c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b85e:	2800      	cmp	r0, #0
 800b860:	f43f ae8d 	beq.w	800b57e <_strtod_l+0x446>
 800b864:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b866:	9805      	ldr	r0, [sp, #20]
 800b868:	f7fe ffde 	bl	800a828 <_Bfree>
 800b86c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b86e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b870:	2d00      	cmp	r5, #0
 800b872:	dc1d      	bgt.n	800b8b0 <_strtod_l+0x778>
 800b874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b876:	2b00      	cmp	r3, #0
 800b878:	dd23      	ble.n	800b8c2 <_strtod_l+0x78a>
 800b87a:	4649      	mov	r1, r9
 800b87c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b87e:	9805      	ldr	r0, [sp, #20]
 800b880:	f7ff f988 	bl	800ab94 <__pow5mult>
 800b884:	4681      	mov	r9, r0
 800b886:	b9e0      	cbnz	r0, 800b8c2 <_strtod_l+0x78a>
 800b888:	f04f 0900 	mov.w	r9, #0
 800b88c:	e677      	b.n	800b57e <_strtod_l+0x446>
 800b88e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b892:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b896:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b89a:	35e2      	adds	r5, #226	@ 0xe2
 800b89c:	fa01 f305 	lsl.w	r3, r1, r5
 800b8a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8a2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b8a4:	e7ba      	b.n	800b81c <_strtod_l+0x6e4>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8ae:	e7b5      	b.n	800b81c <_strtod_l+0x6e4>
 800b8b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8b2:	9805      	ldr	r0, [sp, #20]
 800b8b4:	462a      	mov	r2, r5
 800b8b6:	f7ff f9c7 	bl	800ac48 <__lshift>
 800b8ba:	901a      	str	r0, [sp, #104]	@ 0x68
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	d1d9      	bne.n	800b874 <_strtod_l+0x73c>
 800b8c0:	e65d      	b.n	800b57e <_strtod_l+0x446>
 800b8c2:	2e00      	cmp	r6, #0
 800b8c4:	dd07      	ble.n	800b8d6 <_strtod_l+0x79e>
 800b8c6:	4649      	mov	r1, r9
 800b8c8:	9805      	ldr	r0, [sp, #20]
 800b8ca:	4632      	mov	r2, r6
 800b8cc:	f7ff f9bc 	bl	800ac48 <__lshift>
 800b8d0:	4681      	mov	r9, r0
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d0d8      	beq.n	800b888 <_strtod_l+0x750>
 800b8d6:	2f00      	cmp	r7, #0
 800b8d8:	dd08      	ble.n	800b8ec <_strtod_l+0x7b4>
 800b8da:	4641      	mov	r1, r8
 800b8dc:	9805      	ldr	r0, [sp, #20]
 800b8de:	463a      	mov	r2, r7
 800b8e0:	f7ff f9b2 	bl	800ac48 <__lshift>
 800b8e4:	4680      	mov	r8, r0
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	f43f ae49 	beq.w	800b57e <_strtod_l+0x446>
 800b8ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8ee:	9805      	ldr	r0, [sp, #20]
 800b8f0:	464a      	mov	r2, r9
 800b8f2:	f7ff fa31 	bl	800ad58 <__mdiff>
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	2800      	cmp	r0, #0
 800b8fa:	f43f ae40 	beq.w	800b57e <_strtod_l+0x446>
 800b8fe:	68c3      	ldr	r3, [r0, #12]
 800b900:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b902:	2300      	movs	r3, #0
 800b904:	60c3      	str	r3, [r0, #12]
 800b906:	4641      	mov	r1, r8
 800b908:	f7ff fa0a 	bl	800ad20 <__mcmp>
 800b90c:	2800      	cmp	r0, #0
 800b90e:	da45      	bge.n	800b99c <_strtod_l+0x864>
 800b910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b912:	ea53 030a 	orrs.w	r3, r3, sl
 800b916:	d16b      	bne.n	800b9f0 <_strtod_l+0x8b8>
 800b918:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d167      	bne.n	800b9f0 <_strtod_l+0x8b8>
 800b920:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b924:	0d1b      	lsrs	r3, r3, #20
 800b926:	051b      	lsls	r3, r3, #20
 800b928:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b92c:	d960      	bls.n	800b9f0 <_strtod_l+0x8b8>
 800b92e:	6963      	ldr	r3, [r4, #20]
 800b930:	b913      	cbnz	r3, 800b938 <_strtod_l+0x800>
 800b932:	6923      	ldr	r3, [r4, #16]
 800b934:	2b01      	cmp	r3, #1
 800b936:	dd5b      	ble.n	800b9f0 <_strtod_l+0x8b8>
 800b938:	4621      	mov	r1, r4
 800b93a:	2201      	movs	r2, #1
 800b93c:	9805      	ldr	r0, [sp, #20]
 800b93e:	f7ff f983 	bl	800ac48 <__lshift>
 800b942:	4641      	mov	r1, r8
 800b944:	4604      	mov	r4, r0
 800b946:	f7ff f9eb 	bl	800ad20 <__mcmp>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	dd50      	ble.n	800b9f0 <_strtod_l+0x8b8>
 800b94e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b952:	9a08      	ldr	r2, [sp, #32]
 800b954:	0d1b      	lsrs	r3, r3, #20
 800b956:	051b      	lsls	r3, r3, #20
 800b958:	2a00      	cmp	r2, #0
 800b95a:	d06a      	beq.n	800ba32 <_strtod_l+0x8fa>
 800b95c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b960:	d867      	bhi.n	800ba32 <_strtod_l+0x8fa>
 800b962:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b966:	f67f ae9d 	bls.w	800b6a4 <_strtod_l+0x56c>
 800b96a:	4b0a      	ldr	r3, [pc, #40]	@ (800b994 <_strtod_l+0x85c>)
 800b96c:	4650      	mov	r0, sl
 800b96e:	4659      	mov	r1, fp
 800b970:	2200      	movs	r2, #0
 800b972:	f7f4 fe51 	bl	8000618 <__aeabi_dmul>
 800b976:	4b08      	ldr	r3, [pc, #32]	@ (800b998 <_strtod_l+0x860>)
 800b978:	400b      	ands	r3, r1
 800b97a:	4682      	mov	sl, r0
 800b97c:	468b      	mov	fp, r1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	f47f ae08 	bne.w	800b594 <_strtod_l+0x45c>
 800b984:	9a05      	ldr	r2, [sp, #20]
 800b986:	2322      	movs	r3, #34	@ 0x22
 800b988:	6013      	str	r3, [r2, #0]
 800b98a:	e603      	b.n	800b594 <_strtod_l+0x45c>
 800b98c:	0800dc68 	.word	0x0800dc68
 800b990:	fffffc02 	.word	0xfffffc02
 800b994:	39500000 	.word	0x39500000
 800b998:	7ff00000 	.word	0x7ff00000
 800b99c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b9a0:	d165      	bne.n	800ba6e <_strtod_l+0x936>
 800b9a2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b9a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9a8:	b35a      	cbz	r2, 800ba02 <_strtod_l+0x8ca>
 800b9aa:	4a9f      	ldr	r2, [pc, #636]	@ (800bc28 <_strtod_l+0xaf0>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d12b      	bne.n	800ba08 <_strtod_l+0x8d0>
 800b9b0:	9b08      	ldr	r3, [sp, #32]
 800b9b2:	4651      	mov	r1, sl
 800b9b4:	b303      	cbz	r3, 800b9f8 <_strtod_l+0x8c0>
 800b9b6:	4b9d      	ldr	r3, [pc, #628]	@ (800bc2c <_strtod_l+0xaf4>)
 800b9b8:	465a      	mov	r2, fp
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b9c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c4:	d81b      	bhi.n	800b9fe <_strtod_l+0x8c6>
 800b9c6:	0d1b      	lsrs	r3, r3, #20
 800b9c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b9cc:	fa02 f303 	lsl.w	r3, r2, r3
 800b9d0:	4299      	cmp	r1, r3
 800b9d2:	d119      	bne.n	800ba08 <_strtod_l+0x8d0>
 800b9d4:	4b96      	ldr	r3, [pc, #600]	@ (800bc30 <_strtod_l+0xaf8>)
 800b9d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b9d8:	429a      	cmp	r2, r3
 800b9da:	d102      	bne.n	800b9e2 <_strtod_l+0x8aa>
 800b9dc:	3101      	adds	r1, #1
 800b9de:	f43f adce 	beq.w	800b57e <_strtod_l+0x446>
 800b9e2:	4b92      	ldr	r3, [pc, #584]	@ (800bc2c <_strtod_l+0xaf4>)
 800b9e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b9e6:	401a      	ands	r2, r3
 800b9e8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b9ec:	f04f 0a00 	mov.w	sl, #0
 800b9f0:	9b08      	ldr	r3, [sp, #32]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1b9      	bne.n	800b96a <_strtod_l+0x832>
 800b9f6:	e5cd      	b.n	800b594 <_strtod_l+0x45c>
 800b9f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9fc:	e7e8      	b.n	800b9d0 <_strtod_l+0x898>
 800b9fe:	4613      	mov	r3, r2
 800ba00:	e7e6      	b.n	800b9d0 <_strtod_l+0x898>
 800ba02:	ea53 030a 	orrs.w	r3, r3, sl
 800ba06:	d0a2      	beq.n	800b94e <_strtod_l+0x816>
 800ba08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba0a:	b1db      	cbz	r3, 800ba44 <_strtod_l+0x90c>
 800ba0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba0e:	4213      	tst	r3, r2
 800ba10:	d0ee      	beq.n	800b9f0 <_strtod_l+0x8b8>
 800ba12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba14:	9a08      	ldr	r2, [sp, #32]
 800ba16:	4650      	mov	r0, sl
 800ba18:	4659      	mov	r1, fp
 800ba1a:	b1bb      	cbz	r3, 800ba4c <_strtod_l+0x914>
 800ba1c:	f7ff fb6e 	bl	800b0fc <sulp>
 800ba20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba24:	ec53 2b10 	vmov	r2, r3, d0
 800ba28:	f7f4 fc40 	bl	80002ac <__adddf3>
 800ba2c:	4682      	mov	sl, r0
 800ba2e:	468b      	mov	fp, r1
 800ba30:	e7de      	b.n	800b9f0 <_strtod_l+0x8b8>
 800ba32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ba36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ba3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ba3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ba42:	e7d5      	b.n	800b9f0 <_strtod_l+0x8b8>
 800ba44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba46:	ea13 0f0a 	tst.w	r3, sl
 800ba4a:	e7e1      	b.n	800ba10 <_strtod_l+0x8d8>
 800ba4c:	f7ff fb56 	bl	800b0fc <sulp>
 800ba50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba54:	ec53 2b10 	vmov	r2, r3, d0
 800ba58:	f7f4 fc26 	bl	80002a8 <__aeabi_dsub>
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	2300      	movs	r3, #0
 800ba60:	4682      	mov	sl, r0
 800ba62:	468b      	mov	fp, r1
 800ba64:	f7f5 f840 	bl	8000ae8 <__aeabi_dcmpeq>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d0c1      	beq.n	800b9f0 <_strtod_l+0x8b8>
 800ba6c:	e61a      	b.n	800b6a4 <_strtod_l+0x56c>
 800ba6e:	4641      	mov	r1, r8
 800ba70:	4620      	mov	r0, r4
 800ba72:	f7ff facd 	bl	800b010 <__ratio>
 800ba76:	ec57 6b10 	vmov	r6, r7, d0
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ba80:	4630      	mov	r0, r6
 800ba82:	4639      	mov	r1, r7
 800ba84:	f7f5 f844 	bl	8000b10 <__aeabi_dcmple>
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d06f      	beq.n	800bb6c <_strtod_l+0xa34>
 800ba8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d17a      	bne.n	800bb88 <_strtod_l+0xa50>
 800ba92:	f1ba 0f00 	cmp.w	sl, #0
 800ba96:	d158      	bne.n	800bb4a <_strtod_l+0xa12>
 800ba98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d15a      	bne.n	800bb58 <_strtod_l+0xa20>
 800baa2:	4b64      	ldr	r3, [pc, #400]	@ (800bc34 <_strtod_l+0xafc>)
 800baa4:	2200      	movs	r2, #0
 800baa6:	4630      	mov	r0, r6
 800baa8:	4639      	mov	r1, r7
 800baaa:	f7f5 f827 	bl	8000afc <__aeabi_dcmplt>
 800baae:	2800      	cmp	r0, #0
 800bab0:	d159      	bne.n	800bb66 <_strtod_l+0xa2e>
 800bab2:	4630      	mov	r0, r6
 800bab4:	4639      	mov	r1, r7
 800bab6:	4b60      	ldr	r3, [pc, #384]	@ (800bc38 <_strtod_l+0xb00>)
 800bab8:	2200      	movs	r2, #0
 800baba:	f7f4 fdad 	bl	8000618 <__aeabi_dmul>
 800babe:	4606      	mov	r6, r0
 800bac0:	460f      	mov	r7, r1
 800bac2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bac6:	9606      	str	r6, [sp, #24]
 800bac8:	9307      	str	r3, [sp, #28]
 800baca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bace:	4d57      	ldr	r5, [pc, #348]	@ (800bc2c <_strtod_l+0xaf4>)
 800bad0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bad6:	401d      	ands	r5, r3
 800bad8:	4b58      	ldr	r3, [pc, #352]	@ (800bc3c <_strtod_l+0xb04>)
 800bada:	429d      	cmp	r5, r3
 800badc:	f040 80b2 	bne.w	800bc44 <_strtod_l+0xb0c>
 800bae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bae2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bae6:	ec4b ab10 	vmov	d0, sl, fp
 800baea:	f7ff f9c9 	bl	800ae80 <__ulp>
 800baee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800baf2:	ec51 0b10 	vmov	r0, r1, d0
 800baf6:	f7f4 fd8f 	bl	8000618 <__aeabi_dmul>
 800bafa:	4652      	mov	r2, sl
 800bafc:	465b      	mov	r3, fp
 800bafe:	f7f4 fbd5 	bl	80002ac <__adddf3>
 800bb02:	460b      	mov	r3, r1
 800bb04:	4949      	ldr	r1, [pc, #292]	@ (800bc2c <_strtod_l+0xaf4>)
 800bb06:	4a4e      	ldr	r2, [pc, #312]	@ (800bc40 <_strtod_l+0xb08>)
 800bb08:	4019      	ands	r1, r3
 800bb0a:	4291      	cmp	r1, r2
 800bb0c:	4682      	mov	sl, r0
 800bb0e:	d942      	bls.n	800bb96 <_strtod_l+0xa5e>
 800bb10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb12:	4b47      	ldr	r3, [pc, #284]	@ (800bc30 <_strtod_l+0xaf8>)
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d103      	bne.n	800bb20 <_strtod_l+0x9e8>
 800bb18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	f43f ad2f 	beq.w	800b57e <_strtod_l+0x446>
 800bb20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bc30 <_strtod_l+0xaf8>
 800bb24:	f04f 3aff 	mov.w	sl, #4294967295
 800bb28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb2a:	9805      	ldr	r0, [sp, #20]
 800bb2c:	f7fe fe7c 	bl	800a828 <_Bfree>
 800bb30:	9805      	ldr	r0, [sp, #20]
 800bb32:	4649      	mov	r1, r9
 800bb34:	f7fe fe78 	bl	800a828 <_Bfree>
 800bb38:	9805      	ldr	r0, [sp, #20]
 800bb3a:	4641      	mov	r1, r8
 800bb3c:	f7fe fe74 	bl	800a828 <_Bfree>
 800bb40:	9805      	ldr	r0, [sp, #20]
 800bb42:	4621      	mov	r1, r4
 800bb44:	f7fe fe70 	bl	800a828 <_Bfree>
 800bb48:	e619      	b.n	800b77e <_strtod_l+0x646>
 800bb4a:	f1ba 0f01 	cmp.w	sl, #1
 800bb4e:	d103      	bne.n	800bb58 <_strtod_l+0xa20>
 800bb50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	f43f ada6 	beq.w	800b6a4 <_strtod_l+0x56c>
 800bb58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bc08 <_strtod_l+0xad0>
 800bb5c:	4f35      	ldr	r7, [pc, #212]	@ (800bc34 <_strtod_l+0xafc>)
 800bb5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb62:	2600      	movs	r6, #0
 800bb64:	e7b1      	b.n	800baca <_strtod_l+0x992>
 800bb66:	4f34      	ldr	r7, [pc, #208]	@ (800bc38 <_strtod_l+0xb00>)
 800bb68:	2600      	movs	r6, #0
 800bb6a:	e7aa      	b.n	800bac2 <_strtod_l+0x98a>
 800bb6c:	4b32      	ldr	r3, [pc, #200]	@ (800bc38 <_strtod_l+0xb00>)
 800bb6e:	4630      	mov	r0, r6
 800bb70:	4639      	mov	r1, r7
 800bb72:	2200      	movs	r2, #0
 800bb74:	f7f4 fd50 	bl	8000618 <__aeabi_dmul>
 800bb78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb7a:	4606      	mov	r6, r0
 800bb7c:	460f      	mov	r7, r1
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d09f      	beq.n	800bac2 <_strtod_l+0x98a>
 800bb82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bb86:	e7a0      	b.n	800baca <_strtod_l+0x992>
 800bb88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bc10 <_strtod_l+0xad8>
 800bb8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb90:	ec57 6b17 	vmov	r6, r7, d7
 800bb94:	e799      	b.n	800baca <_strtod_l+0x992>
 800bb96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bb9a:	9b08      	ldr	r3, [sp, #32]
 800bb9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d1c1      	bne.n	800bb28 <_strtod_l+0x9f0>
 800bba4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bba8:	0d1b      	lsrs	r3, r3, #20
 800bbaa:	051b      	lsls	r3, r3, #20
 800bbac:	429d      	cmp	r5, r3
 800bbae:	d1bb      	bne.n	800bb28 <_strtod_l+0x9f0>
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	4639      	mov	r1, r7
 800bbb4:	f7f5 f890 	bl	8000cd8 <__aeabi_d2lz>
 800bbb8:	f7f4 fd00 	bl	80005bc <__aeabi_l2d>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	f7f4 fb70 	bl	80002a8 <__aeabi_dsub>
 800bbc8:	460b      	mov	r3, r1
 800bbca:	4602      	mov	r2, r0
 800bbcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bbd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbd6:	ea46 060a 	orr.w	r6, r6, sl
 800bbda:	431e      	orrs	r6, r3
 800bbdc:	d06f      	beq.n	800bcbe <_strtod_l+0xb86>
 800bbde:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc18 <_strtod_l+0xae0>)
 800bbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe4:	f7f4 ff8a 	bl	8000afc <__aeabi_dcmplt>
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	f47f acd3 	bne.w	800b594 <_strtod_l+0x45c>
 800bbee:	a30c      	add	r3, pc, #48	@ (adr r3, 800bc20 <_strtod_l+0xae8>)
 800bbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bbf8:	f7f4 ff9e 	bl	8000b38 <__aeabi_dcmpgt>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	d093      	beq.n	800bb28 <_strtod_l+0x9f0>
 800bc00:	e4c8      	b.n	800b594 <_strtod_l+0x45c>
 800bc02:	bf00      	nop
 800bc04:	f3af 8000 	nop.w
 800bc08:	00000000 	.word	0x00000000
 800bc0c:	bff00000 	.word	0xbff00000
 800bc10:	00000000 	.word	0x00000000
 800bc14:	3ff00000 	.word	0x3ff00000
 800bc18:	94a03595 	.word	0x94a03595
 800bc1c:	3fdfffff 	.word	0x3fdfffff
 800bc20:	35afe535 	.word	0x35afe535
 800bc24:	3fe00000 	.word	0x3fe00000
 800bc28:	000fffff 	.word	0x000fffff
 800bc2c:	7ff00000 	.word	0x7ff00000
 800bc30:	7fefffff 	.word	0x7fefffff
 800bc34:	3ff00000 	.word	0x3ff00000
 800bc38:	3fe00000 	.word	0x3fe00000
 800bc3c:	7fe00000 	.word	0x7fe00000
 800bc40:	7c9fffff 	.word	0x7c9fffff
 800bc44:	9b08      	ldr	r3, [sp, #32]
 800bc46:	b323      	cbz	r3, 800bc92 <_strtod_l+0xb5a>
 800bc48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bc4c:	d821      	bhi.n	800bc92 <_strtod_l+0xb5a>
 800bc4e:	a328      	add	r3, pc, #160	@ (adr r3, 800bcf0 <_strtod_l+0xbb8>)
 800bc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc54:	4630      	mov	r0, r6
 800bc56:	4639      	mov	r1, r7
 800bc58:	f7f4 ff5a 	bl	8000b10 <__aeabi_dcmple>
 800bc5c:	b1a0      	cbz	r0, 800bc88 <_strtod_l+0xb50>
 800bc5e:	4639      	mov	r1, r7
 800bc60:	4630      	mov	r0, r6
 800bc62:	f7f4 ffb1 	bl	8000bc8 <__aeabi_d2uiz>
 800bc66:	2801      	cmp	r0, #1
 800bc68:	bf38      	it	cc
 800bc6a:	2001      	movcc	r0, #1
 800bc6c:	f7f4 fc5a 	bl	8000524 <__aeabi_ui2d>
 800bc70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc72:	4606      	mov	r6, r0
 800bc74:	460f      	mov	r7, r1
 800bc76:	b9fb      	cbnz	r3, 800bcb8 <_strtod_l+0xb80>
 800bc78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc7c:	9014      	str	r0, [sp, #80]	@ 0x50
 800bc7e:	9315      	str	r3, [sp, #84]	@ 0x54
 800bc80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bc84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bc88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bc8e:	1b5b      	subs	r3, r3, r5
 800bc90:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc92:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bc96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bc9a:	f7ff f8f1 	bl	800ae80 <__ulp>
 800bc9e:	4650      	mov	r0, sl
 800bca0:	ec53 2b10 	vmov	r2, r3, d0
 800bca4:	4659      	mov	r1, fp
 800bca6:	f7f4 fcb7 	bl	8000618 <__aeabi_dmul>
 800bcaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bcae:	f7f4 fafd 	bl	80002ac <__adddf3>
 800bcb2:	4682      	mov	sl, r0
 800bcb4:	468b      	mov	fp, r1
 800bcb6:	e770      	b.n	800bb9a <_strtod_l+0xa62>
 800bcb8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bcbc:	e7e0      	b.n	800bc80 <_strtod_l+0xb48>
 800bcbe:	a30e      	add	r3, pc, #56	@ (adr r3, 800bcf8 <_strtod_l+0xbc0>)
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	f7f4 ff1a 	bl	8000afc <__aeabi_dcmplt>
 800bcc8:	e798      	b.n	800bbfc <_strtod_l+0xac4>
 800bcca:	2300      	movs	r3, #0
 800bccc:	930e      	str	r3, [sp, #56]	@ 0x38
 800bcce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bcd0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bcd2:	6013      	str	r3, [r2, #0]
 800bcd4:	f7ff ba6d 	b.w	800b1b2 <_strtod_l+0x7a>
 800bcd8:	2a65      	cmp	r2, #101	@ 0x65
 800bcda:	f43f ab68 	beq.w	800b3ae <_strtod_l+0x276>
 800bcde:	2a45      	cmp	r2, #69	@ 0x45
 800bce0:	f43f ab65 	beq.w	800b3ae <_strtod_l+0x276>
 800bce4:	2301      	movs	r3, #1
 800bce6:	f7ff bba0 	b.w	800b42a <_strtod_l+0x2f2>
 800bcea:	bf00      	nop
 800bcec:	f3af 8000 	nop.w
 800bcf0:	ffc00000 	.word	0xffc00000
 800bcf4:	41dfffff 	.word	0x41dfffff
 800bcf8:	94a03595 	.word	0x94a03595
 800bcfc:	3fcfffff 	.word	0x3fcfffff

0800bd00 <_strtod_r>:
 800bd00:	4b01      	ldr	r3, [pc, #4]	@ (800bd08 <_strtod_r+0x8>)
 800bd02:	f7ff ba19 	b.w	800b138 <_strtod_l>
 800bd06:	bf00      	nop
 800bd08:	20000088 	.word	0x20000088

0800bd0c <_strtol_l.isra.0>:
 800bd0c:	2b24      	cmp	r3, #36	@ 0x24
 800bd0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd12:	4686      	mov	lr, r0
 800bd14:	4690      	mov	r8, r2
 800bd16:	d801      	bhi.n	800bd1c <_strtol_l.isra.0+0x10>
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d106      	bne.n	800bd2a <_strtol_l.isra.0+0x1e>
 800bd1c:	f7fd fd8a 	bl	8009834 <__errno>
 800bd20:	2316      	movs	r3, #22
 800bd22:	6003      	str	r3, [r0, #0]
 800bd24:	2000      	movs	r0, #0
 800bd26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd2a:	4834      	ldr	r0, [pc, #208]	@ (800bdfc <_strtol_l.isra.0+0xf0>)
 800bd2c:	460d      	mov	r5, r1
 800bd2e:	462a      	mov	r2, r5
 800bd30:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd34:	5d06      	ldrb	r6, [r0, r4]
 800bd36:	f016 0608 	ands.w	r6, r6, #8
 800bd3a:	d1f8      	bne.n	800bd2e <_strtol_l.isra.0+0x22>
 800bd3c:	2c2d      	cmp	r4, #45	@ 0x2d
 800bd3e:	d110      	bne.n	800bd62 <_strtol_l.isra.0+0x56>
 800bd40:	782c      	ldrb	r4, [r5, #0]
 800bd42:	2601      	movs	r6, #1
 800bd44:	1c95      	adds	r5, r2, #2
 800bd46:	f033 0210 	bics.w	r2, r3, #16
 800bd4a:	d115      	bne.n	800bd78 <_strtol_l.isra.0+0x6c>
 800bd4c:	2c30      	cmp	r4, #48	@ 0x30
 800bd4e:	d10d      	bne.n	800bd6c <_strtol_l.isra.0+0x60>
 800bd50:	782a      	ldrb	r2, [r5, #0]
 800bd52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bd56:	2a58      	cmp	r2, #88	@ 0x58
 800bd58:	d108      	bne.n	800bd6c <_strtol_l.isra.0+0x60>
 800bd5a:	786c      	ldrb	r4, [r5, #1]
 800bd5c:	3502      	adds	r5, #2
 800bd5e:	2310      	movs	r3, #16
 800bd60:	e00a      	b.n	800bd78 <_strtol_l.isra.0+0x6c>
 800bd62:	2c2b      	cmp	r4, #43	@ 0x2b
 800bd64:	bf04      	itt	eq
 800bd66:	782c      	ldrbeq	r4, [r5, #0]
 800bd68:	1c95      	addeq	r5, r2, #2
 800bd6a:	e7ec      	b.n	800bd46 <_strtol_l.isra.0+0x3a>
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d1f6      	bne.n	800bd5e <_strtol_l.isra.0+0x52>
 800bd70:	2c30      	cmp	r4, #48	@ 0x30
 800bd72:	bf14      	ite	ne
 800bd74:	230a      	movne	r3, #10
 800bd76:	2308      	moveq	r3, #8
 800bd78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bd7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bd80:	2200      	movs	r2, #0
 800bd82:	fbbc f9f3 	udiv	r9, ip, r3
 800bd86:	4610      	mov	r0, r2
 800bd88:	fb03 ca19 	mls	sl, r3, r9, ip
 800bd8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bd90:	2f09      	cmp	r7, #9
 800bd92:	d80f      	bhi.n	800bdb4 <_strtol_l.isra.0+0xa8>
 800bd94:	463c      	mov	r4, r7
 800bd96:	42a3      	cmp	r3, r4
 800bd98:	dd1b      	ble.n	800bdd2 <_strtol_l.isra.0+0xc6>
 800bd9a:	1c57      	adds	r7, r2, #1
 800bd9c:	d007      	beq.n	800bdae <_strtol_l.isra.0+0xa2>
 800bd9e:	4581      	cmp	r9, r0
 800bda0:	d314      	bcc.n	800bdcc <_strtol_l.isra.0+0xc0>
 800bda2:	d101      	bne.n	800bda8 <_strtol_l.isra.0+0x9c>
 800bda4:	45a2      	cmp	sl, r4
 800bda6:	db11      	blt.n	800bdcc <_strtol_l.isra.0+0xc0>
 800bda8:	fb00 4003 	mla	r0, r0, r3, r4
 800bdac:	2201      	movs	r2, #1
 800bdae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdb2:	e7eb      	b.n	800bd8c <_strtol_l.isra.0+0x80>
 800bdb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bdb8:	2f19      	cmp	r7, #25
 800bdba:	d801      	bhi.n	800bdc0 <_strtol_l.isra.0+0xb4>
 800bdbc:	3c37      	subs	r4, #55	@ 0x37
 800bdbe:	e7ea      	b.n	800bd96 <_strtol_l.isra.0+0x8a>
 800bdc0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bdc4:	2f19      	cmp	r7, #25
 800bdc6:	d804      	bhi.n	800bdd2 <_strtol_l.isra.0+0xc6>
 800bdc8:	3c57      	subs	r4, #87	@ 0x57
 800bdca:	e7e4      	b.n	800bd96 <_strtol_l.isra.0+0x8a>
 800bdcc:	f04f 32ff 	mov.w	r2, #4294967295
 800bdd0:	e7ed      	b.n	800bdae <_strtol_l.isra.0+0xa2>
 800bdd2:	1c53      	adds	r3, r2, #1
 800bdd4:	d108      	bne.n	800bde8 <_strtol_l.isra.0+0xdc>
 800bdd6:	2322      	movs	r3, #34	@ 0x22
 800bdd8:	f8ce 3000 	str.w	r3, [lr]
 800bddc:	4660      	mov	r0, ip
 800bdde:	f1b8 0f00 	cmp.w	r8, #0
 800bde2:	d0a0      	beq.n	800bd26 <_strtol_l.isra.0+0x1a>
 800bde4:	1e69      	subs	r1, r5, #1
 800bde6:	e006      	b.n	800bdf6 <_strtol_l.isra.0+0xea>
 800bde8:	b106      	cbz	r6, 800bdec <_strtol_l.isra.0+0xe0>
 800bdea:	4240      	negs	r0, r0
 800bdec:	f1b8 0f00 	cmp.w	r8, #0
 800bdf0:	d099      	beq.n	800bd26 <_strtol_l.isra.0+0x1a>
 800bdf2:	2a00      	cmp	r2, #0
 800bdf4:	d1f6      	bne.n	800bde4 <_strtol_l.isra.0+0xd8>
 800bdf6:	f8c8 1000 	str.w	r1, [r8]
 800bdfa:	e794      	b.n	800bd26 <_strtol_l.isra.0+0x1a>
 800bdfc:	0800dc91 	.word	0x0800dc91

0800be00 <_strtol_r>:
 800be00:	f7ff bf84 	b.w	800bd0c <_strtol_l.isra.0>

0800be04 <__ssputs_r>:
 800be04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be08:	688e      	ldr	r6, [r1, #8]
 800be0a:	461f      	mov	r7, r3
 800be0c:	42be      	cmp	r6, r7
 800be0e:	680b      	ldr	r3, [r1, #0]
 800be10:	4682      	mov	sl, r0
 800be12:	460c      	mov	r4, r1
 800be14:	4690      	mov	r8, r2
 800be16:	d82d      	bhi.n	800be74 <__ssputs_r+0x70>
 800be18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800be20:	d026      	beq.n	800be70 <__ssputs_r+0x6c>
 800be22:	6965      	ldr	r5, [r4, #20]
 800be24:	6909      	ldr	r1, [r1, #16]
 800be26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be2a:	eba3 0901 	sub.w	r9, r3, r1
 800be2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800be32:	1c7b      	adds	r3, r7, #1
 800be34:	444b      	add	r3, r9
 800be36:	106d      	asrs	r5, r5, #1
 800be38:	429d      	cmp	r5, r3
 800be3a:	bf38      	it	cc
 800be3c:	461d      	movcc	r5, r3
 800be3e:	0553      	lsls	r3, r2, #21
 800be40:	d527      	bpl.n	800be92 <__ssputs_r+0x8e>
 800be42:	4629      	mov	r1, r5
 800be44:	f7fe fc24 	bl	800a690 <_malloc_r>
 800be48:	4606      	mov	r6, r0
 800be4a:	b360      	cbz	r0, 800bea6 <__ssputs_r+0xa2>
 800be4c:	6921      	ldr	r1, [r4, #16]
 800be4e:	464a      	mov	r2, r9
 800be50:	f7fd fd1d 	bl	800988e <memcpy>
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800be5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be5e:	81a3      	strh	r3, [r4, #12]
 800be60:	6126      	str	r6, [r4, #16]
 800be62:	6165      	str	r5, [r4, #20]
 800be64:	444e      	add	r6, r9
 800be66:	eba5 0509 	sub.w	r5, r5, r9
 800be6a:	6026      	str	r6, [r4, #0]
 800be6c:	60a5      	str	r5, [r4, #8]
 800be6e:	463e      	mov	r6, r7
 800be70:	42be      	cmp	r6, r7
 800be72:	d900      	bls.n	800be76 <__ssputs_r+0x72>
 800be74:	463e      	mov	r6, r7
 800be76:	6820      	ldr	r0, [r4, #0]
 800be78:	4632      	mov	r2, r6
 800be7a:	4641      	mov	r1, r8
 800be7c:	f000 fd69 	bl	800c952 <memmove>
 800be80:	68a3      	ldr	r3, [r4, #8]
 800be82:	1b9b      	subs	r3, r3, r6
 800be84:	60a3      	str	r3, [r4, #8]
 800be86:	6823      	ldr	r3, [r4, #0]
 800be88:	4433      	add	r3, r6
 800be8a:	6023      	str	r3, [r4, #0]
 800be8c:	2000      	movs	r0, #0
 800be8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be92:	462a      	mov	r2, r5
 800be94:	f001 f909 	bl	800d0aa <_realloc_r>
 800be98:	4606      	mov	r6, r0
 800be9a:	2800      	cmp	r0, #0
 800be9c:	d1e0      	bne.n	800be60 <__ssputs_r+0x5c>
 800be9e:	6921      	ldr	r1, [r4, #16]
 800bea0:	4650      	mov	r0, sl
 800bea2:	f7fe fb81 	bl	800a5a8 <_free_r>
 800bea6:	230c      	movs	r3, #12
 800bea8:	f8ca 3000 	str.w	r3, [sl]
 800beac:	89a3      	ldrh	r3, [r4, #12]
 800beae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beb2:	81a3      	strh	r3, [r4, #12]
 800beb4:	f04f 30ff 	mov.w	r0, #4294967295
 800beb8:	e7e9      	b.n	800be8e <__ssputs_r+0x8a>
	...

0800bebc <_svfiprintf_r>:
 800bebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec0:	4698      	mov	r8, r3
 800bec2:	898b      	ldrh	r3, [r1, #12]
 800bec4:	061b      	lsls	r3, r3, #24
 800bec6:	b09d      	sub	sp, #116	@ 0x74
 800bec8:	4607      	mov	r7, r0
 800beca:	460d      	mov	r5, r1
 800becc:	4614      	mov	r4, r2
 800bece:	d510      	bpl.n	800bef2 <_svfiprintf_r+0x36>
 800bed0:	690b      	ldr	r3, [r1, #16]
 800bed2:	b973      	cbnz	r3, 800bef2 <_svfiprintf_r+0x36>
 800bed4:	2140      	movs	r1, #64	@ 0x40
 800bed6:	f7fe fbdb 	bl	800a690 <_malloc_r>
 800beda:	6028      	str	r0, [r5, #0]
 800bedc:	6128      	str	r0, [r5, #16]
 800bede:	b930      	cbnz	r0, 800beee <_svfiprintf_r+0x32>
 800bee0:	230c      	movs	r3, #12
 800bee2:	603b      	str	r3, [r7, #0]
 800bee4:	f04f 30ff 	mov.w	r0, #4294967295
 800bee8:	b01d      	add	sp, #116	@ 0x74
 800beea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beee:	2340      	movs	r3, #64	@ 0x40
 800bef0:	616b      	str	r3, [r5, #20]
 800bef2:	2300      	movs	r3, #0
 800bef4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bef6:	2320      	movs	r3, #32
 800bef8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800befc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf00:	2330      	movs	r3, #48	@ 0x30
 800bf02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c0a0 <_svfiprintf_r+0x1e4>
 800bf06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf0a:	f04f 0901 	mov.w	r9, #1
 800bf0e:	4623      	mov	r3, r4
 800bf10:	469a      	mov	sl, r3
 800bf12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf16:	b10a      	cbz	r2, 800bf1c <_svfiprintf_r+0x60>
 800bf18:	2a25      	cmp	r2, #37	@ 0x25
 800bf1a:	d1f9      	bne.n	800bf10 <_svfiprintf_r+0x54>
 800bf1c:	ebba 0b04 	subs.w	fp, sl, r4
 800bf20:	d00b      	beq.n	800bf3a <_svfiprintf_r+0x7e>
 800bf22:	465b      	mov	r3, fp
 800bf24:	4622      	mov	r2, r4
 800bf26:	4629      	mov	r1, r5
 800bf28:	4638      	mov	r0, r7
 800bf2a:	f7ff ff6b 	bl	800be04 <__ssputs_r>
 800bf2e:	3001      	adds	r0, #1
 800bf30:	f000 80a7 	beq.w	800c082 <_svfiprintf_r+0x1c6>
 800bf34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf36:	445a      	add	r2, fp
 800bf38:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf3a:	f89a 3000 	ldrb.w	r3, [sl]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	f000 809f 	beq.w	800c082 <_svfiprintf_r+0x1c6>
 800bf44:	2300      	movs	r3, #0
 800bf46:	f04f 32ff 	mov.w	r2, #4294967295
 800bf4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf4e:	f10a 0a01 	add.w	sl, sl, #1
 800bf52:	9304      	str	r3, [sp, #16]
 800bf54:	9307      	str	r3, [sp, #28]
 800bf56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf5a:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf5c:	4654      	mov	r4, sl
 800bf5e:	2205      	movs	r2, #5
 800bf60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf64:	484e      	ldr	r0, [pc, #312]	@ (800c0a0 <_svfiprintf_r+0x1e4>)
 800bf66:	f7f4 f943 	bl	80001f0 <memchr>
 800bf6a:	9a04      	ldr	r2, [sp, #16]
 800bf6c:	b9d8      	cbnz	r0, 800bfa6 <_svfiprintf_r+0xea>
 800bf6e:	06d0      	lsls	r0, r2, #27
 800bf70:	bf44      	itt	mi
 800bf72:	2320      	movmi	r3, #32
 800bf74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf78:	0711      	lsls	r1, r2, #28
 800bf7a:	bf44      	itt	mi
 800bf7c:	232b      	movmi	r3, #43	@ 0x2b
 800bf7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf82:	f89a 3000 	ldrb.w	r3, [sl]
 800bf86:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf88:	d015      	beq.n	800bfb6 <_svfiprintf_r+0xfa>
 800bf8a:	9a07      	ldr	r2, [sp, #28]
 800bf8c:	4654      	mov	r4, sl
 800bf8e:	2000      	movs	r0, #0
 800bf90:	f04f 0c0a 	mov.w	ip, #10
 800bf94:	4621      	mov	r1, r4
 800bf96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf9a:	3b30      	subs	r3, #48	@ 0x30
 800bf9c:	2b09      	cmp	r3, #9
 800bf9e:	d94b      	bls.n	800c038 <_svfiprintf_r+0x17c>
 800bfa0:	b1b0      	cbz	r0, 800bfd0 <_svfiprintf_r+0x114>
 800bfa2:	9207      	str	r2, [sp, #28]
 800bfa4:	e014      	b.n	800bfd0 <_svfiprintf_r+0x114>
 800bfa6:	eba0 0308 	sub.w	r3, r0, r8
 800bfaa:	fa09 f303 	lsl.w	r3, r9, r3
 800bfae:	4313      	orrs	r3, r2
 800bfb0:	9304      	str	r3, [sp, #16]
 800bfb2:	46a2      	mov	sl, r4
 800bfb4:	e7d2      	b.n	800bf5c <_svfiprintf_r+0xa0>
 800bfb6:	9b03      	ldr	r3, [sp, #12]
 800bfb8:	1d19      	adds	r1, r3, #4
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	9103      	str	r1, [sp, #12]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	bfbb      	ittet	lt
 800bfc2:	425b      	neglt	r3, r3
 800bfc4:	f042 0202 	orrlt.w	r2, r2, #2
 800bfc8:	9307      	strge	r3, [sp, #28]
 800bfca:	9307      	strlt	r3, [sp, #28]
 800bfcc:	bfb8      	it	lt
 800bfce:	9204      	strlt	r2, [sp, #16]
 800bfd0:	7823      	ldrb	r3, [r4, #0]
 800bfd2:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfd4:	d10a      	bne.n	800bfec <_svfiprintf_r+0x130>
 800bfd6:	7863      	ldrb	r3, [r4, #1]
 800bfd8:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfda:	d132      	bne.n	800c042 <_svfiprintf_r+0x186>
 800bfdc:	9b03      	ldr	r3, [sp, #12]
 800bfde:	1d1a      	adds	r2, r3, #4
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	9203      	str	r2, [sp, #12]
 800bfe4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfe8:	3402      	adds	r4, #2
 800bfea:	9305      	str	r3, [sp, #20]
 800bfec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c0b0 <_svfiprintf_r+0x1f4>
 800bff0:	7821      	ldrb	r1, [r4, #0]
 800bff2:	2203      	movs	r2, #3
 800bff4:	4650      	mov	r0, sl
 800bff6:	f7f4 f8fb 	bl	80001f0 <memchr>
 800bffa:	b138      	cbz	r0, 800c00c <_svfiprintf_r+0x150>
 800bffc:	9b04      	ldr	r3, [sp, #16]
 800bffe:	eba0 000a 	sub.w	r0, r0, sl
 800c002:	2240      	movs	r2, #64	@ 0x40
 800c004:	4082      	lsls	r2, r0
 800c006:	4313      	orrs	r3, r2
 800c008:	3401      	adds	r4, #1
 800c00a:	9304      	str	r3, [sp, #16]
 800c00c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c010:	4824      	ldr	r0, [pc, #144]	@ (800c0a4 <_svfiprintf_r+0x1e8>)
 800c012:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c016:	2206      	movs	r2, #6
 800c018:	f7f4 f8ea 	bl	80001f0 <memchr>
 800c01c:	2800      	cmp	r0, #0
 800c01e:	d036      	beq.n	800c08e <_svfiprintf_r+0x1d2>
 800c020:	4b21      	ldr	r3, [pc, #132]	@ (800c0a8 <_svfiprintf_r+0x1ec>)
 800c022:	bb1b      	cbnz	r3, 800c06c <_svfiprintf_r+0x1b0>
 800c024:	9b03      	ldr	r3, [sp, #12]
 800c026:	3307      	adds	r3, #7
 800c028:	f023 0307 	bic.w	r3, r3, #7
 800c02c:	3308      	adds	r3, #8
 800c02e:	9303      	str	r3, [sp, #12]
 800c030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c032:	4433      	add	r3, r6
 800c034:	9309      	str	r3, [sp, #36]	@ 0x24
 800c036:	e76a      	b.n	800bf0e <_svfiprintf_r+0x52>
 800c038:	fb0c 3202 	mla	r2, ip, r2, r3
 800c03c:	460c      	mov	r4, r1
 800c03e:	2001      	movs	r0, #1
 800c040:	e7a8      	b.n	800bf94 <_svfiprintf_r+0xd8>
 800c042:	2300      	movs	r3, #0
 800c044:	3401      	adds	r4, #1
 800c046:	9305      	str	r3, [sp, #20]
 800c048:	4619      	mov	r1, r3
 800c04a:	f04f 0c0a 	mov.w	ip, #10
 800c04e:	4620      	mov	r0, r4
 800c050:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c054:	3a30      	subs	r2, #48	@ 0x30
 800c056:	2a09      	cmp	r2, #9
 800c058:	d903      	bls.n	800c062 <_svfiprintf_r+0x1a6>
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d0c6      	beq.n	800bfec <_svfiprintf_r+0x130>
 800c05e:	9105      	str	r1, [sp, #20]
 800c060:	e7c4      	b.n	800bfec <_svfiprintf_r+0x130>
 800c062:	fb0c 2101 	mla	r1, ip, r1, r2
 800c066:	4604      	mov	r4, r0
 800c068:	2301      	movs	r3, #1
 800c06a:	e7f0      	b.n	800c04e <_svfiprintf_r+0x192>
 800c06c:	ab03      	add	r3, sp, #12
 800c06e:	9300      	str	r3, [sp, #0]
 800c070:	462a      	mov	r2, r5
 800c072:	4b0e      	ldr	r3, [pc, #56]	@ (800c0ac <_svfiprintf_r+0x1f0>)
 800c074:	a904      	add	r1, sp, #16
 800c076:	4638      	mov	r0, r7
 800c078:	f7fc fbd8 	bl	800882c <_printf_float>
 800c07c:	1c42      	adds	r2, r0, #1
 800c07e:	4606      	mov	r6, r0
 800c080:	d1d6      	bne.n	800c030 <_svfiprintf_r+0x174>
 800c082:	89ab      	ldrh	r3, [r5, #12]
 800c084:	065b      	lsls	r3, r3, #25
 800c086:	f53f af2d 	bmi.w	800bee4 <_svfiprintf_r+0x28>
 800c08a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c08c:	e72c      	b.n	800bee8 <_svfiprintf_r+0x2c>
 800c08e:	ab03      	add	r3, sp, #12
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	462a      	mov	r2, r5
 800c094:	4b05      	ldr	r3, [pc, #20]	@ (800c0ac <_svfiprintf_r+0x1f0>)
 800c096:	a904      	add	r1, sp, #16
 800c098:	4638      	mov	r0, r7
 800c09a:	f7fc fe5f 	bl	8008d5c <_printf_i>
 800c09e:	e7ed      	b.n	800c07c <_svfiprintf_r+0x1c0>
 800c0a0:	0800daa9 	.word	0x0800daa9
 800c0a4:	0800dab3 	.word	0x0800dab3
 800c0a8:	0800882d 	.word	0x0800882d
 800c0ac:	0800be05 	.word	0x0800be05
 800c0b0:	0800daaf 	.word	0x0800daaf

0800c0b4 <_sungetc_r>:
 800c0b4:	b538      	push	{r3, r4, r5, lr}
 800c0b6:	1c4b      	adds	r3, r1, #1
 800c0b8:	4614      	mov	r4, r2
 800c0ba:	d103      	bne.n	800c0c4 <_sungetc_r+0x10>
 800c0bc:	f04f 35ff 	mov.w	r5, #4294967295
 800c0c0:	4628      	mov	r0, r5
 800c0c2:	bd38      	pop	{r3, r4, r5, pc}
 800c0c4:	8993      	ldrh	r3, [r2, #12]
 800c0c6:	f023 0320 	bic.w	r3, r3, #32
 800c0ca:	8193      	strh	r3, [r2, #12]
 800c0cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0ce:	6852      	ldr	r2, [r2, #4]
 800c0d0:	b2cd      	uxtb	r5, r1
 800c0d2:	b18b      	cbz	r3, 800c0f8 <_sungetc_r+0x44>
 800c0d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c0d6:	4293      	cmp	r3, r2
 800c0d8:	dd08      	ble.n	800c0ec <_sungetc_r+0x38>
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	1e5a      	subs	r2, r3, #1
 800c0de:	6022      	str	r2, [r4, #0]
 800c0e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c0e4:	6863      	ldr	r3, [r4, #4]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	6063      	str	r3, [r4, #4]
 800c0ea:	e7e9      	b.n	800c0c0 <_sungetc_r+0xc>
 800c0ec:	4621      	mov	r1, r4
 800c0ee:	f000 fbf6 	bl	800c8de <__submore>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d0f1      	beq.n	800c0da <_sungetc_r+0x26>
 800c0f6:	e7e1      	b.n	800c0bc <_sungetc_r+0x8>
 800c0f8:	6921      	ldr	r1, [r4, #16]
 800c0fa:	6823      	ldr	r3, [r4, #0]
 800c0fc:	b151      	cbz	r1, 800c114 <_sungetc_r+0x60>
 800c0fe:	4299      	cmp	r1, r3
 800c100:	d208      	bcs.n	800c114 <_sungetc_r+0x60>
 800c102:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c106:	42a9      	cmp	r1, r5
 800c108:	d104      	bne.n	800c114 <_sungetc_r+0x60>
 800c10a:	3b01      	subs	r3, #1
 800c10c:	3201      	adds	r2, #1
 800c10e:	6023      	str	r3, [r4, #0]
 800c110:	6062      	str	r2, [r4, #4]
 800c112:	e7d5      	b.n	800c0c0 <_sungetc_r+0xc>
 800c114:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c118:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c11c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c11e:	2303      	movs	r3, #3
 800c120:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c122:	4623      	mov	r3, r4
 800c124:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c128:	6023      	str	r3, [r4, #0]
 800c12a:	2301      	movs	r3, #1
 800c12c:	e7dc      	b.n	800c0e8 <_sungetc_r+0x34>

0800c12e <__ssrefill_r>:
 800c12e:	b510      	push	{r4, lr}
 800c130:	460c      	mov	r4, r1
 800c132:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c134:	b169      	cbz	r1, 800c152 <__ssrefill_r+0x24>
 800c136:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c13a:	4299      	cmp	r1, r3
 800c13c:	d001      	beq.n	800c142 <__ssrefill_r+0x14>
 800c13e:	f7fe fa33 	bl	800a5a8 <_free_r>
 800c142:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c144:	6063      	str	r3, [r4, #4]
 800c146:	2000      	movs	r0, #0
 800c148:	6360      	str	r0, [r4, #52]	@ 0x34
 800c14a:	b113      	cbz	r3, 800c152 <__ssrefill_r+0x24>
 800c14c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c14e:	6023      	str	r3, [r4, #0]
 800c150:	bd10      	pop	{r4, pc}
 800c152:	6923      	ldr	r3, [r4, #16]
 800c154:	6023      	str	r3, [r4, #0]
 800c156:	2300      	movs	r3, #0
 800c158:	6063      	str	r3, [r4, #4]
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	f043 0320 	orr.w	r3, r3, #32
 800c160:	81a3      	strh	r3, [r4, #12]
 800c162:	f04f 30ff 	mov.w	r0, #4294967295
 800c166:	e7f3      	b.n	800c150 <__ssrefill_r+0x22>

0800c168 <__ssvfiscanf_r>:
 800c168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16c:	460c      	mov	r4, r1
 800c16e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c172:	2100      	movs	r1, #0
 800c174:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c178:	49a6      	ldr	r1, [pc, #664]	@ (800c414 <__ssvfiscanf_r+0x2ac>)
 800c17a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c17c:	f10d 0804 	add.w	r8, sp, #4
 800c180:	49a5      	ldr	r1, [pc, #660]	@ (800c418 <__ssvfiscanf_r+0x2b0>)
 800c182:	4fa6      	ldr	r7, [pc, #664]	@ (800c41c <__ssvfiscanf_r+0x2b4>)
 800c184:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c188:	4606      	mov	r6, r0
 800c18a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c18c:	9300      	str	r3, [sp, #0]
 800c18e:	f892 9000 	ldrb.w	r9, [r2]
 800c192:	f1b9 0f00 	cmp.w	r9, #0
 800c196:	f000 8158 	beq.w	800c44a <__ssvfiscanf_r+0x2e2>
 800c19a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c19e:	f013 0308 	ands.w	r3, r3, #8
 800c1a2:	f102 0501 	add.w	r5, r2, #1
 800c1a6:	d019      	beq.n	800c1dc <__ssvfiscanf_r+0x74>
 800c1a8:	6863      	ldr	r3, [r4, #4]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	dd0f      	ble.n	800c1ce <__ssvfiscanf_r+0x66>
 800c1ae:	6823      	ldr	r3, [r4, #0]
 800c1b0:	781a      	ldrb	r2, [r3, #0]
 800c1b2:	5cba      	ldrb	r2, [r7, r2]
 800c1b4:	0712      	lsls	r2, r2, #28
 800c1b6:	d401      	bmi.n	800c1bc <__ssvfiscanf_r+0x54>
 800c1b8:	462a      	mov	r2, r5
 800c1ba:	e7e8      	b.n	800c18e <__ssvfiscanf_r+0x26>
 800c1bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c1be:	3201      	adds	r2, #1
 800c1c0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c1c2:	6862      	ldr	r2, [r4, #4]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	3a01      	subs	r2, #1
 800c1c8:	6062      	str	r2, [r4, #4]
 800c1ca:	6023      	str	r3, [r4, #0]
 800c1cc:	e7ec      	b.n	800c1a8 <__ssvfiscanf_r+0x40>
 800c1ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	4798      	blx	r3
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	d0e9      	beq.n	800c1ae <__ssvfiscanf_r+0x46>
 800c1da:	e7ed      	b.n	800c1b8 <__ssvfiscanf_r+0x50>
 800c1dc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c1e0:	f040 8085 	bne.w	800c2ee <__ssvfiscanf_r+0x186>
 800c1e4:	9341      	str	r3, [sp, #260]	@ 0x104
 800c1e6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c1e8:	7853      	ldrb	r3, [r2, #1]
 800c1ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1ec:	bf02      	ittt	eq
 800c1ee:	2310      	moveq	r3, #16
 800c1f0:	1c95      	addeq	r5, r2, #2
 800c1f2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c1f4:	220a      	movs	r2, #10
 800c1f6:	46aa      	mov	sl, r5
 800c1f8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c1fc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c200:	2b09      	cmp	r3, #9
 800c202:	d91e      	bls.n	800c242 <__ssvfiscanf_r+0xda>
 800c204:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c420 <__ssvfiscanf_r+0x2b8>
 800c208:	2203      	movs	r2, #3
 800c20a:	4658      	mov	r0, fp
 800c20c:	f7f3 fff0 	bl	80001f0 <memchr>
 800c210:	b138      	cbz	r0, 800c222 <__ssvfiscanf_r+0xba>
 800c212:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c214:	eba0 000b 	sub.w	r0, r0, fp
 800c218:	2301      	movs	r3, #1
 800c21a:	4083      	lsls	r3, r0
 800c21c:	4313      	orrs	r3, r2
 800c21e:	9341      	str	r3, [sp, #260]	@ 0x104
 800c220:	4655      	mov	r5, sl
 800c222:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c226:	2b78      	cmp	r3, #120	@ 0x78
 800c228:	d806      	bhi.n	800c238 <__ssvfiscanf_r+0xd0>
 800c22a:	2b57      	cmp	r3, #87	@ 0x57
 800c22c:	d810      	bhi.n	800c250 <__ssvfiscanf_r+0xe8>
 800c22e:	2b25      	cmp	r3, #37	@ 0x25
 800c230:	d05d      	beq.n	800c2ee <__ssvfiscanf_r+0x186>
 800c232:	d857      	bhi.n	800c2e4 <__ssvfiscanf_r+0x17c>
 800c234:	2b00      	cmp	r3, #0
 800c236:	d075      	beq.n	800c324 <__ssvfiscanf_r+0x1bc>
 800c238:	2303      	movs	r3, #3
 800c23a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c23c:	230a      	movs	r3, #10
 800c23e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c240:	e088      	b.n	800c354 <__ssvfiscanf_r+0x1ec>
 800c242:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c244:	fb02 1103 	mla	r1, r2, r3, r1
 800c248:	3930      	subs	r1, #48	@ 0x30
 800c24a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c24c:	4655      	mov	r5, sl
 800c24e:	e7d2      	b.n	800c1f6 <__ssvfiscanf_r+0x8e>
 800c250:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c254:	2a20      	cmp	r2, #32
 800c256:	d8ef      	bhi.n	800c238 <__ssvfiscanf_r+0xd0>
 800c258:	a101      	add	r1, pc, #4	@ (adr r1, 800c260 <__ssvfiscanf_r+0xf8>)
 800c25a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c25e:	bf00      	nop
 800c260:	0800c333 	.word	0x0800c333
 800c264:	0800c239 	.word	0x0800c239
 800c268:	0800c239 	.word	0x0800c239
 800c26c:	0800c38d 	.word	0x0800c38d
 800c270:	0800c239 	.word	0x0800c239
 800c274:	0800c239 	.word	0x0800c239
 800c278:	0800c239 	.word	0x0800c239
 800c27c:	0800c239 	.word	0x0800c239
 800c280:	0800c239 	.word	0x0800c239
 800c284:	0800c239 	.word	0x0800c239
 800c288:	0800c239 	.word	0x0800c239
 800c28c:	0800c3a3 	.word	0x0800c3a3
 800c290:	0800c389 	.word	0x0800c389
 800c294:	0800c2eb 	.word	0x0800c2eb
 800c298:	0800c2eb 	.word	0x0800c2eb
 800c29c:	0800c2eb 	.word	0x0800c2eb
 800c2a0:	0800c239 	.word	0x0800c239
 800c2a4:	0800c345 	.word	0x0800c345
 800c2a8:	0800c239 	.word	0x0800c239
 800c2ac:	0800c239 	.word	0x0800c239
 800c2b0:	0800c239 	.word	0x0800c239
 800c2b4:	0800c239 	.word	0x0800c239
 800c2b8:	0800c3b3 	.word	0x0800c3b3
 800c2bc:	0800c34d 	.word	0x0800c34d
 800c2c0:	0800c32b 	.word	0x0800c32b
 800c2c4:	0800c239 	.word	0x0800c239
 800c2c8:	0800c239 	.word	0x0800c239
 800c2cc:	0800c3af 	.word	0x0800c3af
 800c2d0:	0800c239 	.word	0x0800c239
 800c2d4:	0800c389 	.word	0x0800c389
 800c2d8:	0800c239 	.word	0x0800c239
 800c2dc:	0800c239 	.word	0x0800c239
 800c2e0:	0800c333 	.word	0x0800c333
 800c2e4:	3b45      	subs	r3, #69	@ 0x45
 800c2e6:	2b02      	cmp	r3, #2
 800c2e8:	d8a6      	bhi.n	800c238 <__ssvfiscanf_r+0xd0>
 800c2ea:	2305      	movs	r3, #5
 800c2ec:	e031      	b.n	800c352 <__ssvfiscanf_r+0x1ea>
 800c2ee:	6863      	ldr	r3, [r4, #4]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	dd0d      	ble.n	800c310 <__ssvfiscanf_r+0x1a8>
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	781a      	ldrb	r2, [r3, #0]
 800c2f8:	454a      	cmp	r2, r9
 800c2fa:	f040 80a6 	bne.w	800c44a <__ssvfiscanf_r+0x2e2>
 800c2fe:	3301      	adds	r3, #1
 800c300:	6862      	ldr	r2, [r4, #4]
 800c302:	6023      	str	r3, [r4, #0]
 800c304:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c306:	3a01      	subs	r2, #1
 800c308:	3301      	adds	r3, #1
 800c30a:	6062      	str	r2, [r4, #4]
 800c30c:	9345      	str	r3, [sp, #276]	@ 0x114
 800c30e:	e753      	b.n	800c1b8 <__ssvfiscanf_r+0x50>
 800c310:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c312:	4621      	mov	r1, r4
 800c314:	4630      	mov	r0, r6
 800c316:	4798      	blx	r3
 800c318:	2800      	cmp	r0, #0
 800c31a:	d0eb      	beq.n	800c2f4 <__ssvfiscanf_r+0x18c>
 800c31c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c31e:	2800      	cmp	r0, #0
 800c320:	f040 808b 	bne.w	800c43a <__ssvfiscanf_r+0x2d2>
 800c324:	f04f 30ff 	mov.w	r0, #4294967295
 800c328:	e08b      	b.n	800c442 <__ssvfiscanf_r+0x2da>
 800c32a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c32c:	f042 0220 	orr.w	r2, r2, #32
 800c330:	9241      	str	r2, [sp, #260]	@ 0x104
 800c332:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c334:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c338:	9241      	str	r2, [sp, #260]	@ 0x104
 800c33a:	2210      	movs	r2, #16
 800c33c:	2b6e      	cmp	r3, #110	@ 0x6e
 800c33e:	9242      	str	r2, [sp, #264]	@ 0x108
 800c340:	d902      	bls.n	800c348 <__ssvfiscanf_r+0x1e0>
 800c342:	e005      	b.n	800c350 <__ssvfiscanf_r+0x1e8>
 800c344:	2300      	movs	r3, #0
 800c346:	9342      	str	r3, [sp, #264]	@ 0x108
 800c348:	2303      	movs	r3, #3
 800c34a:	e002      	b.n	800c352 <__ssvfiscanf_r+0x1ea>
 800c34c:	2308      	movs	r3, #8
 800c34e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c350:	2304      	movs	r3, #4
 800c352:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c354:	6863      	ldr	r3, [r4, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	dd39      	ble.n	800c3ce <__ssvfiscanf_r+0x266>
 800c35a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c35c:	0659      	lsls	r1, r3, #25
 800c35e:	d404      	bmi.n	800c36a <__ssvfiscanf_r+0x202>
 800c360:	6823      	ldr	r3, [r4, #0]
 800c362:	781a      	ldrb	r2, [r3, #0]
 800c364:	5cba      	ldrb	r2, [r7, r2]
 800c366:	0712      	lsls	r2, r2, #28
 800c368:	d438      	bmi.n	800c3dc <__ssvfiscanf_r+0x274>
 800c36a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c36c:	2b02      	cmp	r3, #2
 800c36e:	dc47      	bgt.n	800c400 <__ssvfiscanf_r+0x298>
 800c370:	466b      	mov	r3, sp
 800c372:	4622      	mov	r2, r4
 800c374:	a941      	add	r1, sp, #260	@ 0x104
 800c376:	4630      	mov	r0, r6
 800c378:	f000 f86c 	bl	800c454 <_scanf_chars>
 800c37c:	2801      	cmp	r0, #1
 800c37e:	d064      	beq.n	800c44a <__ssvfiscanf_r+0x2e2>
 800c380:	2802      	cmp	r0, #2
 800c382:	f47f af19 	bne.w	800c1b8 <__ssvfiscanf_r+0x50>
 800c386:	e7c9      	b.n	800c31c <__ssvfiscanf_r+0x1b4>
 800c388:	220a      	movs	r2, #10
 800c38a:	e7d7      	b.n	800c33c <__ssvfiscanf_r+0x1d4>
 800c38c:	4629      	mov	r1, r5
 800c38e:	4640      	mov	r0, r8
 800c390:	f000 fa6c 	bl	800c86c <__sccl>
 800c394:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c39a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c39c:	4605      	mov	r5, r0
 800c39e:	2301      	movs	r3, #1
 800c3a0:	e7d7      	b.n	800c352 <__ssvfiscanf_r+0x1ea>
 800c3a2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c3a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3a8:	9341      	str	r3, [sp, #260]	@ 0x104
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	e7d1      	b.n	800c352 <__ssvfiscanf_r+0x1ea>
 800c3ae:	2302      	movs	r3, #2
 800c3b0:	e7cf      	b.n	800c352 <__ssvfiscanf_r+0x1ea>
 800c3b2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c3b4:	06c3      	lsls	r3, r0, #27
 800c3b6:	f53f aeff 	bmi.w	800c1b8 <__ssvfiscanf_r+0x50>
 800c3ba:	9b00      	ldr	r3, [sp, #0]
 800c3bc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c3be:	1d19      	adds	r1, r3, #4
 800c3c0:	9100      	str	r1, [sp, #0]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	07c0      	lsls	r0, r0, #31
 800c3c6:	bf4c      	ite	mi
 800c3c8:	801a      	strhmi	r2, [r3, #0]
 800c3ca:	601a      	strpl	r2, [r3, #0]
 800c3cc:	e6f4      	b.n	800c1b8 <__ssvfiscanf_r+0x50>
 800c3ce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c3d0:	4621      	mov	r1, r4
 800c3d2:	4630      	mov	r0, r6
 800c3d4:	4798      	blx	r3
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	d0bf      	beq.n	800c35a <__ssvfiscanf_r+0x1f2>
 800c3da:	e79f      	b.n	800c31c <__ssvfiscanf_r+0x1b4>
 800c3dc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c3de:	3201      	adds	r2, #1
 800c3e0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c3e2:	6862      	ldr	r2, [r4, #4]
 800c3e4:	3a01      	subs	r2, #1
 800c3e6:	2a00      	cmp	r2, #0
 800c3e8:	6062      	str	r2, [r4, #4]
 800c3ea:	dd02      	ble.n	800c3f2 <__ssvfiscanf_r+0x28a>
 800c3ec:	3301      	adds	r3, #1
 800c3ee:	6023      	str	r3, [r4, #0]
 800c3f0:	e7b6      	b.n	800c360 <__ssvfiscanf_r+0x1f8>
 800c3f2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	4798      	blx	r3
 800c3fa:	2800      	cmp	r0, #0
 800c3fc:	d0b0      	beq.n	800c360 <__ssvfiscanf_r+0x1f8>
 800c3fe:	e78d      	b.n	800c31c <__ssvfiscanf_r+0x1b4>
 800c400:	2b04      	cmp	r3, #4
 800c402:	dc0f      	bgt.n	800c424 <__ssvfiscanf_r+0x2bc>
 800c404:	466b      	mov	r3, sp
 800c406:	4622      	mov	r2, r4
 800c408:	a941      	add	r1, sp, #260	@ 0x104
 800c40a:	4630      	mov	r0, r6
 800c40c:	f000 f87c 	bl	800c508 <_scanf_i>
 800c410:	e7b4      	b.n	800c37c <__ssvfiscanf_r+0x214>
 800c412:	bf00      	nop
 800c414:	0800c0b5 	.word	0x0800c0b5
 800c418:	0800c12f 	.word	0x0800c12f
 800c41c:	0800dc91 	.word	0x0800dc91
 800c420:	0800daaf 	.word	0x0800daaf
 800c424:	4b0a      	ldr	r3, [pc, #40]	@ (800c450 <__ssvfiscanf_r+0x2e8>)
 800c426:	2b00      	cmp	r3, #0
 800c428:	f43f aec6 	beq.w	800c1b8 <__ssvfiscanf_r+0x50>
 800c42c:	466b      	mov	r3, sp
 800c42e:	4622      	mov	r2, r4
 800c430:	a941      	add	r1, sp, #260	@ 0x104
 800c432:	4630      	mov	r0, r6
 800c434:	f7fc fdb0 	bl	8008f98 <_scanf_float>
 800c438:	e7a0      	b.n	800c37c <__ssvfiscanf_r+0x214>
 800c43a:	89a3      	ldrh	r3, [r4, #12]
 800c43c:	065b      	lsls	r3, r3, #25
 800c43e:	f53f af71 	bmi.w	800c324 <__ssvfiscanf_r+0x1bc>
 800c442:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c44a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c44c:	e7f9      	b.n	800c442 <__ssvfiscanf_r+0x2da>
 800c44e:	bf00      	nop
 800c450:	08008f99 	.word	0x08008f99

0800c454 <_scanf_chars>:
 800c454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c458:	4615      	mov	r5, r2
 800c45a:	688a      	ldr	r2, [r1, #8]
 800c45c:	4680      	mov	r8, r0
 800c45e:	460c      	mov	r4, r1
 800c460:	b932      	cbnz	r2, 800c470 <_scanf_chars+0x1c>
 800c462:	698a      	ldr	r2, [r1, #24]
 800c464:	2a00      	cmp	r2, #0
 800c466:	bf14      	ite	ne
 800c468:	f04f 32ff 	movne.w	r2, #4294967295
 800c46c:	2201      	moveq	r2, #1
 800c46e:	608a      	str	r2, [r1, #8]
 800c470:	6822      	ldr	r2, [r4, #0]
 800c472:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c504 <_scanf_chars+0xb0>
 800c476:	06d1      	lsls	r1, r2, #27
 800c478:	bf5f      	itttt	pl
 800c47a:	681a      	ldrpl	r2, [r3, #0]
 800c47c:	1d11      	addpl	r1, r2, #4
 800c47e:	6019      	strpl	r1, [r3, #0]
 800c480:	6816      	ldrpl	r6, [r2, #0]
 800c482:	2700      	movs	r7, #0
 800c484:	69a0      	ldr	r0, [r4, #24]
 800c486:	b188      	cbz	r0, 800c4ac <_scanf_chars+0x58>
 800c488:	2801      	cmp	r0, #1
 800c48a:	d107      	bne.n	800c49c <_scanf_chars+0x48>
 800c48c:	682b      	ldr	r3, [r5, #0]
 800c48e:	781a      	ldrb	r2, [r3, #0]
 800c490:	6963      	ldr	r3, [r4, #20]
 800c492:	5c9b      	ldrb	r3, [r3, r2]
 800c494:	b953      	cbnz	r3, 800c4ac <_scanf_chars+0x58>
 800c496:	2f00      	cmp	r7, #0
 800c498:	d031      	beq.n	800c4fe <_scanf_chars+0xaa>
 800c49a:	e022      	b.n	800c4e2 <_scanf_chars+0x8e>
 800c49c:	2802      	cmp	r0, #2
 800c49e:	d120      	bne.n	800c4e2 <_scanf_chars+0x8e>
 800c4a0:	682b      	ldr	r3, [r5, #0]
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c4a8:	071b      	lsls	r3, r3, #28
 800c4aa:	d41a      	bmi.n	800c4e2 <_scanf_chars+0x8e>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	06da      	lsls	r2, r3, #27
 800c4b0:	bf5e      	ittt	pl
 800c4b2:	682b      	ldrpl	r3, [r5, #0]
 800c4b4:	781b      	ldrbpl	r3, [r3, #0]
 800c4b6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c4ba:	682a      	ldr	r2, [r5, #0]
 800c4bc:	686b      	ldr	r3, [r5, #4]
 800c4be:	3201      	adds	r2, #1
 800c4c0:	602a      	str	r2, [r5, #0]
 800c4c2:	68a2      	ldr	r2, [r4, #8]
 800c4c4:	3b01      	subs	r3, #1
 800c4c6:	3a01      	subs	r2, #1
 800c4c8:	606b      	str	r3, [r5, #4]
 800c4ca:	3701      	adds	r7, #1
 800c4cc:	60a2      	str	r2, [r4, #8]
 800c4ce:	b142      	cbz	r2, 800c4e2 <_scanf_chars+0x8e>
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	dcd7      	bgt.n	800c484 <_scanf_chars+0x30>
 800c4d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c4d8:	4629      	mov	r1, r5
 800c4da:	4640      	mov	r0, r8
 800c4dc:	4798      	blx	r3
 800c4de:	2800      	cmp	r0, #0
 800c4e0:	d0d0      	beq.n	800c484 <_scanf_chars+0x30>
 800c4e2:	6823      	ldr	r3, [r4, #0]
 800c4e4:	f013 0310 	ands.w	r3, r3, #16
 800c4e8:	d105      	bne.n	800c4f6 <_scanf_chars+0xa2>
 800c4ea:	68e2      	ldr	r2, [r4, #12]
 800c4ec:	3201      	adds	r2, #1
 800c4ee:	60e2      	str	r2, [r4, #12]
 800c4f0:	69a2      	ldr	r2, [r4, #24]
 800c4f2:	b102      	cbz	r2, 800c4f6 <_scanf_chars+0xa2>
 800c4f4:	7033      	strb	r3, [r6, #0]
 800c4f6:	6923      	ldr	r3, [r4, #16]
 800c4f8:	443b      	add	r3, r7
 800c4fa:	6123      	str	r3, [r4, #16]
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c502:	bf00      	nop
 800c504:	0800dc91 	.word	0x0800dc91

0800c508 <_scanf_i>:
 800c508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50c:	4698      	mov	r8, r3
 800c50e:	4b74      	ldr	r3, [pc, #464]	@ (800c6e0 <_scanf_i+0x1d8>)
 800c510:	460c      	mov	r4, r1
 800c512:	4682      	mov	sl, r0
 800c514:	4616      	mov	r6, r2
 800c516:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c51a:	b087      	sub	sp, #28
 800c51c:	ab03      	add	r3, sp, #12
 800c51e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c522:	4b70      	ldr	r3, [pc, #448]	@ (800c6e4 <_scanf_i+0x1dc>)
 800c524:	69a1      	ldr	r1, [r4, #24]
 800c526:	4a70      	ldr	r2, [pc, #448]	@ (800c6e8 <_scanf_i+0x1e0>)
 800c528:	2903      	cmp	r1, #3
 800c52a:	bf08      	it	eq
 800c52c:	461a      	moveq	r2, r3
 800c52e:	68a3      	ldr	r3, [r4, #8]
 800c530:	9201      	str	r2, [sp, #4]
 800c532:	1e5a      	subs	r2, r3, #1
 800c534:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c538:	bf88      	it	hi
 800c53a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c53e:	4627      	mov	r7, r4
 800c540:	bf82      	ittt	hi
 800c542:	eb03 0905 	addhi.w	r9, r3, r5
 800c546:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c54a:	60a3      	strhi	r3, [r4, #8]
 800c54c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c550:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c554:	bf98      	it	ls
 800c556:	f04f 0900 	movls.w	r9, #0
 800c55a:	6023      	str	r3, [r4, #0]
 800c55c:	463d      	mov	r5, r7
 800c55e:	f04f 0b00 	mov.w	fp, #0
 800c562:	6831      	ldr	r1, [r6, #0]
 800c564:	ab03      	add	r3, sp, #12
 800c566:	7809      	ldrb	r1, [r1, #0]
 800c568:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c56c:	2202      	movs	r2, #2
 800c56e:	f7f3 fe3f 	bl	80001f0 <memchr>
 800c572:	b328      	cbz	r0, 800c5c0 <_scanf_i+0xb8>
 800c574:	f1bb 0f01 	cmp.w	fp, #1
 800c578:	d159      	bne.n	800c62e <_scanf_i+0x126>
 800c57a:	6862      	ldr	r2, [r4, #4]
 800c57c:	b92a      	cbnz	r2, 800c58a <_scanf_i+0x82>
 800c57e:	6822      	ldr	r2, [r4, #0]
 800c580:	2108      	movs	r1, #8
 800c582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c586:	6061      	str	r1, [r4, #4]
 800c588:	6022      	str	r2, [r4, #0]
 800c58a:	6822      	ldr	r2, [r4, #0]
 800c58c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c590:	6022      	str	r2, [r4, #0]
 800c592:	68a2      	ldr	r2, [r4, #8]
 800c594:	1e51      	subs	r1, r2, #1
 800c596:	60a1      	str	r1, [r4, #8]
 800c598:	b192      	cbz	r2, 800c5c0 <_scanf_i+0xb8>
 800c59a:	6832      	ldr	r2, [r6, #0]
 800c59c:	1c51      	adds	r1, r2, #1
 800c59e:	6031      	str	r1, [r6, #0]
 800c5a0:	7812      	ldrb	r2, [r2, #0]
 800c5a2:	f805 2b01 	strb.w	r2, [r5], #1
 800c5a6:	6872      	ldr	r2, [r6, #4]
 800c5a8:	3a01      	subs	r2, #1
 800c5aa:	2a00      	cmp	r2, #0
 800c5ac:	6072      	str	r2, [r6, #4]
 800c5ae:	dc07      	bgt.n	800c5c0 <_scanf_i+0xb8>
 800c5b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c5b4:	4631      	mov	r1, r6
 800c5b6:	4650      	mov	r0, sl
 800c5b8:	4790      	blx	r2
 800c5ba:	2800      	cmp	r0, #0
 800c5bc:	f040 8085 	bne.w	800c6ca <_scanf_i+0x1c2>
 800c5c0:	f10b 0b01 	add.w	fp, fp, #1
 800c5c4:	f1bb 0f03 	cmp.w	fp, #3
 800c5c8:	d1cb      	bne.n	800c562 <_scanf_i+0x5a>
 800c5ca:	6863      	ldr	r3, [r4, #4]
 800c5cc:	b90b      	cbnz	r3, 800c5d2 <_scanf_i+0xca>
 800c5ce:	230a      	movs	r3, #10
 800c5d0:	6063      	str	r3, [r4, #4]
 800c5d2:	6863      	ldr	r3, [r4, #4]
 800c5d4:	4945      	ldr	r1, [pc, #276]	@ (800c6ec <_scanf_i+0x1e4>)
 800c5d6:	6960      	ldr	r0, [r4, #20]
 800c5d8:	1ac9      	subs	r1, r1, r3
 800c5da:	f000 f947 	bl	800c86c <__sccl>
 800c5de:	f04f 0b00 	mov.w	fp, #0
 800c5e2:	68a3      	ldr	r3, [r4, #8]
 800c5e4:	6822      	ldr	r2, [r4, #0]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d03d      	beq.n	800c666 <_scanf_i+0x15e>
 800c5ea:	6831      	ldr	r1, [r6, #0]
 800c5ec:	6960      	ldr	r0, [r4, #20]
 800c5ee:	f891 c000 	ldrb.w	ip, [r1]
 800c5f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d035      	beq.n	800c666 <_scanf_i+0x15e>
 800c5fa:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c5fe:	d124      	bne.n	800c64a <_scanf_i+0x142>
 800c600:	0510      	lsls	r0, r2, #20
 800c602:	d522      	bpl.n	800c64a <_scanf_i+0x142>
 800c604:	f10b 0b01 	add.w	fp, fp, #1
 800c608:	f1b9 0f00 	cmp.w	r9, #0
 800c60c:	d003      	beq.n	800c616 <_scanf_i+0x10e>
 800c60e:	3301      	adds	r3, #1
 800c610:	f109 39ff 	add.w	r9, r9, #4294967295
 800c614:	60a3      	str	r3, [r4, #8]
 800c616:	6873      	ldr	r3, [r6, #4]
 800c618:	3b01      	subs	r3, #1
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	6073      	str	r3, [r6, #4]
 800c61e:	dd1b      	ble.n	800c658 <_scanf_i+0x150>
 800c620:	6833      	ldr	r3, [r6, #0]
 800c622:	3301      	adds	r3, #1
 800c624:	6033      	str	r3, [r6, #0]
 800c626:	68a3      	ldr	r3, [r4, #8]
 800c628:	3b01      	subs	r3, #1
 800c62a:	60a3      	str	r3, [r4, #8]
 800c62c:	e7d9      	b.n	800c5e2 <_scanf_i+0xda>
 800c62e:	f1bb 0f02 	cmp.w	fp, #2
 800c632:	d1ae      	bne.n	800c592 <_scanf_i+0x8a>
 800c634:	6822      	ldr	r2, [r4, #0]
 800c636:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c63a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c63e:	d1c4      	bne.n	800c5ca <_scanf_i+0xc2>
 800c640:	2110      	movs	r1, #16
 800c642:	6061      	str	r1, [r4, #4]
 800c644:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c648:	e7a2      	b.n	800c590 <_scanf_i+0x88>
 800c64a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c64e:	6022      	str	r2, [r4, #0]
 800c650:	780b      	ldrb	r3, [r1, #0]
 800c652:	f805 3b01 	strb.w	r3, [r5], #1
 800c656:	e7de      	b.n	800c616 <_scanf_i+0x10e>
 800c658:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c65c:	4631      	mov	r1, r6
 800c65e:	4650      	mov	r0, sl
 800c660:	4798      	blx	r3
 800c662:	2800      	cmp	r0, #0
 800c664:	d0df      	beq.n	800c626 <_scanf_i+0x11e>
 800c666:	6823      	ldr	r3, [r4, #0]
 800c668:	05d9      	lsls	r1, r3, #23
 800c66a:	d50d      	bpl.n	800c688 <_scanf_i+0x180>
 800c66c:	42bd      	cmp	r5, r7
 800c66e:	d909      	bls.n	800c684 <_scanf_i+0x17c>
 800c670:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c674:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c678:	4632      	mov	r2, r6
 800c67a:	4650      	mov	r0, sl
 800c67c:	4798      	blx	r3
 800c67e:	f105 39ff 	add.w	r9, r5, #4294967295
 800c682:	464d      	mov	r5, r9
 800c684:	42bd      	cmp	r5, r7
 800c686:	d028      	beq.n	800c6da <_scanf_i+0x1d2>
 800c688:	6822      	ldr	r2, [r4, #0]
 800c68a:	f012 0210 	ands.w	r2, r2, #16
 800c68e:	d113      	bne.n	800c6b8 <_scanf_i+0x1b0>
 800c690:	702a      	strb	r2, [r5, #0]
 800c692:	6863      	ldr	r3, [r4, #4]
 800c694:	9e01      	ldr	r6, [sp, #4]
 800c696:	4639      	mov	r1, r7
 800c698:	4650      	mov	r0, sl
 800c69a:	47b0      	blx	r6
 800c69c:	f8d8 3000 	ldr.w	r3, [r8]
 800c6a0:	6821      	ldr	r1, [r4, #0]
 800c6a2:	1d1a      	adds	r2, r3, #4
 800c6a4:	f8c8 2000 	str.w	r2, [r8]
 800c6a8:	f011 0f20 	tst.w	r1, #32
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	d00f      	beq.n	800c6d0 <_scanf_i+0x1c8>
 800c6b0:	6018      	str	r0, [r3, #0]
 800c6b2:	68e3      	ldr	r3, [r4, #12]
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	60e3      	str	r3, [r4, #12]
 800c6b8:	6923      	ldr	r3, [r4, #16]
 800c6ba:	1bed      	subs	r5, r5, r7
 800c6bc:	445d      	add	r5, fp
 800c6be:	442b      	add	r3, r5
 800c6c0:	6123      	str	r3, [r4, #16]
 800c6c2:	2000      	movs	r0, #0
 800c6c4:	b007      	add	sp, #28
 800c6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ca:	f04f 0b00 	mov.w	fp, #0
 800c6ce:	e7ca      	b.n	800c666 <_scanf_i+0x15e>
 800c6d0:	07ca      	lsls	r2, r1, #31
 800c6d2:	bf4c      	ite	mi
 800c6d4:	8018      	strhmi	r0, [r3, #0]
 800c6d6:	6018      	strpl	r0, [r3, #0]
 800c6d8:	e7eb      	b.n	800c6b2 <_scanf_i+0x1aa>
 800c6da:	2001      	movs	r0, #1
 800c6dc:	e7f2      	b.n	800c6c4 <_scanf_i+0x1bc>
 800c6de:	bf00      	nop
 800c6e0:	0800d830 	.word	0x0800d830
 800c6e4:	0800be01 	.word	0x0800be01
 800c6e8:	0800d1e5 	.word	0x0800d1e5
 800c6ec:	0800daca 	.word	0x0800daca

0800c6f0 <__sflush_r>:
 800c6f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6f8:	0716      	lsls	r6, r2, #28
 800c6fa:	4605      	mov	r5, r0
 800c6fc:	460c      	mov	r4, r1
 800c6fe:	d454      	bmi.n	800c7aa <__sflush_r+0xba>
 800c700:	684b      	ldr	r3, [r1, #4]
 800c702:	2b00      	cmp	r3, #0
 800c704:	dc02      	bgt.n	800c70c <__sflush_r+0x1c>
 800c706:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c708:	2b00      	cmp	r3, #0
 800c70a:	dd48      	ble.n	800c79e <__sflush_r+0xae>
 800c70c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c70e:	2e00      	cmp	r6, #0
 800c710:	d045      	beq.n	800c79e <__sflush_r+0xae>
 800c712:	2300      	movs	r3, #0
 800c714:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c718:	682f      	ldr	r7, [r5, #0]
 800c71a:	6a21      	ldr	r1, [r4, #32]
 800c71c:	602b      	str	r3, [r5, #0]
 800c71e:	d030      	beq.n	800c782 <__sflush_r+0x92>
 800c720:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c722:	89a3      	ldrh	r3, [r4, #12]
 800c724:	0759      	lsls	r1, r3, #29
 800c726:	d505      	bpl.n	800c734 <__sflush_r+0x44>
 800c728:	6863      	ldr	r3, [r4, #4]
 800c72a:	1ad2      	subs	r2, r2, r3
 800c72c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c72e:	b10b      	cbz	r3, 800c734 <__sflush_r+0x44>
 800c730:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c732:	1ad2      	subs	r2, r2, r3
 800c734:	2300      	movs	r3, #0
 800c736:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c738:	6a21      	ldr	r1, [r4, #32]
 800c73a:	4628      	mov	r0, r5
 800c73c:	47b0      	blx	r6
 800c73e:	1c43      	adds	r3, r0, #1
 800c740:	89a3      	ldrh	r3, [r4, #12]
 800c742:	d106      	bne.n	800c752 <__sflush_r+0x62>
 800c744:	6829      	ldr	r1, [r5, #0]
 800c746:	291d      	cmp	r1, #29
 800c748:	d82b      	bhi.n	800c7a2 <__sflush_r+0xb2>
 800c74a:	4a2a      	ldr	r2, [pc, #168]	@ (800c7f4 <__sflush_r+0x104>)
 800c74c:	40ca      	lsrs	r2, r1
 800c74e:	07d6      	lsls	r6, r2, #31
 800c750:	d527      	bpl.n	800c7a2 <__sflush_r+0xb2>
 800c752:	2200      	movs	r2, #0
 800c754:	6062      	str	r2, [r4, #4]
 800c756:	04d9      	lsls	r1, r3, #19
 800c758:	6922      	ldr	r2, [r4, #16]
 800c75a:	6022      	str	r2, [r4, #0]
 800c75c:	d504      	bpl.n	800c768 <__sflush_r+0x78>
 800c75e:	1c42      	adds	r2, r0, #1
 800c760:	d101      	bne.n	800c766 <__sflush_r+0x76>
 800c762:	682b      	ldr	r3, [r5, #0]
 800c764:	b903      	cbnz	r3, 800c768 <__sflush_r+0x78>
 800c766:	6560      	str	r0, [r4, #84]	@ 0x54
 800c768:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c76a:	602f      	str	r7, [r5, #0]
 800c76c:	b1b9      	cbz	r1, 800c79e <__sflush_r+0xae>
 800c76e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c772:	4299      	cmp	r1, r3
 800c774:	d002      	beq.n	800c77c <__sflush_r+0x8c>
 800c776:	4628      	mov	r0, r5
 800c778:	f7fd ff16 	bl	800a5a8 <_free_r>
 800c77c:	2300      	movs	r3, #0
 800c77e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c780:	e00d      	b.n	800c79e <__sflush_r+0xae>
 800c782:	2301      	movs	r3, #1
 800c784:	4628      	mov	r0, r5
 800c786:	47b0      	blx	r6
 800c788:	4602      	mov	r2, r0
 800c78a:	1c50      	adds	r0, r2, #1
 800c78c:	d1c9      	bne.n	800c722 <__sflush_r+0x32>
 800c78e:	682b      	ldr	r3, [r5, #0]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d0c6      	beq.n	800c722 <__sflush_r+0x32>
 800c794:	2b1d      	cmp	r3, #29
 800c796:	d001      	beq.n	800c79c <__sflush_r+0xac>
 800c798:	2b16      	cmp	r3, #22
 800c79a:	d11e      	bne.n	800c7da <__sflush_r+0xea>
 800c79c:	602f      	str	r7, [r5, #0]
 800c79e:	2000      	movs	r0, #0
 800c7a0:	e022      	b.n	800c7e8 <__sflush_r+0xf8>
 800c7a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7a6:	b21b      	sxth	r3, r3
 800c7a8:	e01b      	b.n	800c7e2 <__sflush_r+0xf2>
 800c7aa:	690f      	ldr	r7, [r1, #16]
 800c7ac:	2f00      	cmp	r7, #0
 800c7ae:	d0f6      	beq.n	800c79e <__sflush_r+0xae>
 800c7b0:	0793      	lsls	r3, r2, #30
 800c7b2:	680e      	ldr	r6, [r1, #0]
 800c7b4:	bf08      	it	eq
 800c7b6:	694b      	ldreq	r3, [r1, #20]
 800c7b8:	600f      	str	r7, [r1, #0]
 800c7ba:	bf18      	it	ne
 800c7bc:	2300      	movne	r3, #0
 800c7be:	eba6 0807 	sub.w	r8, r6, r7
 800c7c2:	608b      	str	r3, [r1, #8]
 800c7c4:	f1b8 0f00 	cmp.w	r8, #0
 800c7c8:	dde9      	ble.n	800c79e <__sflush_r+0xae>
 800c7ca:	6a21      	ldr	r1, [r4, #32]
 800c7cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7ce:	4643      	mov	r3, r8
 800c7d0:	463a      	mov	r2, r7
 800c7d2:	4628      	mov	r0, r5
 800c7d4:	47b0      	blx	r6
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	dc08      	bgt.n	800c7ec <__sflush_r+0xfc>
 800c7da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7e2:	81a3      	strh	r3, [r4, #12]
 800c7e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7ec:	4407      	add	r7, r0
 800c7ee:	eba8 0800 	sub.w	r8, r8, r0
 800c7f2:	e7e7      	b.n	800c7c4 <__sflush_r+0xd4>
 800c7f4:	20400001 	.word	0x20400001

0800c7f8 <_fflush_r>:
 800c7f8:	b538      	push	{r3, r4, r5, lr}
 800c7fa:	690b      	ldr	r3, [r1, #16]
 800c7fc:	4605      	mov	r5, r0
 800c7fe:	460c      	mov	r4, r1
 800c800:	b913      	cbnz	r3, 800c808 <_fflush_r+0x10>
 800c802:	2500      	movs	r5, #0
 800c804:	4628      	mov	r0, r5
 800c806:	bd38      	pop	{r3, r4, r5, pc}
 800c808:	b118      	cbz	r0, 800c812 <_fflush_r+0x1a>
 800c80a:	6a03      	ldr	r3, [r0, #32]
 800c80c:	b90b      	cbnz	r3, 800c812 <_fflush_r+0x1a>
 800c80e:	f7fc fe5d 	bl	80094cc <__sinit>
 800c812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d0f3      	beq.n	800c802 <_fflush_r+0xa>
 800c81a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c81c:	07d0      	lsls	r0, r2, #31
 800c81e:	d404      	bmi.n	800c82a <_fflush_r+0x32>
 800c820:	0599      	lsls	r1, r3, #22
 800c822:	d402      	bmi.n	800c82a <_fflush_r+0x32>
 800c824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c826:	f7fd f830 	bl	800988a <__retarget_lock_acquire_recursive>
 800c82a:	4628      	mov	r0, r5
 800c82c:	4621      	mov	r1, r4
 800c82e:	f7ff ff5f 	bl	800c6f0 <__sflush_r>
 800c832:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c834:	07da      	lsls	r2, r3, #31
 800c836:	4605      	mov	r5, r0
 800c838:	d4e4      	bmi.n	800c804 <_fflush_r+0xc>
 800c83a:	89a3      	ldrh	r3, [r4, #12]
 800c83c:	059b      	lsls	r3, r3, #22
 800c83e:	d4e1      	bmi.n	800c804 <_fflush_r+0xc>
 800c840:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c842:	f7fd f823 	bl	800988c <__retarget_lock_release_recursive>
 800c846:	e7dd      	b.n	800c804 <_fflush_r+0xc>

0800c848 <fiprintf>:
 800c848:	b40e      	push	{r1, r2, r3}
 800c84a:	b503      	push	{r0, r1, lr}
 800c84c:	4601      	mov	r1, r0
 800c84e:	ab03      	add	r3, sp, #12
 800c850:	4805      	ldr	r0, [pc, #20]	@ (800c868 <fiprintf+0x20>)
 800c852:	f853 2b04 	ldr.w	r2, [r3], #4
 800c856:	6800      	ldr	r0, [r0, #0]
 800c858:	9301      	str	r3, [sp, #4]
 800c85a:	f000 fcfb 	bl	800d254 <_vfiprintf_r>
 800c85e:	b002      	add	sp, #8
 800c860:	f85d eb04 	ldr.w	lr, [sp], #4
 800c864:	b003      	add	sp, #12
 800c866:	4770      	bx	lr
 800c868:	20000038 	.word	0x20000038

0800c86c <__sccl>:
 800c86c:	b570      	push	{r4, r5, r6, lr}
 800c86e:	780b      	ldrb	r3, [r1, #0]
 800c870:	4604      	mov	r4, r0
 800c872:	2b5e      	cmp	r3, #94	@ 0x5e
 800c874:	bf0b      	itete	eq
 800c876:	784b      	ldrbeq	r3, [r1, #1]
 800c878:	1c4a      	addne	r2, r1, #1
 800c87a:	1c8a      	addeq	r2, r1, #2
 800c87c:	2100      	movne	r1, #0
 800c87e:	bf08      	it	eq
 800c880:	2101      	moveq	r1, #1
 800c882:	3801      	subs	r0, #1
 800c884:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c888:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c88c:	42a8      	cmp	r0, r5
 800c88e:	d1fb      	bne.n	800c888 <__sccl+0x1c>
 800c890:	b90b      	cbnz	r3, 800c896 <__sccl+0x2a>
 800c892:	1e50      	subs	r0, r2, #1
 800c894:	bd70      	pop	{r4, r5, r6, pc}
 800c896:	f081 0101 	eor.w	r1, r1, #1
 800c89a:	54e1      	strb	r1, [r4, r3]
 800c89c:	4610      	mov	r0, r2
 800c89e:	4602      	mov	r2, r0
 800c8a0:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c8a4:	2d2d      	cmp	r5, #45	@ 0x2d
 800c8a6:	d005      	beq.n	800c8b4 <__sccl+0x48>
 800c8a8:	2d5d      	cmp	r5, #93	@ 0x5d
 800c8aa:	d016      	beq.n	800c8da <__sccl+0x6e>
 800c8ac:	2d00      	cmp	r5, #0
 800c8ae:	d0f1      	beq.n	800c894 <__sccl+0x28>
 800c8b0:	462b      	mov	r3, r5
 800c8b2:	e7f2      	b.n	800c89a <__sccl+0x2e>
 800c8b4:	7846      	ldrb	r6, [r0, #1]
 800c8b6:	2e5d      	cmp	r6, #93	@ 0x5d
 800c8b8:	d0fa      	beq.n	800c8b0 <__sccl+0x44>
 800c8ba:	42b3      	cmp	r3, r6
 800c8bc:	dcf8      	bgt.n	800c8b0 <__sccl+0x44>
 800c8be:	3002      	adds	r0, #2
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	3201      	adds	r2, #1
 800c8c4:	4296      	cmp	r6, r2
 800c8c6:	54a1      	strb	r1, [r4, r2]
 800c8c8:	dcfb      	bgt.n	800c8c2 <__sccl+0x56>
 800c8ca:	1af2      	subs	r2, r6, r3
 800c8cc:	3a01      	subs	r2, #1
 800c8ce:	1c5d      	adds	r5, r3, #1
 800c8d0:	42b3      	cmp	r3, r6
 800c8d2:	bfa8      	it	ge
 800c8d4:	2200      	movge	r2, #0
 800c8d6:	18ab      	adds	r3, r5, r2
 800c8d8:	e7e1      	b.n	800c89e <__sccl+0x32>
 800c8da:	4610      	mov	r0, r2
 800c8dc:	e7da      	b.n	800c894 <__sccl+0x28>

0800c8de <__submore>:
 800c8de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8e2:	460c      	mov	r4, r1
 800c8e4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c8e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c8ea:	4299      	cmp	r1, r3
 800c8ec:	d11d      	bne.n	800c92a <__submore+0x4c>
 800c8ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c8f2:	f7fd fecd 	bl	800a690 <_malloc_r>
 800c8f6:	b918      	cbnz	r0, 800c900 <__submore+0x22>
 800c8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c904:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c906:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c90a:	6360      	str	r0, [r4, #52]	@ 0x34
 800c90c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c910:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c914:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c918:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c91c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c920:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c924:	6020      	str	r0, [r4, #0]
 800c926:	2000      	movs	r0, #0
 800c928:	e7e8      	b.n	800c8fc <__submore+0x1e>
 800c92a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c92c:	0077      	lsls	r7, r6, #1
 800c92e:	463a      	mov	r2, r7
 800c930:	f000 fbbb 	bl	800d0aa <_realloc_r>
 800c934:	4605      	mov	r5, r0
 800c936:	2800      	cmp	r0, #0
 800c938:	d0de      	beq.n	800c8f8 <__submore+0x1a>
 800c93a:	eb00 0806 	add.w	r8, r0, r6
 800c93e:	4601      	mov	r1, r0
 800c940:	4632      	mov	r2, r6
 800c942:	4640      	mov	r0, r8
 800c944:	f7fc ffa3 	bl	800988e <memcpy>
 800c948:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c94c:	f8c4 8000 	str.w	r8, [r4]
 800c950:	e7e9      	b.n	800c926 <__submore+0x48>

0800c952 <memmove>:
 800c952:	4288      	cmp	r0, r1
 800c954:	b510      	push	{r4, lr}
 800c956:	eb01 0402 	add.w	r4, r1, r2
 800c95a:	d902      	bls.n	800c962 <memmove+0x10>
 800c95c:	4284      	cmp	r4, r0
 800c95e:	4623      	mov	r3, r4
 800c960:	d807      	bhi.n	800c972 <memmove+0x20>
 800c962:	1e43      	subs	r3, r0, #1
 800c964:	42a1      	cmp	r1, r4
 800c966:	d008      	beq.n	800c97a <memmove+0x28>
 800c968:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c96c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c970:	e7f8      	b.n	800c964 <memmove+0x12>
 800c972:	4402      	add	r2, r0
 800c974:	4601      	mov	r1, r0
 800c976:	428a      	cmp	r2, r1
 800c978:	d100      	bne.n	800c97c <memmove+0x2a>
 800c97a:	bd10      	pop	{r4, pc}
 800c97c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c980:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c984:	e7f7      	b.n	800c976 <memmove+0x24>

0800c986 <strncmp>:
 800c986:	b510      	push	{r4, lr}
 800c988:	b16a      	cbz	r2, 800c9a6 <strncmp+0x20>
 800c98a:	3901      	subs	r1, #1
 800c98c:	1884      	adds	r4, r0, r2
 800c98e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c992:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c996:	429a      	cmp	r2, r3
 800c998:	d103      	bne.n	800c9a2 <strncmp+0x1c>
 800c99a:	42a0      	cmp	r0, r4
 800c99c:	d001      	beq.n	800c9a2 <strncmp+0x1c>
 800c99e:	2a00      	cmp	r2, #0
 800c9a0:	d1f5      	bne.n	800c98e <strncmp+0x8>
 800c9a2:	1ad0      	subs	r0, r2, r3
 800c9a4:	bd10      	pop	{r4, pc}
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	e7fc      	b.n	800c9a4 <strncmp+0x1e>
	...

0800c9ac <_sbrk_r>:
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4d06      	ldr	r5, [pc, #24]	@ (800c9c8 <_sbrk_r+0x1c>)
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	4604      	mov	r4, r0
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	602b      	str	r3, [r5, #0]
 800c9b8:	f7f7 fa2e 	bl	8003e18 <_sbrk>
 800c9bc:	1c43      	adds	r3, r0, #1
 800c9be:	d102      	bne.n	800c9c6 <_sbrk_r+0x1a>
 800c9c0:	682b      	ldr	r3, [r5, #0]
 800c9c2:	b103      	cbz	r3, 800c9c6 <_sbrk_r+0x1a>
 800c9c4:	6023      	str	r3, [r4, #0]
 800c9c6:	bd38      	pop	{r3, r4, r5, pc}
 800c9c8:	20001fa4 	.word	0x20001fa4
 800c9cc:	00000000 	.word	0x00000000

0800c9d0 <nan>:
 800c9d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c9d8 <nan+0x8>
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	00000000 	.word	0x00000000
 800c9dc:	7ff80000 	.word	0x7ff80000

0800c9e0 <abort>:
 800c9e0:	b508      	push	{r3, lr}
 800c9e2:	2006      	movs	r0, #6
 800c9e4:	f000 fe0a 	bl	800d5fc <raise>
 800c9e8:	2001      	movs	r0, #1
 800c9ea:	f7f7 f99d 	bl	8003d28 <_exit>

0800c9ee <_calloc_r>:
 800c9ee:	b570      	push	{r4, r5, r6, lr}
 800c9f0:	fba1 5402 	umull	r5, r4, r1, r2
 800c9f4:	b934      	cbnz	r4, 800ca04 <_calloc_r+0x16>
 800c9f6:	4629      	mov	r1, r5
 800c9f8:	f7fd fe4a 	bl	800a690 <_malloc_r>
 800c9fc:	4606      	mov	r6, r0
 800c9fe:	b928      	cbnz	r0, 800ca0c <_calloc_r+0x1e>
 800ca00:	4630      	mov	r0, r6
 800ca02:	bd70      	pop	{r4, r5, r6, pc}
 800ca04:	220c      	movs	r2, #12
 800ca06:	6002      	str	r2, [r0, #0]
 800ca08:	2600      	movs	r6, #0
 800ca0a:	e7f9      	b.n	800ca00 <_calloc_r+0x12>
 800ca0c:	462a      	mov	r2, r5
 800ca0e:	4621      	mov	r1, r4
 800ca10:	f7fc fe62 	bl	80096d8 <memset>
 800ca14:	e7f4      	b.n	800ca00 <_calloc_r+0x12>

0800ca16 <rshift>:
 800ca16:	6903      	ldr	r3, [r0, #16]
 800ca18:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ca1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ca20:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ca24:	f100 0414 	add.w	r4, r0, #20
 800ca28:	dd45      	ble.n	800cab6 <rshift+0xa0>
 800ca2a:	f011 011f 	ands.w	r1, r1, #31
 800ca2e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca32:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca36:	d10c      	bne.n	800ca52 <rshift+0x3c>
 800ca38:	f100 0710 	add.w	r7, r0, #16
 800ca3c:	4629      	mov	r1, r5
 800ca3e:	42b1      	cmp	r1, r6
 800ca40:	d334      	bcc.n	800caac <rshift+0x96>
 800ca42:	1a9b      	subs	r3, r3, r2
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	1eea      	subs	r2, r5, #3
 800ca48:	4296      	cmp	r6, r2
 800ca4a:	bf38      	it	cc
 800ca4c:	2300      	movcc	r3, #0
 800ca4e:	4423      	add	r3, r4
 800ca50:	e015      	b.n	800ca7e <rshift+0x68>
 800ca52:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca56:	f1c1 0820 	rsb	r8, r1, #32
 800ca5a:	40cf      	lsrs	r7, r1
 800ca5c:	f105 0e04 	add.w	lr, r5, #4
 800ca60:	46a1      	mov	r9, r4
 800ca62:	4576      	cmp	r6, lr
 800ca64:	46f4      	mov	ip, lr
 800ca66:	d815      	bhi.n	800ca94 <rshift+0x7e>
 800ca68:	1a9a      	subs	r2, r3, r2
 800ca6a:	0092      	lsls	r2, r2, #2
 800ca6c:	3a04      	subs	r2, #4
 800ca6e:	3501      	adds	r5, #1
 800ca70:	42ae      	cmp	r6, r5
 800ca72:	bf38      	it	cc
 800ca74:	2200      	movcc	r2, #0
 800ca76:	18a3      	adds	r3, r4, r2
 800ca78:	50a7      	str	r7, [r4, r2]
 800ca7a:	b107      	cbz	r7, 800ca7e <rshift+0x68>
 800ca7c:	3304      	adds	r3, #4
 800ca7e:	1b1a      	subs	r2, r3, r4
 800ca80:	42a3      	cmp	r3, r4
 800ca82:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca86:	bf08      	it	eq
 800ca88:	2300      	moveq	r3, #0
 800ca8a:	6102      	str	r2, [r0, #16]
 800ca8c:	bf08      	it	eq
 800ca8e:	6143      	streq	r3, [r0, #20]
 800ca90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca94:	f8dc c000 	ldr.w	ip, [ip]
 800ca98:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca9c:	ea4c 0707 	orr.w	r7, ip, r7
 800caa0:	f849 7b04 	str.w	r7, [r9], #4
 800caa4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800caa8:	40cf      	lsrs	r7, r1
 800caaa:	e7da      	b.n	800ca62 <rshift+0x4c>
 800caac:	f851 cb04 	ldr.w	ip, [r1], #4
 800cab0:	f847 cf04 	str.w	ip, [r7, #4]!
 800cab4:	e7c3      	b.n	800ca3e <rshift+0x28>
 800cab6:	4623      	mov	r3, r4
 800cab8:	e7e1      	b.n	800ca7e <rshift+0x68>

0800caba <__hexdig_fun>:
 800caba:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cabe:	2b09      	cmp	r3, #9
 800cac0:	d802      	bhi.n	800cac8 <__hexdig_fun+0xe>
 800cac2:	3820      	subs	r0, #32
 800cac4:	b2c0      	uxtb	r0, r0
 800cac6:	4770      	bx	lr
 800cac8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cacc:	2b05      	cmp	r3, #5
 800cace:	d801      	bhi.n	800cad4 <__hexdig_fun+0x1a>
 800cad0:	3847      	subs	r0, #71	@ 0x47
 800cad2:	e7f7      	b.n	800cac4 <__hexdig_fun+0xa>
 800cad4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cad8:	2b05      	cmp	r3, #5
 800cada:	d801      	bhi.n	800cae0 <__hexdig_fun+0x26>
 800cadc:	3827      	subs	r0, #39	@ 0x27
 800cade:	e7f1      	b.n	800cac4 <__hexdig_fun+0xa>
 800cae0:	2000      	movs	r0, #0
 800cae2:	4770      	bx	lr

0800cae4 <__gethex>:
 800cae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae8:	b085      	sub	sp, #20
 800caea:	468a      	mov	sl, r1
 800caec:	9302      	str	r3, [sp, #8]
 800caee:	680b      	ldr	r3, [r1, #0]
 800caf0:	9001      	str	r0, [sp, #4]
 800caf2:	4690      	mov	r8, r2
 800caf4:	1c9c      	adds	r4, r3, #2
 800caf6:	46a1      	mov	r9, r4
 800caf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cafc:	2830      	cmp	r0, #48	@ 0x30
 800cafe:	d0fa      	beq.n	800caf6 <__gethex+0x12>
 800cb00:	eba9 0303 	sub.w	r3, r9, r3
 800cb04:	f1a3 0b02 	sub.w	fp, r3, #2
 800cb08:	f7ff ffd7 	bl	800caba <__hexdig_fun>
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	d168      	bne.n	800cbe4 <__gethex+0x100>
 800cb12:	49a0      	ldr	r1, [pc, #640]	@ (800cd94 <__gethex+0x2b0>)
 800cb14:	2201      	movs	r2, #1
 800cb16:	4648      	mov	r0, r9
 800cb18:	f7ff ff35 	bl	800c986 <strncmp>
 800cb1c:	4607      	mov	r7, r0
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	d167      	bne.n	800cbf2 <__gethex+0x10e>
 800cb22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cb26:	4626      	mov	r6, r4
 800cb28:	f7ff ffc7 	bl	800caba <__hexdig_fun>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	d062      	beq.n	800cbf6 <__gethex+0x112>
 800cb30:	4623      	mov	r3, r4
 800cb32:	7818      	ldrb	r0, [r3, #0]
 800cb34:	2830      	cmp	r0, #48	@ 0x30
 800cb36:	4699      	mov	r9, r3
 800cb38:	f103 0301 	add.w	r3, r3, #1
 800cb3c:	d0f9      	beq.n	800cb32 <__gethex+0x4e>
 800cb3e:	f7ff ffbc 	bl	800caba <__hexdig_fun>
 800cb42:	fab0 f580 	clz	r5, r0
 800cb46:	096d      	lsrs	r5, r5, #5
 800cb48:	f04f 0b01 	mov.w	fp, #1
 800cb4c:	464a      	mov	r2, r9
 800cb4e:	4616      	mov	r6, r2
 800cb50:	3201      	adds	r2, #1
 800cb52:	7830      	ldrb	r0, [r6, #0]
 800cb54:	f7ff ffb1 	bl	800caba <__hexdig_fun>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d1f8      	bne.n	800cb4e <__gethex+0x6a>
 800cb5c:	498d      	ldr	r1, [pc, #564]	@ (800cd94 <__gethex+0x2b0>)
 800cb5e:	2201      	movs	r2, #1
 800cb60:	4630      	mov	r0, r6
 800cb62:	f7ff ff10 	bl	800c986 <strncmp>
 800cb66:	2800      	cmp	r0, #0
 800cb68:	d13f      	bne.n	800cbea <__gethex+0x106>
 800cb6a:	b944      	cbnz	r4, 800cb7e <__gethex+0x9a>
 800cb6c:	1c74      	adds	r4, r6, #1
 800cb6e:	4622      	mov	r2, r4
 800cb70:	4616      	mov	r6, r2
 800cb72:	3201      	adds	r2, #1
 800cb74:	7830      	ldrb	r0, [r6, #0]
 800cb76:	f7ff ffa0 	bl	800caba <__hexdig_fun>
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d1f8      	bne.n	800cb70 <__gethex+0x8c>
 800cb7e:	1ba4      	subs	r4, r4, r6
 800cb80:	00a7      	lsls	r7, r4, #2
 800cb82:	7833      	ldrb	r3, [r6, #0]
 800cb84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cb88:	2b50      	cmp	r3, #80	@ 0x50
 800cb8a:	d13e      	bne.n	800cc0a <__gethex+0x126>
 800cb8c:	7873      	ldrb	r3, [r6, #1]
 800cb8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cb90:	d033      	beq.n	800cbfa <__gethex+0x116>
 800cb92:	2b2d      	cmp	r3, #45	@ 0x2d
 800cb94:	d034      	beq.n	800cc00 <__gethex+0x11c>
 800cb96:	1c71      	adds	r1, r6, #1
 800cb98:	2400      	movs	r4, #0
 800cb9a:	7808      	ldrb	r0, [r1, #0]
 800cb9c:	f7ff ff8d 	bl	800caba <__hexdig_fun>
 800cba0:	1e43      	subs	r3, r0, #1
 800cba2:	b2db      	uxtb	r3, r3
 800cba4:	2b18      	cmp	r3, #24
 800cba6:	d830      	bhi.n	800cc0a <__gethex+0x126>
 800cba8:	f1a0 0210 	sub.w	r2, r0, #16
 800cbac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cbb0:	f7ff ff83 	bl	800caba <__hexdig_fun>
 800cbb4:	f100 3cff 	add.w	ip, r0, #4294967295
 800cbb8:	fa5f fc8c 	uxtb.w	ip, ip
 800cbbc:	f1bc 0f18 	cmp.w	ip, #24
 800cbc0:	f04f 030a 	mov.w	r3, #10
 800cbc4:	d91e      	bls.n	800cc04 <__gethex+0x120>
 800cbc6:	b104      	cbz	r4, 800cbca <__gethex+0xe6>
 800cbc8:	4252      	negs	r2, r2
 800cbca:	4417      	add	r7, r2
 800cbcc:	f8ca 1000 	str.w	r1, [sl]
 800cbd0:	b1ed      	cbz	r5, 800cc0e <__gethex+0x12a>
 800cbd2:	f1bb 0f00 	cmp.w	fp, #0
 800cbd6:	bf0c      	ite	eq
 800cbd8:	2506      	moveq	r5, #6
 800cbda:	2500      	movne	r5, #0
 800cbdc:	4628      	mov	r0, r5
 800cbde:	b005      	add	sp, #20
 800cbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe4:	2500      	movs	r5, #0
 800cbe6:	462c      	mov	r4, r5
 800cbe8:	e7b0      	b.n	800cb4c <__gethex+0x68>
 800cbea:	2c00      	cmp	r4, #0
 800cbec:	d1c7      	bne.n	800cb7e <__gethex+0x9a>
 800cbee:	4627      	mov	r7, r4
 800cbf0:	e7c7      	b.n	800cb82 <__gethex+0x9e>
 800cbf2:	464e      	mov	r6, r9
 800cbf4:	462f      	mov	r7, r5
 800cbf6:	2501      	movs	r5, #1
 800cbf8:	e7c3      	b.n	800cb82 <__gethex+0x9e>
 800cbfa:	2400      	movs	r4, #0
 800cbfc:	1cb1      	adds	r1, r6, #2
 800cbfe:	e7cc      	b.n	800cb9a <__gethex+0xb6>
 800cc00:	2401      	movs	r4, #1
 800cc02:	e7fb      	b.n	800cbfc <__gethex+0x118>
 800cc04:	fb03 0002 	mla	r0, r3, r2, r0
 800cc08:	e7ce      	b.n	800cba8 <__gethex+0xc4>
 800cc0a:	4631      	mov	r1, r6
 800cc0c:	e7de      	b.n	800cbcc <__gethex+0xe8>
 800cc0e:	eba6 0309 	sub.w	r3, r6, r9
 800cc12:	3b01      	subs	r3, #1
 800cc14:	4629      	mov	r1, r5
 800cc16:	2b07      	cmp	r3, #7
 800cc18:	dc0a      	bgt.n	800cc30 <__gethex+0x14c>
 800cc1a:	9801      	ldr	r0, [sp, #4]
 800cc1c:	f7fd fdc4 	bl	800a7a8 <_Balloc>
 800cc20:	4604      	mov	r4, r0
 800cc22:	b940      	cbnz	r0, 800cc36 <__gethex+0x152>
 800cc24:	4b5c      	ldr	r3, [pc, #368]	@ (800cd98 <__gethex+0x2b4>)
 800cc26:	4602      	mov	r2, r0
 800cc28:	21e4      	movs	r1, #228	@ 0xe4
 800cc2a:	485c      	ldr	r0, [pc, #368]	@ (800cd9c <__gethex+0x2b8>)
 800cc2c:	f7fc fe44 	bl	80098b8 <__assert_func>
 800cc30:	3101      	adds	r1, #1
 800cc32:	105b      	asrs	r3, r3, #1
 800cc34:	e7ef      	b.n	800cc16 <__gethex+0x132>
 800cc36:	f100 0a14 	add.w	sl, r0, #20
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	4655      	mov	r5, sl
 800cc3e:	469b      	mov	fp, r3
 800cc40:	45b1      	cmp	r9, r6
 800cc42:	d337      	bcc.n	800ccb4 <__gethex+0x1d0>
 800cc44:	f845 bb04 	str.w	fp, [r5], #4
 800cc48:	eba5 050a 	sub.w	r5, r5, sl
 800cc4c:	10ad      	asrs	r5, r5, #2
 800cc4e:	6125      	str	r5, [r4, #16]
 800cc50:	4658      	mov	r0, fp
 800cc52:	f7fd fe9b 	bl	800a98c <__hi0bits>
 800cc56:	016d      	lsls	r5, r5, #5
 800cc58:	f8d8 6000 	ldr.w	r6, [r8]
 800cc5c:	1a2d      	subs	r5, r5, r0
 800cc5e:	42b5      	cmp	r5, r6
 800cc60:	dd54      	ble.n	800cd0c <__gethex+0x228>
 800cc62:	1bad      	subs	r5, r5, r6
 800cc64:	4629      	mov	r1, r5
 800cc66:	4620      	mov	r0, r4
 800cc68:	f7fe fa27 	bl	800b0ba <__any_on>
 800cc6c:	4681      	mov	r9, r0
 800cc6e:	b178      	cbz	r0, 800cc90 <__gethex+0x1ac>
 800cc70:	1e6b      	subs	r3, r5, #1
 800cc72:	1159      	asrs	r1, r3, #5
 800cc74:	f003 021f 	and.w	r2, r3, #31
 800cc78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc7c:	f04f 0901 	mov.w	r9, #1
 800cc80:	fa09 f202 	lsl.w	r2, r9, r2
 800cc84:	420a      	tst	r2, r1
 800cc86:	d003      	beq.n	800cc90 <__gethex+0x1ac>
 800cc88:	454b      	cmp	r3, r9
 800cc8a:	dc36      	bgt.n	800ccfa <__gethex+0x216>
 800cc8c:	f04f 0902 	mov.w	r9, #2
 800cc90:	4629      	mov	r1, r5
 800cc92:	4620      	mov	r0, r4
 800cc94:	f7ff febf 	bl	800ca16 <rshift>
 800cc98:	442f      	add	r7, r5
 800cc9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc9e:	42bb      	cmp	r3, r7
 800cca0:	da42      	bge.n	800cd28 <__gethex+0x244>
 800cca2:	9801      	ldr	r0, [sp, #4]
 800cca4:	4621      	mov	r1, r4
 800cca6:	f7fd fdbf 	bl	800a828 <_Bfree>
 800ccaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ccac:	2300      	movs	r3, #0
 800ccae:	6013      	str	r3, [r2, #0]
 800ccb0:	25a3      	movs	r5, #163	@ 0xa3
 800ccb2:	e793      	b.n	800cbdc <__gethex+0xf8>
 800ccb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ccb8:	2a2e      	cmp	r2, #46	@ 0x2e
 800ccba:	d012      	beq.n	800cce2 <__gethex+0x1fe>
 800ccbc:	2b20      	cmp	r3, #32
 800ccbe:	d104      	bne.n	800ccca <__gethex+0x1e6>
 800ccc0:	f845 bb04 	str.w	fp, [r5], #4
 800ccc4:	f04f 0b00 	mov.w	fp, #0
 800ccc8:	465b      	mov	r3, fp
 800ccca:	7830      	ldrb	r0, [r6, #0]
 800cccc:	9303      	str	r3, [sp, #12]
 800ccce:	f7ff fef4 	bl	800caba <__hexdig_fun>
 800ccd2:	9b03      	ldr	r3, [sp, #12]
 800ccd4:	f000 000f 	and.w	r0, r0, #15
 800ccd8:	4098      	lsls	r0, r3
 800ccda:	ea4b 0b00 	orr.w	fp, fp, r0
 800ccde:	3304      	adds	r3, #4
 800cce0:	e7ae      	b.n	800cc40 <__gethex+0x15c>
 800cce2:	45b1      	cmp	r9, r6
 800cce4:	d8ea      	bhi.n	800ccbc <__gethex+0x1d8>
 800cce6:	492b      	ldr	r1, [pc, #172]	@ (800cd94 <__gethex+0x2b0>)
 800cce8:	9303      	str	r3, [sp, #12]
 800ccea:	2201      	movs	r2, #1
 800ccec:	4630      	mov	r0, r6
 800ccee:	f7ff fe4a 	bl	800c986 <strncmp>
 800ccf2:	9b03      	ldr	r3, [sp, #12]
 800ccf4:	2800      	cmp	r0, #0
 800ccf6:	d1e1      	bne.n	800ccbc <__gethex+0x1d8>
 800ccf8:	e7a2      	b.n	800cc40 <__gethex+0x15c>
 800ccfa:	1ea9      	subs	r1, r5, #2
 800ccfc:	4620      	mov	r0, r4
 800ccfe:	f7fe f9dc 	bl	800b0ba <__any_on>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	d0c2      	beq.n	800cc8c <__gethex+0x1a8>
 800cd06:	f04f 0903 	mov.w	r9, #3
 800cd0a:	e7c1      	b.n	800cc90 <__gethex+0x1ac>
 800cd0c:	da09      	bge.n	800cd22 <__gethex+0x23e>
 800cd0e:	1b75      	subs	r5, r6, r5
 800cd10:	4621      	mov	r1, r4
 800cd12:	9801      	ldr	r0, [sp, #4]
 800cd14:	462a      	mov	r2, r5
 800cd16:	f7fd ff97 	bl	800ac48 <__lshift>
 800cd1a:	1b7f      	subs	r7, r7, r5
 800cd1c:	4604      	mov	r4, r0
 800cd1e:	f100 0a14 	add.w	sl, r0, #20
 800cd22:	f04f 0900 	mov.w	r9, #0
 800cd26:	e7b8      	b.n	800cc9a <__gethex+0x1b6>
 800cd28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cd2c:	42bd      	cmp	r5, r7
 800cd2e:	dd6f      	ble.n	800ce10 <__gethex+0x32c>
 800cd30:	1bed      	subs	r5, r5, r7
 800cd32:	42ae      	cmp	r6, r5
 800cd34:	dc34      	bgt.n	800cda0 <__gethex+0x2bc>
 800cd36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd3a:	2b02      	cmp	r3, #2
 800cd3c:	d022      	beq.n	800cd84 <__gethex+0x2a0>
 800cd3e:	2b03      	cmp	r3, #3
 800cd40:	d024      	beq.n	800cd8c <__gethex+0x2a8>
 800cd42:	2b01      	cmp	r3, #1
 800cd44:	d115      	bne.n	800cd72 <__gethex+0x28e>
 800cd46:	42ae      	cmp	r6, r5
 800cd48:	d113      	bne.n	800cd72 <__gethex+0x28e>
 800cd4a:	2e01      	cmp	r6, #1
 800cd4c:	d10b      	bne.n	800cd66 <__gethex+0x282>
 800cd4e:	9a02      	ldr	r2, [sp, #8]
 800cd50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd54:	6013      	str	r3, [r2, #0]
 800cd56:	2301      	movs	r3, #1
 800cd58:	6123      	str	r3, [r4, #16]
 800cd5a:	f8ca 3000 	str.w	r3, [sl]
 800cd5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd60:	2562      	movs	r5, #98	@ 0x62
 800cd62:	601c      	str	r4, [r3, #0]
 800cd64:	e73a      	b.n	800cbdc <__gethex+0xf8>
 800cd66:	1e71      	subs	r1, r6, #1
 800cd68:	4620      	mov	r0, r4
 800cd6a:	f7fe f9a6 	bl	800b0ba <__any_on>
 800cd6e:	2800      	cmp	r0, #0
 800cd70:	d1ed      	bne.n	800cd4e <__gethex+0x26a>
 800cd72:	9801      	ldr	r0, [sp, #4]
 800cd74:	4621      	mov	r1, r4
 800cd76:	f7fd fd57 	bl	800a828 <_Bfree>
 800cd7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	6013      	str	r3, [r2, #0]
 800cd80:	2550      	movs	r5, #80	@ 0x50
 800cd82:	e72b      	b.n	800cbdc <__gethex+0xf8>
 800cd84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d1f3      	bne.n	800cd72 <__gethex+0x28e>
 800cd8a:	e7e0      	b.n	800cd4e <__gethex+0x26a>
 800cd8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d1dd      	bne.n	800cd4e <__gethex+0x26a>
 800cd92:	e7ee      	b.n	800cd72 <__gethex+0x28e>
 800cd94:	0800daa7 	.word	0x0800daa7
 800cd98:	0800da3d 	.word	0x0800da3d
 800cd9c:	0800dadd 	.word	0x0800dadd
 800cda0:	1e6f      	subs	r7, r5, #1
 800cda2:	f1b9 0f00 	cmp.w	r9, #0
 800cda6:	d130      	bne.n	800ce0a <__gethex+0x326>
 800cda8:	b127      	cbz	r7, 800cdb4 <__gethex+0x2d0>
 800cdaa:	4639      	mov	r1, r7
 800cdac:	4620      	mov	r0, r4
 800cdae:	f7fe f984 	bl	800b0ba <__any_on>
 800cdb2:	4681      	mov	r9, r0
 800cdb4:	117a      	asrs	r2, r7, #5
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cdbc:	f007 071f 	and.w	r7, r7, #31
 800cdc0:	40bb      	lsls	r3, r7
 800cdc2:	4213      	tst	r3, r2
 800cdc4:	4629      	mov	r1, r5
 800cdc6:	4620      	mov	r0, r4
 800cdc8:	bf18      	it	ne
 800cdca:	f049 0902 	orrne.w	r9, r9, #2
 800cdce:	f7ff fe22 	bl	800ca16 <rshift>
 800cdd2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cdd6:	1b76      	subs	r6, r6, r5
 800cdd8:	2502      	movs	r5, #2
 800cdda:	f1b9 0f00 	cmp.w	r9, #0
 800cdde:	d047      	beq.n	800ce70 <__gethex+0x38c>
 800cde0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cde4:	2b02      	cmp	r3, #2
 800cde6:	d015      	beq.n	800ce14 <__gethex+0x330>
 800cde8:	2b03      	cmp	r3, #3
 800cdea:	d017      	beq.n	800ce1c <__gethex+0x338>
 800cdec:	2b01      	cmp	r3, #1
 800cdee:	d109      	bne.n	800ce04 <__gethex+0x320>
 800cdf0:	f019 0f02 	tst.w	r9, #2
 800cdf4:	d006      	beq.n	800ce04 <__gethex+0x320>
 800cdf6:	f8da 3000 	ldr.w	r3, [sl]
 800cdfa:	ea49 0903 	orr.w	r9, r9, r3
 800cdfe:	f019 0f01 	tst.w	r9, #1
 800ce02:	d10e      	bne.n	800ce22 <__gethex+0x33e>
 800ce04:	f045 0510 	orr.w	r5, r5, #16
 800ce08:	e032      	b.n	800ce70 <__gethex+0x38c>
 800ce0a:	f04f 0901 	mov.w	r9, #1
 800ce0e:	e7d1      	b.n	800cdb4 <__gethex+0x2d0>
 800ce10:	2501      	movs	r5, #1
 800ce12:	e7e2      	b.n	800cdda <__gethex+0x2f6>
 800ce14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce16:	f1c3 0301 	rsb	r3, r3, #1
 800ce1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d0f0      	beq.n	800ce04 <__gethex+0x320>
 800ce22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ce26:	f104 0314 	add.w	r3, r4, #20
 800ce2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ce2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ce32:	f04f 0c00 	mov.w	ip, #0
 800ce36:	4618      	mov	r0, r3
 800ce38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce40:	d01b      	beq.n	800ce7a <__gethex+0x396>
 800ce42:	3201      	adds	r2, #1
 800ce44:	6002      	str	r2, [r0, #0]
 800ce46:	2d02      	cmp	r5, #2
 800ce48:	f104 0314 	add.w	r3, r4, #20
 800ce4c:	d13c      	bne.n	800cec8 <__gethex+0x3e4>
 800ce4e:	f8d8 2000 	ldr.w	r2, [r8]
 800ce52:	3a01      	subs	r2, #1
 800ce54:	42b2      	cmp	r2, r6
 800ce56:	d109      	bne.n	800ce6c <__gethex+0x388>
 800ce58:	1171      	asrs	r1, r6, #5
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce60:	f006 061f 	and.w	r6, r6, #31
 800ce64:	fa02 f606 	lsl.w	r6, r2, r6
 800ce68:	421e      	tst	r6, r3
 800ce6a:	d13a      	bne.n	800cee2 <__gethex+0x3fe>
 800ce6c:	f045 0520 	orr.w	r5, r5, #32
 800ce70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce72:	601c      	str	r4, [r3, #0]
 800ce74:	9b02      	ldr	r3, [sp, #8]
 800ce76:	601f      	str	r7, [r3, #0]
 800ce78:	e6b0      	b.n	800cbdc <__gethex+0xf8>
 800ce7a:	4299      	cmp	r1, r3
 800ce7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ce80:	d8d9      	bhi.n	800ce36 <__gethex+0x352>
 800ce82:	68a3      	ldr	r3, [r4, #8]
 800ce84:	459b      	cmp	fp, r3
 800ce86:	db17      	blt.n	800ceb8 <__gethex+0x3d4>
 800ce88:	6861      	ldr	r1, [r4, #4]
 800ce8a:	9801      	ldr	r0, [sp, #4]
 800ce8c:	3101      	adds	r1, #1
 800ce8e:	f7fd fc8b 	bl	800a7a8 <_Balloc>
 800ce92:	4681      	mov	r9, r0
 800ce94:	b918      	cbnz	r0, 800ce9e <__gethex+0x3ba>
 800ce96:	4b1a      	ldr	r3, [pc, #104]	@ (800cf00 <__gethex+0x41c>)
 800ce98:	4602      	mov	r2, r0
 800ce9a:	2184      	movs	r1, #132	@ 0x84
 800ce9c:	e6c5      	b.n	800cc2a <__gethex+0x146>
 800ce9e:	6922      	ldr	r2, [r4, #16]
 800cea0:	3202      	adds	r2, #2
 800cea2:	f104 010c 	add.w	r1, r4, #12
 800cea6:	0092      	lsls	r2, r2, #2
 800cea8:	300c      	adds	r0, #12
 800ceaa:	f7fc fcf0 	bl	800988e <memcpy>
 800ceae:	4621      	mov	r1, r4
 800ceb0:	9801      	ldr	r0, [sp, #4]
 800ceb2:	f7fd fcb9 	bl	800a828 <_Bfree>
 800ceb6:	464c      	mov	r4, r9
 800ceb8:	6923      	ldr	r3, [r4, #16]
 800ceba:	1c5a      	adds	r2, r3, #1
 800cebc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cec0:	6122      	str	r2, [r4, #16]
 800cec2:	2201      	movs	r2, #1
 800cec4:	615a      	str	r2, [r3, #20]
 800cec6:	e7be      	b.n	800ce46 <__gethex+0x362>
 800cec8:	6922      	ldr	r2, [r4, #16]
 800ceca:	455a      	cmp	r2, fp
 800cecc:	dd0b      	ble.n	800cee6 <__gethex+0x402>
 800cece:	2101      	movs	r1, #1
 800ced0:	4620      	mov	r0, r4
 800ced2:	f7ff fda0 	bl	800ca16 <rshift>
 800ced6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ceda:	3701      	adds	r7, #1
 800cedc:	42bb      	cmp	r3, r7
 800cede:	f6ff aee0 	blt.w	800cca2 <__gethex+0x1be>
 800cee2:	2501      	movs	r5, #1
 800cee4:	e7c2      	b.n	800ce6c <__gethex+0x388>
 800cee6:	f016 061f 	ands.w	r6, r6, #31
 800ceea:	d0fa      	beq.n	800cee2 <__gethex+0x3fe>
 800ceec:	4453      	add	r3, sl
 800ceee:	f1c6 0620 	rsb	r6, r6, #32
 800cef2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cef6:	f7fd fd49 	bl	800a98c <__hi0bits>
 800cefa:	42b0      	cmp	r0, r6
 800cefc:	dbe7      	blt.n	800cece <__gethex+0x3ea>
 800cefe:	e7f0      	b.n	800cee2 <__gethex+0x3fe>
 800cf00:	0800da3d 	.word	0x0800da3d

0800cf04 <L_shift>:
 800cf04:	f1c2 0208 	rsb	r2, r2, #8
 800cf08:	0092      	lsls	r2, r2, #2
 800cf0a:	b570      	push	{r4, r5, r6, lr}
 800cf0c:	f1c2 0620 	rsb	r6, r2, #32
 800cf10:	6843      	ldr	r3, [r0, #4]
 800cf12:	6804      	ldr	r4, [r0, #0]
 800cf14:	fa03 f506 	lsl.w	r5, r3, r6
 800cf18:	432c      	orrs	r4, r5
 800cf1a:	40d3      	lsrs	r3, r2
 800cf1c:	6004      	str	r4, [r0, #0]
 800cf1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800cf22:	4288      	cmp	r0, r1
 800cf24:	d3f4      	bcc.n	800cf10 <L_shift+0xc>
 800cf26:	bd70      	pop	{r4, r5, r6, pc}

0800cf28 <__match>:
 800cf28:	b530      	push	{r4, r5, lr}
 800cf2a:	6803      	ldr	r3, [r0, #0]
 800cf2c:	3301      	adds	r3, #1
 800cf2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf32:	b914      	cbnz	r4, 800cf3a <__match+0x12>
 800cf34:	6003      	str	r3, [r0, #0]
 800cf36:	2001      	movs	r0, #1
 800cf38:	bd30      	pop	{r4, r5, pc}
 800cf3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cf42:	2d19      	cmp	r5, #25
 800cf44:	bf98      	it	ls
 800cf46:	3220      	addls	r2, #32
 800cf48:	42a2      	cmp	r2, r4
 800cf4a:	d0f0      	beq.n	800cf2e <__match+0x6>
 800cf4c:	2000      	movs	r0, #0
 800cf4e:	e7f3      	b.n	800cf38 <__match+0x10>

0800cf50 <__hexnan>:
 800cf50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf54:	680b      	ldr	r3, [r1, #0]
 800cf56:	6801      	ldr	r1, [r0, #0]
 800cf58:	115e      	asrs	r6, r3, #5
 800cf5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf5e:	f013 031f 	ands.w	r3, r3, #31
 800cf62:	b087      	sub	sp, #28
 800cf64:	bf18      	it	ne
 800cf66:	3604      	addne	r6, #4
 800cf68:	2500      	movs	r5, #0
 800cf6a:	1f37      	subs	r7, r6, #4
 800cf6c:	4682      	mov	sl, r0
 800cf6e:	4690      	mov	r8, r2
 800cf70:	9301      	str	r3, [sp, #4]
 800cf72:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf76:	46b9      	mov	r9, r7
 800cf78:	463c      	mov	r4, r7
 800cf7a:	9502      	str	r5, [sp, #8]
 800cf7c:	46ab      	mov	fp, r5
 800cf7e:	784a      	ldrb	r2, [r1, #1]
 800cf80:	1c4b      	adds	r3, r1, #1
 800cf82:	9303      	str	r3, [sp, #12]
 800cf84:	b342      	cbz	r2, 800cfd8 <__hexnan+0x88>
 800cf86:	4610      	mov	r0, r2
 800cf88:	9105      	str	r1, [sp, #20]
 800cf8a:	9204      	str	r2, [sp, #16]
 800cf8c:	f7ff fd95 	bl	800caba <__hexdig_fun>
 800cf90:	2800      	cmp	r0, #0
 800cf92:	d151      	bne.n	800d038 <__hexnan+0xe8>
 800cf94:	9a04      	ldr	r2, [sp, #16]
 800cf96:	9905      	ldr	r1, [sp, #20]
 800cf98:	2a20      	cmp	r2, #32
 800cf9a:	d818      	bhi.n	800cfce <__hexnan+0x7e>
 800cf9c:	9b02      	ldr	r3, [sp, #8]
 800cf9e:	459b      	cmp	fp, r3
 800cfa0:	dd13      	ble.n	800cfca <__hexnan+0x7a>
 800cfa2:	454c      	cmp	r4, r9
 800cfa4:	d206      	bcs.n	800cfb4 <__hexnan+0x64>
 800cfa6:	2d07      	cmp	r5, #7
 800cfa8:	dc04      	bgt.n	800cfb4 <__hexnan+0x64>
 800cfaa:	462a      	mov	r2, r5
 800cfac:	4649      	mov	r1, r9
 800cfae:	4620      	mov	r0, r4
 800cfb0:	f7ff ffa8 	bl	800cf04 <L_shift>
 800cfb4:	4544      	cmp	r4, r8
 800cfb6:	d952      	bls.n	800d05e <__hexnan+0x10e>
 800cfb8:	2300      	movs	r3, #0
 800cfba:	f1a4 0904 	sub.w	r9, r4, #4
 800cfbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfc2:	f8cd b008 	str.w	fp, [sp, #8]
 800cfc6:	464c      	mov	r4, r9
 800cfc8:	461d      	mov	r5, r3
 800cfca:	9903      	ldr	r1, [sp, #12]
 800cfcc:	e7d7      	b.n	800cf7e <__hexnan+0x2e>
 800cfce:	2a29      	cmp	r2, #41	@ 0x29
 800cfd0:	d157      	bne.n	800d082 <__hexnan+0x132>
 800cfd2:	3102      	adds	r1, #2
 800cfd4:	f8ca 1000 	str.w	r1, [sl]
 800cfd8:	f1bb 0f00 	cmp.w	fp, #0
 800cfdc:	d051      	beq.n	800d082 <__hexnan+0x132>
 800cfde:	454c      	cmp	r4, r9
 800cfe0:	d206      	bcs.n	800cff0 <__hexnan+0xa0>
 800cfe2:	2d07      	cmp	r5, #7
 800cfe4:	dc04      	bgt.n	800cff0 <__hexnan+0xa0>
 800cfe6:	462a      	mov	r2, r5
 800cfe8:	4649      	mov	r1, r9
 800cfea:	4620      	mov	r0, r4
 800cfec:	f7ff ff8a 	bl	800cf04 <L_shift>
 800cff0:	4544      	cmp	r4, r8
 800cff2:	d936      	bls.n	800d062 <__hexnan+0x112>
 800cff4:	f1a8 0204 	sub.w	r2, r8, #4
 800cff8:	4623      	mov	r3, r4
 800cffa:	f853 1b04 	ldr.w	r1, [r3], #4
 800cffe:	f842 1f04 	str.w	r1, [r2, #4]!
 800d002:	429f      	cmp	r7, r3
 800d004:	d2f9      	bcs.n	800cffa <__hexnan+0xaa>
 800d006:	1b3b      	subs	r3, r7, r4
 800d008:	f023 0303 	bic.w	r3, r3, #3
 800d00c:	3304      	adds	r3, #4
 800d00e:	3401      	adds	r4, #1
 800d010:	3e03      	subs	r6, #3
 800d012:	42b4      	cmp	r4, r6
 800d014:	bf88      	it	hi
 800d016:	2304      	movhi	r3, #4
 800d018:	4443      	add	r3, r8
 800d01a:	2200      	movs	r2, #0
 800d01c:	f843 2b04 	str.w	r2, [r3], #4
 800d020:	429f      	cmp	r7, r3
 800d022:	d2fb      	bcs.n	800d01c <__hexnan+0xcc>
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	b91b      	cbnz	r3, 800d030 <__hexnan+0xe0>
 800d028:	4547      	cmp	r7, r8
 800d02a:	d128      	bne.n	800d07e <__hexnan+0x12e>
 800d02c:	2301      	movs	r3, #1
 800d02e:	603b      	str	r3, [r7, #0]
 800d030:	2005      	movs	r0, #5
 800d032:	b007      	add	sp, #28
 800d034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d038:	3501      	adds	r5, #1
 800d03a:	2d08      	cmp	r5, #8
 800d03c:	f10b 0b01 	add.w	fp, fp, #1
 800d040:	dd06      	ble.n	800d050 <__hexnan+0x100>
 800d042:	4544      	cmp	r4, r8
 800d044:	d9c1      	bls.n	800cfca <__hexnan+0x7a>
 800d046:	2300      	movs	r3, #0
 800d048:	f844 3c04 	str.w	r3, [r4, #-4]
 800d04c:	2501      	movs	r5, #1
 800d04e:	3c04      	subs	r4, #4
 800d050:	6822      	ldr	r2, [r4, #0]
 800d052:	f000 000f 	and.w	r0, r0, #15
 800d056:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d05a:	6020      	str	r0, [r4, #0]
 800d05c:	e7b5      	b.n	800cfca <__hexnan+0x7a>
 800d05e:	2508      	movs	r5, #8
 800d060:	e7b3      	b.n	800cfca <__hexnan+0x7a>
 800d062:	9b01      	ldr	r3, [sp, #4]
 800d064:	2b00      	cmp	r3, #0
 800d066:	d0dd      	beq.n	800d024 <__hexnan+0xd4>
 800d068:	f1c3 0320 	rsb	r3, r3, #32
 800d06c:	f04f 32ff 	mov.w	r2, #4294967295
 800d070:	40da      	lsrs	r2, r3
 800d072:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d076:	4013      	ands	r3, r2
 800d078:	f846 3c04 	str.w	r3, [r6, #-4]
 800d07c:	e7d2      	b.n	800d024 <__hexnan+0xd4>
 800d07e:	3f04      	subs	r7, #4
 800d080:	e7d0      	b.n	800d024 <__hexnan+0xd4>
 800d082:	2004      	movs	r0, #4
 800d084:	e7d5      	b.n	800d032 <__hexnan+0xe2>

0800d086 <__ascii_mbtowc>:
 800d086:	b082      	sub	sp, #8
 800d088:	b901      	cbnz	r1, 800d08c <__ascii_mbtowc+0x6>
 800d08a:	a901      	add	r1, sp, #4
 800d08c:	b142      	cbz	r2, 800d0a0 <__ascii_mbtowc+0x1a>
 800d08e:	b14b      	cbz	r3, 800d0a4 <__ascii_mbtowc+0x1e>
 800d090:	7813      	ldrb	r3, [r2, #0]
 800d092:	600b      	str	r3, [r1, #0]
 800d094:	7812      	ldrb	r2, [r2, #0]
 800d096:	1e10      	subs	r0, r2, #0
 800d098:	bf18      	it	ne
 800d09a:	2001      	movne	r0, #1
 800d09c:	b002      	add	sp, #8
 800d09e:	4770      	bx	lr
 800d0a0:	4610      	mov	r0, r2
 800d0a2:	e7fb      	b.n	800d09c <__ascii_mbtowc+0x16>
 800d0a4:	f06f 0001 	mvn.w	r0, #1
 800d0a8:	e7f8      	b.n	800d09c <__ascii_mbtowc+0x16>

0800d0aa <_realloc_r>:
 800d0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ae:	4607      	mov	r7, r0
 800d0b0:	4614      	mov	r4, r2
 800d0b2:	460d      	mov	r5, r1
 800d0b4:	b921      	cbnz	r1, 800d0c0 <_realloc_r+0x16>
 800d0b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ba:	4611      	mov	r1, r2
 800d0bc:	f7fd bae8 	b.w	800a690 <_malloc_r>
 800d0c0:	b92a      	cbnz	r2, 800d0ce <_realloc_r+0x24>
 800d0c2:	f7fd fa71 	bl	800a5a8 <_free_r>
 800d0c6:	4625      	mov	r5, r4
 800d0c8:	4628      	mov	r0, r5
 800d0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0ce:	f000 fab1 	bl	800d634 <_malloc_usable_size_r>
 800d0d2:	4284      	cmp	r4, r0
 800d0d4:	4606      	mov	r6, r0
 800d0d6:	d802      	bhi.n	800d0de <_realloc_r+0x34>
 800d0d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0dc:	d8f4      	bhi.n	800d0c8 <_realloc_r+0x1e>
 800d0de:	4621      	mov	r1, r4
 800d0e0:	4638      	mov	r0, r7
 800d0e2:	f7fd fad5 	bl	800a690 <_malloc_r>
 800d0e6:	4680      	mov	r8, r0
 800d0e8:	b908      	cbnz	r0, 800d0ee <_realloc_r+0x44>
 800d0ea:	4645      	mov	r5, r8
 800d0ec:	e7ec      	b.n	800d0c8 <_realloc_r+0x1e>
 800d0ee:	42b4      	cmp	r4, r6
 800d0f0:	4622      	mov	r2, r4
 800d0f2:	4629      	mov	r1, r5
 800d0f4:	bf28      	it	cs
 800d0f6:	4632      	movcs	r2, r6
 800d0f8:	f7fc fbc9 	bl	800988e <memcpy>
 800d0fc:	4629      	mov	r1, r5
 800d0fe:	4638      	mov	r0, r7
 800d100:	f7fd fa52 	bl	800a5a8 <_free_r>
 800d104:	e7f1      	b.n	800d0ea <_realloc_r+0x40>
	...

0800d108 <_strtoul_l.isra.0>:
 800d108:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d10c:	4e34      	ldr	r6, [pc, #208]	@ (800d1e0 <_strtoul_l.isra.0+0xd8>)
 800d10e:	4686      	mov	lr, r0
 800d110:	460d      	mov	r5, r1
 800d112:	4628      	mov	r0, r5
 800d114:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d118:	5d37      	ldrb	r7, [r6, r4]
 800d11a:	f017 0708 	ands.w	r7, r7, #8
 800d11e:	d1f8      	bne.n	800d112 <_strtoul_l.isra.0+0xa>
 800d120:	2c2d      	cmp	r4, #45	@ 0x2d
 800d122:	d110      	bne.n	800d146 <_strtoul_l.isra.0+0x3e>
 800d124:	782c      	ldrb	r4, [r5, #0]
 800d126:	2701      	movs	r7, #1
 800d128:	1c85      	adds	r5, r0, #2
 800d12a:	f033 0010 	bics.w	r0, r3, #16
 800d12e:	d115      	bne.n	800d15c <_strtoul_l.isra.0+0x54>
 800d130:	2c30      	cmp	r4, #48	@ 0x30
 800d132:	d10d      	bne.n	800d150 <_strtoul_l.isra.0+0x48>
 800d134:	7828      	ldrb	r0, [r5, #0]
 800d136:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d13a:	2858      	cmp	r0, #88	@ 0x58
 800d13c:	d108      	bne.n	800d150 <_strtoul_l.isra.0+0x48>
 800d13e:	786c      	ldrb	r4, [r5, #1]
 800d140:	3502      	adds	r5, #2
 800d142:	2310      	movs	r3, #16
 800d144:	e00a      	b.n	800d15c <_strtoul_l.isra.0+0x54>
 800d146:	2c2b      	cmp	r4, #43	@ 0x2b
 800d148:	bf04      	itt	eq
 800d14a:	782c      	ldrbeq	r4, [r5, #0]
 800d14c:	1c85      	addeq	r5, r0, #2
 800d14e:	e7ec      	b.n	800d12a <_strtoul_l.isra.0+0x22>
 800d150:	2b00      	cmp	r3, #0
 800d152:	d1f6      	bne.n	800d142 <_strtoul_l.isra.0+0x3a>
 800d154:	2c30      	cmp	r4, #48	@ 0x30
 800d156:	bf14      	ite	ne
 800d158:	230a      	movne	r3, #10
 800d15a:	2308      	moveq	r3, #8
 800d15c:	f04f 38ff 	mov.w	r8, #4294967295
 800d160:	2600      	movs	r6, #0
 800d162:	fbb8 f8f3 	udiv	r8, r8, r3
 800d166:	fb03 f908 	mul.w	r9, r3, r8
 800d16a:	ea6f 0909 	mvn.w	r9, r9
 800d16e:	4630      	mov	r0, r6
 800d170:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d174:	f1bc 0f09 	cmp.w	ip, #9
 800d178:	d810      	bhi.n	800d19c <_strtoul_l.isra.0+0x94>
 800d17a:	4664      	mov	r4, ip
 800d17c:	42a3      	cmp	r3, r4
 800d17e:	dd1e      	ble.n	800d1be <_strtoul_l.isra.0+0xb6>
 800d180:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d184:	d007      	beq.n	800d196 <_strtoul_l.isra.0+0x8e>
 800d186:	4580      	cmp	r8, r0
 800d188:	d316      	bcc.n	800d1b8 <_strtoul_l.isra.0+0xb0>
 800d18a:	d101      	bne.n	800d190 <_strtoul_l.isra.0+0x88>
 800d18c:	45a1      	cmp	r9, r4
 800d18e:	db13      	blt.n	800d1b8 <_strtoul_l.isra.0+0xb0>
 800d190:	fb00 4003 	mla	r0, r0, r3, r4
 800d194:	2601      	movs	r6, #1
 800d196:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d19a:	e7e9      	b.n	800d170 <_strtoul_l.isra.0+0x68>
 800d19c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d1a0:	f1bc 0f19 	cmp.w	ip, #25
 800d1a4:	d801      	bhi.n	800d1aa <_strtoul_l.isra.0+0xa2>
 800d1a6:	3c37      	subs	r4, #55	@ 0x37
 800d1a8:	e7e8      	b.n	800d17c <_strtoul_l.isra.0+0x74>
 800d1aa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d1ae:	f1bc 0f19 	cmp.w	ip, #25
 800d1b2:	d804      	bhi.n	800d1be <_strtoul_l.isra.0+0xb6>
 800d1b4:	3c57      	subs	r4, #87	@ 0x57
 800d1b6:	e7e1      	b.n	800d17c <_strtoul_l.isra.0+0x74>
 800d1b8:	f04f 36ff 	mov.w	r6, #4294967295
 800d1bc:	e7eb      	b.n	800d196 <_strtoul_l.isra.0+0x8e>
 800d1be:	1c73      	adds	r3, r6, #1
 800d1c0:	d106      	bne.n	800d1d0 <_strtoul_l.isra.0+0xc8>
 800d1c2:	2322      	movs	r3, #34	@ 0x22
 800d1c4:	f8ce 3000 	str.w	r3, [lr]
 800d1c8:	4630      	mov	r0, r6
 800d1ca:	b932      	cbnz	r2, 800d1da <_strtoul_l.isra.0+0xd2>
 800d1cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1d0:	b107      	cbz	r7, 800d1d4 <_strtoul_l.isra.0+0xcc>
 800d1d2:	4240      	negs	r0, r0
 800d1d4:	2a00      	cmp	r2, #0
 800d1d6:	d0f9      	beq.n	800d1cc <_strtoul_l.isra.0+0xc4>
 800d1d8:	b106      	cbz	r6, 800d1dc <_strtoul_l.isra.0+0xd4>
 800d1da:	1e69      	subs	r1, r5, #1
 800d1dc:	6011      	str	r1, [r2, #0]
 800d1de:	e7f5      	b.n	800d1cc <_strtoul_l.isra.0+0xc4>
 800d1e0:	0800dc91 	.word	0x0800dc91

0800d1e4 <_strtoul_r>:
 800d1e4:	f7ff bf90 	b.w	800d108 <_strtoul_l.isra.0>

0800d1e8 <__ascii_wctomb>:
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	4608      	mov	r0, r1
 800d1ec:	b141      	cbz	r1, 800d200 <__ascii_wctomb+0x18>
 800d1ee:	2aff      	cmp	r2, #255	@ 0xff
 800d1f0:	d904      	bls.n	800d1fc <__ascii_wctomb+0x14>
 800d1f2:	228a      	movs	r2, #138	@ 0x8a
 800d1f4:	601a      	str	r2, [r3, #0]
 800d1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d1fa:	4770      	bx	lr
 800d1fc:	700a      	strb	r2, [r1, #0]
 800d1fe:	2001      	movs	r0, #1
 800d200:	4770      	bx	lr

0800d202 <__sfputc_r>:
 800d202:	6893      	ldr	r3, [r2, #8]
 800d204:	3b01      	subs	r3, #1
 800d206:	2b00      	cmp	r3, #0
 800d208:	b410      	push	{r4}
 800d20a:	6093      	str	r3, [r2, #8]
 800d20c:	da08      	bge.n	800d220 <__sfputc_r+0x1e>
 800d20e:	6994      	ldr	r4, [r2, #24]
 800d210:	42a3      	cmp	r3, r4
 800d212:	db01      	blt.n	800d218 <__sfputc_r+0x16>
 800d214:	290a      	cmp	r1, #10
 800d216:	d103      	bne.n	800d220 <__sfputc_r+0x1e>
 800d218:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d21c:	f000 b932 	b.w	800d484 <__swbuf_r>
 800d220:	6813      	ldr	r3, [r2, #0]
 800d222:	1c58      	adds	r0, r3, #1
 800d224:	6010      	str	r0, [r2, #0]
 800d226:	7019      	strb	r1, [r3, #0]
 800d228:	4608      	mov	r0, r1
 800d22a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d22e:	4770      	bx	lr

0800d230 <__sfputs_r>:
 800d230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	4614      	mov	r4, r2
 800d238:	18d5      	adds	r5, r2, r3
 800d23a:	42ac      	cmp	r4, r5
 800d23c:	d101      	bne.n	800d242 <__sfputs_r+0x12>
 800d23e:	2000      	movs	r0, #0
 800d240:	e007      	b.n	800d252 <__sfputs_r+0x22>
 800d242:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d246:	463a      	mov	r2, r7
 800d248:	4630      	mov	r0, r6
 800d24a:	f7ff ffda 	bl	800d202 <__sfputc_r>
 800d24e:	1c43      	adds	r3, r0, #1
 800d250:	d1f3      	bne.n	800d23a <__sfputs_r+0xa>
 800d252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d254 <_vfiprintf_r>:
 800d254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d258:	460d      	mov	r5, r1
 800d25a:	b09d      	sub	sp, #116	@ 0x74
 800d25c:	4614      	mov	r4, r2
 800d25e:	4698      	mov	r8, r3
 800d260:	4606      	mov	r6, r0
 800d262:	b118      	cbz	r0, 800d26c <_vfiprintf_r+0x18>
 800d264:	6a03      	ldr	r3, [r0, #32]
 800d266:	b90b      	cbnz	r3, 800d26c <_vfiprintf_r+0x18>
 800d268:	f7fc f930 	bl	80094cc <__sinit>
 800d26c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d26e:	07d9      	lsls	r1, r3, #31
 800d270:	d405      	bmi.n	800d27e <_vfiprintf_r+0x2a>
 800d272:	89ab      	ldrh	r3, [r5, #12]
 800d274:	059a      	lsls	r2, r3, #22
 800d276:	d402      	bmi.n	800d27e <_vfiprintf_r+0x2a>
 800d278:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d27a:	f7fc fb06 	bl	800988a <__retarget_lock_acquire_recursive>
 800d27e:	89ab      	ldrh	r3, [r5, #12]
 800d280:	071b      	lsls	r3, r3, #28
 800d282:	d501      	bpl.n	800d288 <_vfiprintf_r+0x34>
 800d284:	692b      	ldr	r3, [r5, #16]
 800d286:	b99b      	cbnz	r3, 800d2b0 <_vfiprintf_r+0x5c>
 800d288:	4629      	mov	r1, r5
 800d28a:	4630      	mov	r0, r6
 800d28c:	f000 f938 	bl	800d500 <__swsetup_r>
 800d290:	b170      	cbz	r0, 800d2b0 <_vfiprintf_r+0x5c>
 800d292:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d294:	07dc      	lsls	r4, r3, #31
 800d296:	d504      	bpl.n	800d2a2 <_vfiprintf_r+0x4e>
 800d298:	f04f 30ff 	mov.w	r0, #4294967295
 800d29c:	b01d      	add	sp, #116	@ 0x74
 800d29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2a2:	89ab      	ldrh	r3, [r5, #12]
 800d2a4:	0598      	lsls	r0, r3, #22
 800d2a6:	d4f7      	bmi.n	800d298 <_vfiprintf_r+0x44>
 800d2a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2aa:	f7fc faef 	bl	800988c <__retarget_lock_release_recursive>
 800d2ae:	e7f3      	b.n	800d298 <_vfiprintf_r+0x44>
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2b4:	2320      	movs	r3, #32
 800d2b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d2ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2be:	2330      	movs	r3, #48	@ 0x30
 800d2c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d470 <_vfiprintf_r+0x21c>
 800d2c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d2c8:	f04f 0901 	mov.w	r9, #1
 800d2cc:	4623      	mov	r3, r4
 800d2ce:	469a      	mov	sl, r3
 800d2d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2d4:	b10a      	cbz	r2, 800d2da <_vfiprintf_r+0x86>
 800d2d6:	2a25      	cmp	r2, #37	@ 0x25
 800d2d8:	d1f9      	bne.n	800d2ce <_vfiprintf_r+0x7a>
 800d2da:	ebba 0b04 	subs.w	fp, sl, r4
 800d2de:	d00b      	beq.n	800d2f8 <_vfiprintf_r+0xa4>
 800d2e0:	465b      	mov	r3, fp
 800d2e2:	4622      	mov	r2, r4
 800d2e4:	4629      	mov	r1, r5
 800d2e6:	4630      	mov	r0, r6
 800d2e8:	f7ff ffa2 	bl	800d230 <__sfputs_r>
 800d2ec:	3001      	adds	r0, #1
 800d2ee:	f000 80a7 	beq.w	800d440 <_vfiprintf_r+0x1ec>
 800d2f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d2f4:	445a      	add	r2, fp
 800d2f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f000 809f 	beq.w	800d440 <_vfiprintf_r+0x1ec>
 800d302:	2300      	movs	r3, #0
 800d304:	f04f 32ff 	mov.w	r2, #4294967295
 800d308:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d30c:	f10a 0a01 	add.w	sl, sl, #1
 800d310:	9304      	str	r3, [sp, #16]
 800d312:	9307      	str	r3, [sp, #28]
 800d314:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d318:	931a      	str	r3, [sp, #104]	@ 0x68
 800d31a:	4654      	mov	r4, sl
 800d31c:	2205      	movs	r2, #5
 800d31e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d322:	4853      	ldr	r0, [pc, #332]	@ (800d470 <_vfiprintf_r+0x21c>)
 800d324:	f7f2 ff64 	bl	80001f0 <memchr>
 800d328:	9a04      	ldr	r2, [sp, #16]
 800d32a:	b9d8      	cbnz	r0, 800d364 <_vfiprintf_r+0x110>
 800d32c:	06d1      	lsls	r1, r2, #27
 800d32e:	bf44      	itt	mi
 800d330:	2320      	movmi	r3, #32
 800d332:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d336:	0713      	lsls	r3, r2, #28
 800d338:	bf44      	itt	mi
 800d33a:	232b      	movmi	r3, #43	@ 0x2b
 800d33c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d340:	f89a 3000 	ldrb.w	r3, [sl]
 800d344:	2b2a      	cmp	r3, #42	@ 0x2a
 800d346:	d015      	beq.n	800d374 <_vfiprintf_r+0x120>
 800d348:	9a07      	ldr	r2, [sp, #28]
 800d34a:	4654      	mov	r4, sl
 800d34c:	2000      	movs	r0, #0
 800d34e:	f04f 0c0a 	mov.w	ip, #10
 800d352:	4621      	mov	r1, r4
 800d354:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d358:	3b30      	subs	r3, #48	@ 0x30
 800d35a:	2b09      	cmp	r3, #9
 800d35c:	d94b      	bls.n	800d3f6 <_vfiprintf_r+0x1a2>
 800d35e:	b1b0      	cbz	r0, 800d38e <_vfiprintf_r+0x13a>
 800d360:	9207      	str	r2, [sp, #28]
 800d362:	e014      	b.n	800d38e <_vfiprintf_r+0x13a>
 800d364:	eba0 0308 	sub.w	r3, r0, r8
 800d368:	fa09 f303 	lsl.w	r3, r9, r3
 800d36c:	4313      	orrs	r3, r2
 800d36e:	9304      	str	r3, [sp, #16]
 800d370:	46a2      	mov	sl, r4
 800d372:	e7d2      	b.n	800d31a <_vfiprintf_r+0xc6>
 800d374:	9b03      	ldr	r3, [sp, #12]
 800d376:	1d19      	adds	r1, r3, #4
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	9103      	str	r1, [sp, #12]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	bfbb      	ittet	lt
 800d380:	425b      	neglt	r3, r3
 800d382:	f042 0202 	orrlt.w	r2, r2, #2
 800d386:	9307      	strge	r3, [sp, #28]
 800d388:	9307      	strlt	r3, [sp, #28]
 800d38a:	bfb8      	it	lt
 800d38c:	9204      	strlt	r2, [sp, #16]
 800d38e:	7823      	ldrb	r3, [r4, #0]
 800d390:	2b2e      	cmp	r3, #46	@ 0x2e
 800d392:	d10a      	bne.n	800d3aa <_vfiprintf_r+0x156>
 800d394:	7863      	ldrb	r3, [r4, #1]
 800d396:	2b2a      	cmp	r3, #42	@ 0x2a
 800d398:	d132      	bne.n	800d400 <_vfiprintf_r+0x1ac>
 800d39a:	9b03      	ldr	r3, [sp, #12]
 800d39c:	1d1a      	adds	r2, r3, #4
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	9203      	str	r2, [sp, #12]
 800d3a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d3a6:	3402      	adds	r4, #2
 800d3a8:	9305      	str	r3, [sp, #20]
 800d3aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d480 <_vfiprintf_r+0x22c>
 800d3ae:	7821      	ldrb	r1, [r4, #0]
 800d3b0:	2203      	movs	r2, #3
 800d3b2:	4650      	mov	r0, sl
 800d3b4:	f7f2 ff1c 	bl	80001f0 <memchr>
 800d3b8:	b138      	cbz	r0, 800d3ca <_vfiprintf_r+0x176>
 800d3ba:	9b04      	ldr	r3, [sp, #16]
 800d3bc:	eba0 000a 	sub.w	r0, r0, sl
 800d3c0:	2240      	movs	r2, #64	@ 0x40
 800d3c2:	4082      	lsls	r2, r0
 800d3c4:	4313      	orrs	r3, r2
 800d3c6:	3401      	adds	r4, #1
 800d3c8:	9304      	str	r3, [sp, #16]
 800d3ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3ce:	4829      	ldr	r0, [pc, #164]	@ (800d474 <_vfiprintf_r+0x220>)
 800d3d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3d4:	2206      	movs	r2, #6
 800d3d6:	f7f2 ff0b 	bl	80001f0 <memchr>
 800d3da:	2800      	cmp	r0, #0
 800d3dc:	d03f      	beq.n	800d45e <_vfiprintf_r+0x20a>
 800d3de:	4b26      	ldr	r3, [pc, #152]	@ (800d478 <_vfiprintf_r+0x224>)
 800d3e0:	bb1b      	cbnz	r3, 800d42a <_vfiprintf_r+0x1d6>
 800d3e2:	9b03      	ldr	r3, [sp, #12]
 800d3e4:	3307      	adds	r3, #7
 800d3e6:	f023 0307 	bic.w	r3, r3, #7
 800d3ea:	3308      	adds	r3, #8
 800d3ec:	9303      	str	r3, [sp, #12]
 800d3ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f0:	443b      	add	r3, r7
 800d3f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3f4:	e76a      	b.n	800d2cc <_vfiprintf_r+0x78>
 800d3f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d3fa:	460c      	mov	r4, r1
 800d3fc:	2001      	movs	r0, #1
 800d3fe:	e7a8      	b.n	800d352 <_vfiprintf_r+0xfe>
 800d400:	2300      	movs	r3, #0
 800d402:	3401      	adds	r4, #1
 800d404:	9305      	str	r3, [sp, #20]
 800d406:	4619      	mov	r1, r3
 800d408:	f04f 0c0a 	mov.w	ip, #10
 800d40c:	4620      	mov	r0, r4
 800d40e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d412:	3a30      	subs	r2, #48	@ 0x30
 800d414:	2a09      	cmp	r2, #9
 800d416:	d903      	bls.n	800d420 <_vfiprintf_r+0x1cc>
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d0c6      	beq.n	800d3aa <_vfiprintf_r+0x156>
 800d41c:	9105      	str	r1, [sp, #20]
 800d41e:	e7c4      	b.n	800d3aa <_vfiprintf_r+0x156>
 800d420:	fb0c 2101 	mla	r1, ip, r1, r2
 800d424:	4604      	mov	r4, r0
 800d426:	2301      	movs	r3, #1
 800d428:	e7f0      	b.n	800d40c <_vfiprintf_r+0x1b8>
 800d42a:	ab03      	add	r3, sp, #12
 800d42c:	9300      	str	r3, [sp, #0]
 800d42e:	462a      	mov	r2, r5
 800d430:	4b12      	ldr	r3, [pc, #72]	@ (800d47c <_vfiprintf_r+0x228>)
 800d432:	a904      	add	r1, sp, #16
 800d434:	4630      	mov	r0, r6
 800d436:	f7fb f9f9 	bl	800882c <_printf_float>
 800d43a:	4607      	mov	r7, r0
 800d43c:	1c78      	adds	r0, r7, #1
 800d43e:	d1d6      	bne.n	800d3ee <_vfiprintf_r+0x19a>
 800d440:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d442:	07d9      	lsls	r1, r3, #31
 800d444:	d405      	bmi.n	800d452 <_vfiprintf_r+0x1fe>
 800d446:	89ab      	ldrh	r3, [r5, #12]
 800d448:	059a      	lsls	r2, r3, #22
 800d44a:	d402      	bmi.n	800d452 <_vfiprintf_r+0x1fe>
 800d44c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d44e:	f7fc fa1d 	bl	800988c <__retarget_lock_release_recursive>
 800d452:	89ab      	ldrh	r3, [r5, #12]
 800d454:	065b      	lsls	r3, r3, #25
 800d456:	f53f af1f 	bmi.w	800d298 <_vfiprintf_r+0x44>
 800d45a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d45c:	e71e      	b.n	800d29c <_vfiprintf_r+0x48>
 800d45e:	ab03      	add	r3, sp, #12
 800d460:	9300      	str	r3, [sp, #0]
 800d462:	462a      	mov	r2, r5
 800d464:	4b05      	ldr	r3, [pc, #20]	@ (800d47c <_vfiprintf_r+0x228>)
 800d466:	a904      	add	r1, sp, #16
 800d468:	4630      	mov	r0, r6
 800d46a:	f7fb fc77 	bl	8008d5c <_printf_i>
 800d46e:	e7e4      	b.n	800d43a <_vfiprintf_r+0x1e6>
 800d470:	0800daa9 	.word	0x0800daa9
 800d474:	0800dab3 	.word	0x0800dab3
 800d478:	0800882d 	.word	0x0800882d
 800d47c:	0800d231 	.word	0x0800d231
 800d480:	0800daaf 	.word	0x0800daaf

0800d484 <__swbuf_r>:
 800d484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d486:	460e      	mov	r6, r1
 800d488:	4614      	mov	r4, r2
 800d48a:	4605      	mov	r5, r0
 800d48c:	b118      	cbz	r0, 800d496 <__swbuf_r+0x12>
 800d48e:	6a03      	ldr	r3, [r0, #32]
 800d490:	b90b      	cbnz	r3, 800d496 <__swbuf_r+0x12>
 800d492:	f7fc f81b 	bl	80094cc <__sinit>
 800d496:	69a3      	ldr	r3, [r4, #24]
 800d498:	60a3      	str	r3, [r4, #8]
 800d49a:	89a3      	ldrh	r3, [r4, #12]
 800d49c:	071a      	lsls	r2, r3, #28
 800d49e:	d501      	bpl.n	800d4a4 <__swbuf_r+0x20>
 800d4a0:	6923      	ldr	r3, [r4, #16]
 800d4a2:	b943      	cbnz	r3, 800d4b6 <__swbuf_r+0x32>
 800d4a4:	4621      	mov	r1, r4
 800d4a6:	4628      	mov	r0, r5
 800d4a8:	f000 f82a 	bl	800d500 <__swsetup_r>
 800d4ac:	b118      	cbz	r0, 800d4b6 <__swbuf_r+0x32>
 800d4ae:	f04f 37ff 	mov.w	r7, #4294967295
 800d4b2:	4638      	mov	r0, r7
 800d4b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4b6:	6823      	ldr	r3, [r4, #0]
 800d4b8:	6922      	ldr	r2, [r4, #16]
 800d4ba:	1a98      	subs	r0, r3, r2
 800d4bc:	6963      	ldr	r3, [r4, #20]
 800d4be:	b2f6      	uxtb	r6, r6
 800d4c0:	4283      	cmp	r3, r0
 800d4c2:	4637      	mov	r7, r6
 800d4c4:	dc05      	bgt.n	800d4d2 <__swbuf_r+0x4e>
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	4628      	mov	r0, r5
 800d4ca:	f7ff f995 	bl	800c7f8 <_fflush_r>
 800d4ce:	2800      	cmp	r0, #0
 800d4d0:	d1ed      	bne.n	800d4ae <__swbuf_r+0x2a>
 800d4d2:	68a3      	ldr	r3, [r4, #8]
 800d4d4:	3b01      	subs	r3, #1
 800d4d6:	60a3      	str	r3, [r4, #8]
 800d4d8:	6823      	ldr	r3, [r4, #0]
 800d4da:	1c5a      	adds	r2, r3, #1
 800d4dc:	6022      	str	r2, [r4, #0]
 800d4de:	701e      	strb	r6, [r3, #0]
 800d4e0:	6962      	ldr	r2, [r4, #20]
 800d4e2:	1c43      	adds	r3, r0, #1
 800d4e4:	429a      	cmp	r2, r3
 800d4e6:	d004      	beq.n	800d4f2 <__swbuf_r+0x6e>
 800d4e8:	89a3      	ldrh	r3, [r4, #12]
 800d4ea:	07db      	lsls	r3, r3, #31
 800d4ec:	d5e1      	bpl.n	800d4b2 <__swbuf_r+0x2e>
 800d4ee:	2e0a      	cmp	r6, #10
 800d4f0:	d1df      	bne.n	800d4b2 <__swbuf_r+0x2e>
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4628      	mov	r0, r5
 800d4f6:	f7ff f97f 	bl	800c7f8 <_fflush_r>
 800d4fa:	2800      	cmp	r0, #0
 800d4fc:	d0d9      	beq.n	800d4b2 <__swbuf_r+0x2e>
 800d4fe:	e7d6      	b.n	800d4ae <__swbuf_r+0x2a>

0800d500 <__swsetup_r>:
 800d500:	b538      	push	{r3, r4, r5, lr}
 800d502:	4b29      	ldr	r3, [pc, #164]	@ (800d5a8 <__swsetup_r+0xa8>)
 800d504:	4605      	mov	r5, r0
 800d506:	6818      	ldr	r0, [r3, #0]
 800d508:	460c      	mov	r4, r1
 800d50a:	b118      	cbz	r0, 800d514 <__swsetup_r+0x14>
 800d50c:	6a03      	ldr	r3, [r0, #32]
 800d50e:	b90b      	cbnz	r3, 800d514 <__swsetup_r+0x14>
 800d510:	f7fb ffdc 	bl	80094cc <__sinit>
 800d514:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d518:	0719      	lsls	r1, r3, #28
 800d51a:	d422      	bmi.n	800d562 <__swsetup_r+0x62>
 800d51c:	06da      	lsls	r2, r3, #27
 800d51e:	d407      	bmi.n	800d530 <__swsetup_r+0x30>
 800d520:	2209      	movs	r2, #9
 800d522:	602a      	str	r2, [r5, #0]
 800d524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d528:	81a3      	strh	r3, [r4, #12]
 800d52a:	f04f 30ff 	mov.w	r0, #4294967295
 800d52e:	e033      	b.n	800d598 <__swsetup_r+0x98>
 800d530:	0758      	lsls	r0, r3, #29
 800d532:	d512      	bpl.n	800d55a <__swsetup_r+0x5a>
 800d534:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d536:	b141      	cbz	r1, 800d54a <__swsetup_r+0x4a>
 800d538:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d53c:	4299      	cmp	r1, r3
 800d53e:	d002      	beq.n	800d546 <__swsetup_r+0x46>
 800d540:	4628      	mov	r0, r5
 800d542:	f7fd f831 	bl	800a5a8 <_free_r>
 800d546:	2300      	movs	r3, #0
 800d548:	6363      	str	r3, [r4, #52]	@ 0x34
 800d54a:	89a3      	ldrh	r3, [r4, #12]
 800d54c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d550:	81a3      	strh	r3, [r4, #12]
 800d552:	2300      	movs	r3, #0
 800d554:	6063      	str	r3, [r4, #4]
 800d556:	6923      	ldr	r3, [r4, #16]
 800d558:	6023      	str	r3, [r4, #0]
 800d55a:	89a3      	ldrh	r3, [r4, #12]
 800d55c:	f043 0308 	orr.w	r3, r3, #8
 800d560:	81a3      	strh	r3, [r4, #12]
 800d562:	6923      	ldr	r3, [r4, #16]
 800d564:	b94b      	cbnz	r3, 800d57a <__swsetup_r+0x7a>
 800d566:	89a3      	ldrh	r3, [r4, #12]
 800d568:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d56c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d570:	d003      	beq.n	800d57a <__swsetup_r+0x7a>
 800d572:	4621      	mov	r1, r4
 800d574:	4628      	mov	r0, r5
 800d576:	f000 f88b 	bl	800d690 <__smakebuf_r>
 800d57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d57e:	f013 0201 	ands.w	r2, r3, #1
 800d582:	d00a      	beq.n	800d59a <__swsetup_r+0x9a>
 800d584:	2200      	movs	r2, #0
 800d586:	60a2      	str	r2, [r4, #8]
 800d588:	6962      	ldr	r2, [r4, #20]
 800d58a:	4252      	negs	r2, r2
 800d58c:	61a2      	str	r2, [r4, #24]
 800d58e:	6922      	ldr	r2, [r4, #16]
 800d590:	b942      	cbnz	r2, 800d5a4 <__swsetup_r+0xa4>
 800d592:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d596:	d1c5      	bne.n	800d524 <__swsetup_r+0x24>
 800d598:	bd38      	pop	{r3, r4, r5, pc}
 800d59a:	0799      	lsls	r1, r3, #30
 800d59c:	bf58      	it	pl
 800d59e:	6962      	ldrpl	r2, [r4, #20]
 800d5a0:	60a2      	str	r2, [r4, #8]
 800d5a2:	e7f4      	b.n	800d58e <__swsetup_r+0x8e>
 800d5a4:	2000      	movs	r0, #0
 800d5a6:	e7f7      	b.n	800d598 <__swsetup_r+0x98>
 800d5a8:	20000038 	.word	0x20000038

0800d5ac <_raise_r>:
 800d5ac:	291f      	cmp	r1, #31
 800d5ae:	b538      	push	{r3, r4, r5, lr}
 800d5b0:	4605      	mov	r5, r0
 800d5b2:	460c      	mov	r4, r1
 800d5b4:	d904      	bls.n	800d5c0 <_raise_r+0x14>
 800d5b6:	2316      	movs	r3, #22
 800d5b8:	6003      	str	r3, [r0, #0]
 800d5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800d5be:	bd38      	pop	{r3, r4, r5, pc}
 800d5c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d5c2:	b112      	cbz	r2, 800d5ca <_raise_r+0x1e>
 800d5c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d5c8:	b94b      	cbnz	r3, 800d5de <_raise_r+0x32>
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	f000 f830 	bl	800d630 <_getpid_r>
 800d5d0:	4622      	mov	r2, r4
 800d5d2:	4601      	mov	r1, r0
 800d5d4:	4628      	mov	r0, r5
 800d5d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5da:	f000 b817 	b.w	800d60c <_kill_r>
 800d5de:	2b01      	cmp	r3, #1
 800d5e0:	d00a      	beq.n	800d5f8 <_raise_r+0x4c>
 800d5e2:	1c59      	adds	r1, r3, #1
 800d5e4:	d103      	bne.n	800d5ee <_raise_r+0x42>
 800d5e6:	2316      	movs	r3, #22
 800d5e8:	6003      	str	r3, [r0, #0]
 800d5ea:	2001      	movs	r0, #1
 800d5ec:	e7e7      	b.n	800d5be <_raise_r+0x12>
 800d5ee:	2100      	movs	r1, #0
 800d5f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	4798      	blx	r3
 800d5f8:	2000      	movs	r0, #0
 800d5fa:	e7e0      	b.n	800d5be <_raise_r+0x12>

0800d5fc <raise>:
 800d5fc:	4b02      	ldr	r3, [pc, #8]	@ (800d608 <raise+0xc>)
 800d5fe:	4601      	mov	r1, r0
 800d600:	6818      	ldr	r0, [r3, #0]
 800d602:	f7ff bfd3 	b.w	800d5ac <_raise_r>
 800d606:	bf00      	nop
 800d608:	20000038 	.word	0x20000038

0800d60c <_kill_r>:
 800d60c:	b538      	push	{r3, r4, r5, lr}
 800d60e:	4d07      	ldr	r5, [pc, #28]	@ (800d62c <_kill_r+0x20>)
 800d610:	2300      	movs	r3, #0
 800d612:	4604      	mov	r4, r0
 800d614:	4608      	mov	r0, r1
 800d616:	4611      	mov	r1, r2
 800d618:	602b      	str	r3, [r5, #0]
 800d61a:	f7f6 fb75 	bl	8003d08 <_kill>
 800d61e:	1c43      	adds	r3, r0, #1
 800d620:	d102      	bne.n	800d628 <_kill_r+0x1c>
 800d622:	682b      	ldr	r3, [r5, #0]
 800d624:	b103      	cbz	r3, 800d628 <_kill_r+0x1c>
 800d626:	6023      	str	r3, [r4, #0]
 800d628:	bd38      	pop	{r3, r4, r5, pc}
 800d62a:	bf00      	nop
 800d62c:	20001fa4 	.word	0x20001fa4

0800d630 <_getpid_r>:
 800d630:	f7f6 bb62 	b.w	8003cf8 <_getpid>

0800d634 <_malloc_usable_size_r>:
 800d634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d638:	1f18      	subs	r0, r3, #4
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	bfbc      	itt	lt
 800d63e:	580b      	ldrlt	r3, [r1, r0]
 800d640:	18c0      	addlt	r0, r0, r3
 800d642:	4770      	bx	lr

0800d644 <__swhatbuf_r>:
 800d644:	b570      	push	{r4, r5, r6, lr}
 800d646:	460c      	mov	r4, r1
 800d648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d64c:	2900      	cmp	r1, #0
 800d64e:	b096      	sub	sp, #88	@ 0x58
 800d650:	4615      	mov	r5, r2
 800d652:	461e      	mov	r6, r3
 800d654:	da0d      	bge.n	800d672 <__swhatbuf_r+0x2e>
 800d656:	89a3      	ldrh	r3, [r4, #12]
 800d658:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d65c:	f04f 0100 	mov.w	r1, #0
 800d660:	bf14      	ite	ne
 800d662:	2340      	movne	r3, #64	@ 0x40
 800d664:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d668:	2000      	movs	r0, #0
 800d66a:	6031      	str	r1, [r6, #0]
 800d66c:	602b      	str	r3, [r5, #0]
 800d66e:	b016      	add	sp, #88	@ 0x58
 800d670:	bd70      	pop	{r4, r5, r6, pc}
 800d672:	466a      	mov	r2, sp
 800d674:	f000 f848 	bl	800d708 <_fstat_r>
 800d678:	2800      	cmp	r0, #0
 800d67a:	dbec      	blt.n	800d656 <__swhatbuf_r+0x12>
 800d67c:	9901      	ldr	r1, [sp, #4]
 800d67e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d682:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d686:	4259      	negs	r1, r3
 800d688:	4159      	adcs	r1, r3
 800d68a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d68e:	e7eb      	b.n	800d668 <__swhatbuf_r+0x24>

0800d690 <__smakebuf_r>:
 800d690:	898b      	ldrh	r3, [r1, #12]
 800d692:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d694:	079d      	lsls	r5, r3, #30
 800d696:	4606      	mov	r6, r0
 800d698:	460c      	mov	r4, r1
 800d69a:	d507      	bpl.n	800d6ac <__smakebuf_r+0x1c>
 800d69c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d6a0:	6023      	str	r3, [r4, #0]
 800d6a2:	6123      	str	r3, [r4, #16]
 800d6a4:	2301      	movs	r3, #1
 800d6a6:	6163      	str	r3, [r4, #20]
 800d6a8:	b003      	add	sp, #12
 800d6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6ac:	ab01      	add	r3, sp, #4
 800d6ae:	466a      	mov	r2, sp
 800d6b0:	f7ff ffc8 	bl	800d644 <__swhatbuf_r>
 800d6b4:	9f00      	ldr	r7, [sp, #0]
 800d6b6:	4605      	mov	r5, r0
 800d6b8:	4639      	mov	r1, r7
 800d6ba:	4630      	mov	r0, r6
 800d6bc:	f7fc ffe8 	bl	800a690 <_malloc_r>
 800d6c0:	b948      	cbnz	r0, 800d6d6 <__smakebuf_r+0x46>
 800d6c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6c6:	059a      	lsls	r2, r3, #22
 800d6c8:	d4ee      	bmi.n	800d6a8 <__smakebuf_r+0x18>
 800d6ca:	f023 0303 	bic.w	r3, r3, #3
 800d6ce:	f043 0302 	orr.w	r3, r3, #2
 800d6d2:	81a3      	strh	r3, [r4, #12]
 800d6d4:	e7e2      	b.n	800d69c <__smakebuf_r+0xc>
 800d6d6:	89a3      	ldrh	r3, [r4, #12]
 800d6d8:	6020      	str	r0, [r4, #0]
 800d6da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6de:	81a3      	strh	r3, [r4, #12]
 800d6e0:	9b01      	ldr	r3, [sp, #4]
 800d6e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d6e6:	b15b      	cbz	r3, 800d700 <__smakebuf_r+0x70>
 800d6e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6ec:	4630      	mov	r0, r6
 800d6ee:	f000 f81d 	bl	800d72c <_isatty_r>
 800d6f2:	b128      	cbz	r0, 800d700 <__smakebuf_r+0x70>
 800d6f4:	89a3      	ldrh	r3, [r4, #12]
 800d6f6:	f023 0303 	bic.w	r3, r3, #3
 800d6fa:	f043 0301 	orr.w	r3, r3, #1
 800d6fe:	81a3      	strh	r3, [r4, #12]
 800d700:	89a3      	ldrh	r3, [r4, #12]
 800d702:	431d      	orrs	r5, r3
 800d704:	81a5      	strh	r5, [r4, #12]
 800d706:	e7cf      	b.n	800d6a8 <__smakebuf_r+0x18>

0800d708 <_fstat_r>:
 800d708:	b538      	push	{r3, r4, r5, lr}
 800d70a:	4d07      	ldr	r5, [pc, #28]	@ (800d728 <_fstat_r+0x20>)
 800d70c:	2300      	movs	r3, #0
 800d70e:	4604      	mov	r4, r0
 800d710:	4608      	mov	r0, r1
 800d712:	4611      	mov	r1, r2
 800d714:	602b      	str	r3, [r5, #0]
 800d716:	f7f6 fb57 	bl	8003dc8 <_fstat>
 800d71a:	1c43      	adds	r3, r0, #1
 800d71c:	d102      	bne.n	800d724 <_fstat_r+0x1c>
 800d71e:	682b      	ldr	r3, [r5, #0]
 800d720:	b103      	cbz	r3, 800d724 <_fstat_r+0x1c>
 800d722:	6023      	str	r3, [r4, #0]
 800d724:	bd38      	pop	{r3, r4, r5, pc}
 800d726:	bf00      	nop
 800d728:	20001fa4 	.word	0x20001fa4

0800d72c <_isatty_r>:
 800d72c:	b538      	push	{r3, r4, r5, lr}
 800d72e:	4d06      	ldr	r5, [pc, #24]	@ (800d748 <_isatty_r+0x1c>)
 800d730:	2300      	movs	r3, #0
 800d732:	4604      	mov	r4, r0
 800d734:	4608      	mov	r0, r1
 800d736:	602b      	str	r3, [r5, #0]
 800d738:	f7f6 fb56 	bl	8003de8 <_isatty>
 800d73c:	1c43      	adds	r3, r0, #1
 800d73e:	d102      	bne.n	800d746 <_isatty_r+0x1a>
 800d740:	682b      	ldr	r3, [r5, #0]
 800d742:	b103      	cbz	r3, 800d746 <_isatty_r+0x1a>
 800d744:	6023      	str	r3, [r4, #0]
 800d746:	bd38      	pop	{r3, r4, r5, pc}
 800d748:	20001fa4 	.word	0x20001fa4

0800d74c <_init>:
 800d74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d74e:	bf00      	nop
 800d750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d752:	bc08      	pop	{r3}
 800d754:	469e      	mov	lr, r3
 800d756:	4770      	bx	lr

0800d758 <_fini>:
 800d758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d75a:	bf00      	nop
 800d75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d75e:	bc08      	pop	{r3}
 800d760:	469e      	mov	lr, r3
 800d762:	4770      	bx	lr
