

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Sun Dec  9 19:58:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.858|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1451319|  1451319|  1451319|  1451319|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1451318|  1451318|      1609|          -|          -|   902|    no    |
        | + loop_width  |     1606|     1606|         6|          1|          1|  1602|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond388_i)
	6  / (!exitcond388_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str338, i32 0, i32 0, [1 x i8]* @p_str339, [1 x i8]* @p_str340, [1 x i8]* @p_str341, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str342, [1 x i8]* @p_str343)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str352, i32 0, i32 0, [1 x i8]* @p_str353, [1 x i8]* @p_str354, [1 x i8]* @p_str355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str356, [1 x i8]* @p_str357)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1600 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1600 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1600 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 35 'sext' 'OP2_V_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 36 'sext' 'OP2_V_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 37 'sext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 38 'zext' 'OP2_V_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 39 'sext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 40 'zext' 'OP2_V_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_cast = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 43 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.70ns)   --->   "%exitcond389_i = icmp eq i10 %t_V, -122" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 44 'icmp' 'exitcond389_i' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 902, i64 902, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %"filter<0, 0, ap_int<8>, int, 900, 1600, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 48 'specloopname' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%tmp_s = icmp ult i10 %t_V, -124" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 50 'icmp' 'tmp_s' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%tmp_375_0_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 51 'xor' 'tmp_375_0_not' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_51 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 52 'partselect' 'tmp_51' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%icmp = icmp ne i9 %tmp_51, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 53 'icmp' 'icmp' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.70ns)   --->   "%tmp_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 54 'icmp' 'tmp_2' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%tmp_419_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 55 'icmp' 'tmp_419_1' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%tmp_3 = icmp ugt i10 %t_V, -124" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 56 'icmp' 'tmp_3' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 57 'trunc' 'tmp_52' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.12ns)   --->   "%tmp_7 = add i11 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 58 'add' 'tmp_7' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%tmp_39_cast = add i2 -1, %tmp_52" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 59 'add' 'tmp_39_cast' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_7, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 60 'bitselect' 'tmp_53' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%rev = xor i1 %tmp_53, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 61 'xor' 'rev' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.81ns)   --->   "%tmp_10 = icmp slt i11 %tmp_7, 900" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 62 'icmp' 'tmp_10' <Predicate = (!exitcond389_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%or_cond_i424_i = and i1 %tmp_10, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 63 'and' 'or_cond_i424_i' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_7, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 64 'bitselect' 'tmp_54' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.12ns)   --->   "%p_assign_7 = sub i11 1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 65 'sub' 'p_assign_7' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.90ns)   --->   "%p_p2_i425_i = select i1 %tmp_54, i11 %p_assign_7, i11 %tmp_7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 66 'select' 'p_p2_i425_i' <Predicate = (!exitcond389_i)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 67 'trunc' 'tmp_55' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.81ns)   --->   "%tmp_13 = icmp slt i11 %p_p2_i425_i, 900" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 68 'icmp' 'tmp_13' <Predicate = (!exitcond389_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%p_assign_8 = sub i2 -2, %tmp_55" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 69 'sub' 'p_assign_8' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.12ns)   --->   "%p_assign_6_1 = add i11 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 70 'add' 'p_assign_6_1' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 71 'bitselect' 'tmp_56' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 72 'bitselect' 'tmp_57' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 73 'trunc' 'tmp_58' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.12ns)   --->   "%p_assign_6_2 = add i11 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 74 'add' 'p_assign_6_2' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 75 'bitselect' 'tmp_59' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'bitselect' 'tmp_60' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_61 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'trunc' 'tmp_61' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%p_p2_i425_i_p_assign_8 = select i1 %tmp_13, i2 %tmp_55, i2 %p_assign_8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'select' 'p_p2_i425_i_p_assign_8' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%y_1 = select i1 %or_cond_i424_i, i2 %tmp_39_cast, i2 %p_p2_i425_i_p_assign_8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'select' 'y_1' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_t = xor i2 %y_1, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'xor' 'row_assign_10_0_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_27 = xor i2 %tmp_52, -2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'xor' 'tmp_27' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%tmp_62 = sub i2 -2, %tmp_58" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'sub' 'tmp_62' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_63 = trunc i11 %p_assign_6_1 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 83 'trunc' 'tmp_63' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_36 = select i1 %tmp_57, i2 %tmp_62, i2 %tmp_63" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'select' 'tmp_36' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_29 = select i1 %tmp_56, i2 %tmp_36, i2 %tmp_27" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'select' 'tmp_29' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_1_t = xor i2 %tmp_29, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'xor' 'row_assign_10_1_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%tmp_31 = add i2 1, %tmp_52" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 87 'add' 'tmp_31' <Predicate = (!exitcond389_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_64 = xor i2 %tmp_61, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'xor' 'tmp_64' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_65 = trunc i11 %p_assign_6_2 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'trunc' 'tmp_65' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_37 = select i1 %tmp_60, i2 %tmp_64, i2 %tmp_65" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'select' 'tmp_37' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_33 = select i1 %tmp_59, i2 %tmp_37, i2 %tmp_31" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'select' 'tmp_33' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_2_t = xor i2 %tmp_33, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'xor' 'row_assign_10_2_t' <Predicate = (!exitcond389_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'br' <Predicate = (!exitcond389_i)> <Delay = 1.66>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 94 'ret' <Predicate = (exitcond389_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge413.i ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.81ns)   --->   "%exitcond388_i = icmp eq i11 %t_V_2, -446" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'icmp' 'exitcond388_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_66 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'partselect' 'tmp_66' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.70ns)   --->   "%icmp2 = icmp ne i10 %tmp_66, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'icmp' 'icmp2' <Predicate = (!exitcond388_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.12ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!exitcond388_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'sext' 'ImagLoc_x_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'bitselect' 'tmp_67' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev2 = xor i1 %tmp_67, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'xor' 'rev2' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.92ns)   --->   "%tmp_18 = icmp slt i12 %ImagLoc_x, 1600" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'icmp' 'tmp_18' <Predicate = (!exitcond388_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_18, %rev2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'and' 'or_cond_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'bitselect' 'tmp_68' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.12ns)   --->   "%p_assign_1 = sub i12 1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond388_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.68ns)   --->   "%p_p2_i_i = select i1 %tmp_68, i12 %p_assign_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'select' 'p_p2_i_i' <Predicate = (!exitcond388_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast1 = sext i12 %p_p2_i_i to i14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'sext' 'p_p2_i_i_cast1' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.92ns)   --->   "%tmp_20 = icmp slt i12 %p_p2_i_i, 1600" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'icmp' 'tmp_20' <Predicate = (!exitcond388_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (2.13ns)   --->   "%p_assign_2 = sub i13 3198, %p_p2_i_i_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'sub' 'p_assign_2' <Predicate = (!exitcond388_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast, i13 %p_assign_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'select' 'p_assign_3' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i13 %p_assign_3 to i14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'zext' 'sel_tmp_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_18_not = xor i1 %tmp_18, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'xor' 'tmp_18_not' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_67, %tmp_18_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'or' 'sel_tmp7' <Predicate = (!exitcond388_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_20, %sel_tmp7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'and' 'sel_tmp8' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i14 %p_p2_i_i_cast1, i14 %sel_tmp_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'select' 'x' <Predicate = (!exitcond388_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'trunc' 'tmp_69' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_18, %tmp_375_0_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'or' 'brmerge' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'br' <Predicate = (!exitcond388_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.0", label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_419_1, label %"operator().exit466.i.1", label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.2", label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv"   --->   Operation 127 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader390.i.preheader.0, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 128 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 129 'and' 'or_cond_i' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i", label %._crit_edge413.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i14 %x to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'sext' 'col_assign_cast' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'zext' 'tmp_22' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1600 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 135 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1600 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 136 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1600 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 140 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1602, i64 1602, i64 0)"   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s"   --->   Operation 142 'load' 'right_border_buf_0_20' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14"   --->   Operation 143 'load' 'right_border_buf_0_21' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15"   --->   Operation 144 'load' 'right_border_buf_0_22' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16"   --->   Operation 145 'load' 'right_border_buf_0_23' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17"   --->   Operation 146 'load' 'right_border_buf_0_24' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'specregionbegin' 'tmp_11' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'specpipeline' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'specloopname' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 152 [1/1] (0.97ns)   --->   "%col_assign_3_t = xor i2 %tmp_69, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'xor' 'col_assign_3_t' <Predicate = (!exitcond388_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.78ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'mux' 'tmp_23' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.04ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_23" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond388_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 156 [1/1] (1.78ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'mux' 'tmp_24' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.04ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_24" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 158 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond388_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 159 [1/1] (1.78ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'mux' 'tmp_25' <Predicate = (!exitcond388_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.04ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_25" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (3.90ns)   --->   "%tmp_79 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'read' 'tmp_79' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 163 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_419_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_419_1)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'store' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'br' <Predicate = (!exitcond388_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'load' 'right_border_buf_0_25' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'load' 'right_border_buf_0_26' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 172 [1/1] (3.90ns)   --->   "%tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 172 'read' 'tmp_71' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %tmp_71, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'store' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 180 'br' <Predicate = (!exitcond388_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.78ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'mux' 'tmp_26' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_3, i8 %tmp_26, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'select' 'src_kernel_win_0_va_23' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.78ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'mux' 'tmp_30' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_3, i8 %tmp_30, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'select' 'src_kernel_win_0_va_24' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.78ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'mux' 'tmp_34' <Predicate = (!exitcond388_i & tmp_3)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_25 = select i1 %tmp_3, i8 %tmp_34, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'select' 'src_kernel_win_0_va_25' <Predicate = (!exitcond388_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'load' 'src_kernel_win_0_va_29' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'load' 'src_kernel_win_0_va_30' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'zext' 'OP1_V_0_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (2.11ns)   --->   "%r_V_8 = sub i9 0, %OP1_V_0_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'sub' 'r_V_8' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_463_0_cast = sext i9 %r_V_8 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'sext' 'tmp_463_0_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'zext' 'OP1_V_0_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.36ns)   --->   "%r_V_8_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'mul' 'r_V_8_0_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_463_0_1_cast = sext i10 %r_V_8_0_1 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 194 'sext' 'tmp_463_0_1_cast' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (3.82ns)   --->   "%p_Val2_89_0_1 = add i11 %tmp_463_0_cast, %tmp_463_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 195 'add' 'p_Val2_89_0_1' <Predicate = (!exitcond388_i & or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 196 'load' 'src_kernel_win_0_va_33' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 197 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.8>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 199 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 200 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 201 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 202 'zext' 'OP1_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.36ns)   --->   "%r_V_8_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 203 'mul' 'r_V_8_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_463_0_2_cast_cas = sext i10 %r_V_8_0_2 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 204 'sext' 'tmp_463_0_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.82ns)   --->   "%p_Val2_89_0_2 = add i11 %tmp_463_0_2_cast_cas, %p_Val2_89_0_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 205 'add' 'p_Val2_89_0_2' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%p_Val2_89_0_2_cast = sext i11 %p_Val2_89_0_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 206 'sext' 'p_Val2_89_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 207 'zext' 'OP1_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (4.37ns)   --->   "%r_V_8_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 208 'mul' 'r_V_8_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_463_1_cast_cast = sext i11 %r_V_8_1 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 209 'sext' 'tmp_463_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i11 %r_V_8_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 210 'trunc' 'tmp_72' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i11 %p_Val2_89_0_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 211 'trunc' 'tmp_73' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (2.12ns)   --->   "%p_Val2_89_1_1 = add i12 %tmp_463_1_cast_cast, %p_Val2_89_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 212 'add' 'p_Val2_89_1_1' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 213 'zext' 'OP1_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (4.37ns)   --->   "%r_V_8_1_2 = mul i12 %OP2_V_1_2_cast, %OP1_V_1_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'mul' 'r_V_8_1_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i12 %r_V_8_1_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'trunc' 'tmp_74' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38 = add i8 %tmp_73, %tmp_72" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'add' 'tmp_38' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'zext' 'OP1_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (4.37ns)   --->   "%r_V_8_2 = mul i10 %OP2_V_2_cast, %OP1_V_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'mul' 'r_V_8_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i10 %r_V_8_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'trunc' 'tmp_75' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'zext' 'OP1_V_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (4.37ns)   --->   "%r_V_8_2_1 = mul i11 %OP2_V_2_1_cast, %OP1_V_2_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'mul' 'r_V_8_2_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i11 %r_V_8_2_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'trunc' 'tmp_76' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_463_2_2_cast_cas = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'zext' 'tmp_463_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (2.12ns)   --->   "%tmp5 = add i10 %tmp_463_2_2_cast_cas, %r_V_8_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'sext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (2.12ns)   --->   "%tmp4 = add i11 %r_V_8_2_1, %tmp5_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp_38, %tmp_74" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'add' 'tmp6' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (2.11ns)   --->   "%tmp8 = add i8 %src_kernel_win_0_va_23, %tmp_76" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'add' 'tmp8' <Predicate = (or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'load' 'src_kernel_win_0_va_31' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'load' 'src_kernel_win_0_va_32' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'specregionend' 'empty' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'store' <Predicate = (!exitcond388_i)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'br' <Predicate = (!exitcond388_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i12 %r_V_8_1_2, %p_Val2_89_1_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'sext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%p_Val2_4 = add i12 %tmp3, %tmp4_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'add' 'p_Val2_4' <Predicate = (or_cond_i)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'bitselect' 'isneg' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_75, %tmp8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'add' 'tmp7' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = add i8 %tmp6, %tmp7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'add' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_39 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_4, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'partselect' 'tmp_39' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %isneg, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (1.44ns)   --->   "%not_i_i_i = icmp ne i4 %tmp_39, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 245 'icmp' 'not_i_i_i' <Predicate = (or_cond_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 246 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 247 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_i_i_91 = or i1 %isneg, %overflow" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 248 'or' 'tmp_i_i_91' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_i_i_91, i8 %p_mux_i_i_cast, i8 %p_Val2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 249 'select' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 250 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 250 'write' <Predicate = (or_cond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 251 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 252 'specregionend' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
StgValue_22            (specinterface    ) [ 0000000000]
StgValue_23            (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
OP2_V_0_1_cast         (sext             ) [ 0011111111]
OP2_V_0_2_cast         (sext             ) [ 0011111111]
OP2_V_1_cast           (sext             ) [ 0011111111]
OP2_V_1_2_cast         (zext             ) [ 0011111111]
OP2_V_2_cast           (sext             ) [ 0011111111]
OP2_V_2_1_cast         (zext             ) [ 0011111111]
StgValue_41            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond389_i          (icmp             ) [ 0011111111]
StgValue_45            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_47            (br               ) [ 0000000000]
StgValue_48            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_375_0_not          (xor              ) [ 0001111110]
tmp_51                 (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_2                  (icmp             ) [ 0001111110]
tmp_419_1              (icmp             ) [ 0001111110]
tmp_3                  (icmp             ) [ 0001111110]
tmp_52                 (trunc            ) [ 0000000000]
tmp_7                  (add              ) [ 0000000000]
tmp_39_cast            (add              ) [ 0000000000]
tmp_53                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_10                 (icmp             ) [ 0000000000]
or_cond_i424_i         (and              ) [ 0000000000]
tmp_54                 (bitselect        ) [ 0000000000]
p_assign_7             (sub              ) [ 0000000000]
p_p2_i425_i            (select           ) [ 0000000000]
tmp_55                 (trunc            ) [ 0000000000]
tmp_13                 (icmp             ) [ 0000000000]
p_assign_8             (sub              ) [ 0000000000]
p_assign_6_1           (add              ) [ 0000000000]
tmp_56                 (bitselect        ) [ 0000000000]
tmp_57                 (bitselect        ) [ 0000000000]
tmp_58                 (trunc            ) [ 0000000000]
p_assign_6_2           (add              ) [ 0000000000]
tmp_59                 (bitselect        ) [ 0000000000]
tmp_60                 (bitselect        ) [ 0000000000]
tmp_61                 (trunc            ) [ 0000000000]
p_p2_i425_i_p_assign_8 (select           ) [ 0000000000]
y_1                    (select           ) [ 0000000000]
row_assign_10_0_t      (xor              ) [ 0001111110]
tmp_27                 (xor              ) [ 0000000000]
tmp_62                 (sub              ) [ 0000000000]
tmp_63                 (trunc            ) [ 0000000000]
tmp_36                 (select           ) [ 0000000000]
tmp_29                 (select           ) [ 0000000000]
row_assign_10_1_t      (xor              ) [ 0001111110]
tmp_31                 (add              ) [ 0000000000]
tmp_64                 (xor              ) [ 0000000000]
tmp_65                 (trunc            ) [ 0000000000]
tmp_37                 (select           ) [ 0000000000]
tmp_33                 (select           ) [ 0000000000]
row_assign_10_2_t      (xor              ) [ 0001111110]
StgValue_93            (br               ) [ 0011111111]
StgValue_94            (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
t_V_2_cast             (zext             ) [ 0000000000]
exitcond388_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_66                 (partselect       ) [ 0000000000]
icmp2                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
ImagLoc_x_cast         (sext             ) [ 0000000000]
tmp_67                 (bitselect        ) [ 0000000000]
rev2                   (xor              ) [ 0000000000]
tmp_18                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_68                 (bitselect        ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast1         (sext             ) [ 0000000000]
p_p2_i_i_cast          (sext             ) [ 0000000000]
tmp_20                 (icmp             ) [ 0000000000]
p_assign_2             (sub              ) [ 0000000000]
p_assign_3             (select           ) [ 0000000000]
sel_tmp_cast           (zext             ) [ 0000000000]
tmp_18_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_69                 (trunc            ) [ 0001110000]
brmerge                (or               ) [ 0001110000]
StgValue_122           (br               ) [ 0000000000]
StgValue_123           (br               ) [ 0000000000]
StgValue_124           (br               ) [ 0000000000]
StgValue_125           (br               ) [ 0000000000]
StgValue_126           (br               ) [ 0000000000]
StgValue_127           (br               ) [ 0000000000]
StgValue_128           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_130           (br               ) [ 0000000000]
StgValue_131           (br               ) [ 0000000000]
col_assign_cast        (sext             ) [ 0000000000]
tmp_22                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_19  (load             ) [ 0000000000]
StgValue_141           (speclooptripcount) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
StgValue_147           (specloopname     ) [ 0000000000]
tmp_11                 (specregionbegin  ) [ 0001001000]
StgValue_149           (specpipeline     ) [ 0000000000]
StgValue_150           (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
col_assign_3_t         (xor              ) [ 0000000000]
tmp_23                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_24                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_25                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_79                 (read             ) [ 0000000000]
StgValue_162           (store            ) [ 0000000000]
StgValue_163           (br               ) [ 0000000000]
StgValue_164           (store            ) [ 0000000000]
StgValue_165           (br               ) [ 0000000000]
StgValue_166           (store            ) [ 0000000000]
StgValue_167           (br               ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
StgValue_170           (store            ) [ 0000000000]
StgValue_171           (store            ) [ 0000000000]
tmp_71                 (read             ) [ 0000000000]
StgValue_173           (store            ) [ 0000000000]
StgValue_174           (store            ) [ 0000000000]
StgValue_175           (store            ) [ 0000000000]
StgValue_176           (store            ) [ 0000000000]
StgValue_177           (store            ) [ 0000000000]
StgValue_178           (store            ) [ 0000000000]
StgValue_179           (store            ) [ 0000000000]
StgValue_180           (br               ) [ 0000000000]
tmp_26                 (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001000]
tmp_30                 (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001000]
tmp_34                 (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
OP1_V_0_cast           (zext             ) [ 0000000000]
r_V_8                  (sub              ) [ 0000000000]
tmp_463_0_cast         (sext             ) [ 0000000000]
OP1_V_0_1_cast         (zext             ) [ 0000000000]
r_V_8_0_1              (mul              ) [ 0000000000]
tmp_463_0_1_cast       (sext             ) [ 0000000000]
p_Val2_89_0_1          (add              ) [ 0001001000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
StgValue_197           (store            ) [ 0000000000]
StgValue_198           (store            ) [ 0000000000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
OP1_V_0_2_cast         (zext             ) [ 0000000000]
r_V_8_0_2              (mul              ) [ 0000000000]
tmp_463_0_2_cast_cas   (sext             ) [ 0000000000]
p_Val2_89_0_2          (add              ) [ 0000000000]
p_Val2_89_0_2_cast     (sext             ) [ 0000000000]
OP1_V_1_cast           (zext             ) [ 0000000000]
r_V_8_1                (mul              ) [ 0000000000]
tmp_463_1_cast_cast    (sext             ) [ 0000000000]
tmp_72                 (trunc            ) [ 0000000000]
tmp_73                 (trunc            ) [ 0000000000]
p_Val2_89_1_1          (add              ) [ 0001000100]
OP1_V_1_2_cast         (zext             ) [ 0000000000]
r_V_8_1_2              (mul              ) [ 0001000100]
tmp_74                 (trunc            ) [ 0000000000]
tmp_38                 (add              ) [ 0000000000]
OP1_V_2_cast           (zext             ) [ 0000000000]
r_V_8_2                (mul              ) [ 0000000000]
tmp_75                 (trunc            ) [ 0001000100]
OP1_V_2_1_cast         (zext             ) [ 0000000000]
r_V_8_2_1              (mul              ) [ 0000000000]
tmp_76                 (trunc            ) [ 0000000000]
tmp_463_2_2_cast_cas   (zext             ) [ 0000000000]
tmp5                   (add              ) [ 0000000000]
tmp5_cast              (sext             ) [ 0000000000]
tmp4                   (add              ) [ 0001000100]
tmp6                   (add              ) [ 0001000100]
tmp8                   (add              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_232           (store            ) [ 0000000000]
StgValue_233           (store            ) [ 0000000000]
StgValue_234           (store            ) [ 0000000000]
StgValue_235           (store            ) [ 0000000000]
StgValue_236           (br               ) [ 0011111111]
tmp3                   (add              ) [ 0000000000]
tmp4_cast              (sext             ) [ 0000000000]
p_Val2_4               (add              ) [ 0000000000]
isneg                  (bitselect        ) [ 0000000000]
tmp7                   (add              ) [ 0000000000]
p_Val2_2               (add              ) [ 0000000000]
tmp_39                 (partselect       ) [ 0000000000]
tmp_i_i                (xor              ) [ 0000000000]
not_i_i_i              (icmp             ) [ 0000000000]
overflow               (and              ) [ 0000000000]
p_mux_i_i_cast         (select           ) [ 0000000000]
tmp_i_i_91             (or               ) [ 0000000000]
p_Val2_s               (select           ) [ 0001000010]
StgValue_250           (write            ) [ 0000000000]
StgValue_251           (br               ) [ 0000000000]
empty_92               (specregionend    ) [ 0000000000]
StgValue_253           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_0_va_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_19_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_20_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_22_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_border_buf_0_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_0_14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="right_border_buf_0_15_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_border_buf_0_16_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="right_border_buf_0_17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="right_border_buf_0_18_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_buf_0_val_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_buf_0_val_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_kernel_val_2_V_1_s_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_kernel_val_2_V_0_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_kernel_val_1_V_2_s_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_kernel_val_1_V_0_s_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_kernel_val_0_V_2_s_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_kernel_val_0_V_1_s_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_79/5 tmp_71/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_250_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="1"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_250/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_buf_0_val_3_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="1"/>
<pin id="315" dir="0" index="4" bw="11" slack="0"/>
<pin id="316" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
<pin id="318" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_166/5 StgValue_173/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_buf_0_val_4_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="1"/>
<pin id="310" dir="0" index="4" bw="11" slack="0"/>
<pin id="311" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
<pin id="313" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_164/5 StgValue_171/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_buf_0_val_5_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="1"/>
<pin id="305" dir="0" index="4" bw="11" slack="0"/>
<pin id="306" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
<pin id="308" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_162/5 StgValue_170/5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="t_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="t_V_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="10" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="t_V_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="t_V_2_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="11" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="OP2_V_0_1_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="OP2_V_0_2_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="OP2_V_1_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="OP2_V_1_2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_2_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="OP2_V_2_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="OP2_V_2_1_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_1_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="t_V_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exitcond389_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_375_0_not_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_375_0_not/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_51_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="5" slack="0"/>
<pin id="401" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_419_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_419_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_52_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_39_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39_cast/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_53_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="rev_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_10_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_cond_i424_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_54_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_assign_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_p2_i425_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="11" slack="0"/>
<pin id="490" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_55_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_13_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_assign_8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_assign_6_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_56_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_57_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_58_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_assign_6_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_59_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="11" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_60_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_61_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_p2_i425_i_p_assign_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="2" slack="0"/>
<pin id="566" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="y_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="0" index="2" bw="2" slack="0"/>
<pin id="574" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="row_assign_10_0_t_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_t/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_27_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_62_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_63_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="0" index="2" bw="2" slack="0"/>
<pin id="604" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_29_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="row_assign_10_1_t_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_31_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_64_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_65_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="0"/>
<pin id="642" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_33_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="2" slack="0"/>
<pin id="649" dir="0" index="2" bw="2" slack="0"/>
<pin id="650" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="row_assign_10_2_t_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="t_V_2_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exitcond388_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="10" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="j_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_66_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="0" index="3" bw="5" slack="0"/>
<pin id="681" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ImagLoc_x_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="11" slack="0"/>
<pin id="695" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="ImagLoc_x_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="12" slack="0"/>
<pin id="700" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_67_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="0" index="2" bw="5" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="rev2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_18_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_cond_i_i_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_68_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="12" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_assign_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_p2_i_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="12" slack="0"/>
<pin id="745" dir="0" index="2" bw="12" slack="0"/>
<pin id="746" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="p_p2_i_i_cast1_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast1/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_p2_i_i_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_20_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_assign_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="0" index="1" bw="12" slack="0"/>
<pin id="767" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_assign_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="12" slack="0"/>
<pin id="773" dir="0" index="2" bw="13" slack="0"/>
<pin id="774" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sel_tmp_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="13" slack="0"/>
<pin id="780" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_18_not_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18_not/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sel_tmp7_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sel_tmp8_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="x_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="12" slack="0"/>
<pin id="803" dir="0" index="2" bw="13" slack="0"/>
<pin id="804" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_69_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="14" slack="0"/>
<pin id="810" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="brmerge_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="1"/>
<pin id="815" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="or_cond_i_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="col_assign_cast_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="14" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_22_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="right_border_buf_0_19_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="4"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="right_border_buf_0_20_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="4"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="right_border_buf_0_21_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="4"/>
<pin id="840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="right_border_buf_0_22_load_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="4"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="right_border_buf_0_23_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="4"/>
<pin id="846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="right_border_buf_0_24_load_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="4"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="col_assign_3_t_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="2"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_t/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_23_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="0" index="3" bw="1" slack="0"/>
<pin id="860" dir="0" index="4" bw="2" slack="0"/>
<pin id="861" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="col_buf_0_val_0_0_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="2"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_24_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="0"/>
<pin id="878" dir="0" index="3" bw="1" slack="0"/>
<pin id="879" dir="0" index="4" bw="2" slack="0"/>
<pin id="880" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="col_buf_0_val_1_0_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="2"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_25_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="0" index="2" bw="8" slack="0"/>
<pin id="897" dir="0" index="3" bw="1" slack="0"/>
<pin id="898" dir="0" index="4" bw="2" slack="0"/>
<pin id="899" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="col_buf_0_val_2_0_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="2"/>
<pin id="907" dir="0" index="1" bw="8" slack="0"/>
<pin id="908" dir="0" index="2" bw="8" slack="0"/>
<pin id="909" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="right_border_buf_0_25_load_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="4"/>
<pin id="914" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="right_border_buf_0_26_load_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="4"/>
<pin id="917" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="StgValue_174_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="4"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="StgValue_175_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="0"/>
<pin id="925" dir="0" index="1" bw="8" slack="4"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="928" class="1004" name="StgValue_176_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="4"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="StgValue_177_store_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="4"/>
<pin id="936" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="StgValue_178_store_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="4"/>
<pin id="941" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="StgValue_179_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="4"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_26_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="0" index="2" bw="8" slack="0"/>
<pin id="952" dir="0" index="3" bw="8" slack="0"/>
<pin id="953" dir="0" index="4" bw="2" slack="3"/>
<pin id="954" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="959" class="1004" name="src_kernel_win_0_va_23_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="3"/>
<pin id="961" dir="0" index="1" bw="8" slack="0"/>
<pin id="962" dir="0" index="2" bw="8" slack="0"/>
<pin id="963" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_30_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="0" index="2" bw="8" slack="0"/>
<pin id="970" dir="0" index="3" bw="8" slack="0"/>
<pin id="971" dir="0" index="4" bw="2" slack="3"/>
<pin id="972" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="src_kernel_win_0_va_24_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="3"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="0" index="2" bw="8" slack="0"/>
<pin id="981" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_34_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="0" index="3" bw="8" slack="0"/>
<pin id="989" dir="0" index="4" bw="2" slack="3"/>
<pin id="990" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="src_kernel_win_0_va_25_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="3"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="0" index="2" bw="8" slack="0"/>
<pin id="999" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="src_kernel_win_0_va_29_load_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="4"/>
<pin id="1004" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="src_kernel_win_0_va_30_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="4"/>
<pin id="1007" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="OP1_V_0_cast_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="8" slack="0"/>
<pin id="1010" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="r_V_8_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="8" slack="0"/>
<pin id="1015" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_463_0_cast_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="9" slack="0"/>
<pin id="1020" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_463_0_cast/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="OP1_V_0_1_cast_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="src_kernel_win_0_va_33_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="4"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="StgValue_197_store_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="4"/>
<pin id="1032" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="StgValue_198_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="0"/>
<pin id="1036" dir="0" index="1" bw="8" slack="4"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="src_kernel_win_0_va_26_load_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="5"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="src_kernel_win_0_va_27_load_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="5"/>
<pin id="1044" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="src_kernel_win_0_va_28_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="5"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="OP1_V_0_2_cast_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="p_Val2_89_0_2_cast_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="11" slack="0"/>
<pin id="1053" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_89_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="OP1_V_1_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_V_8_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="5"/>
<pin id="1060" dir="0" index="1" bw="8" slack="0"/>
<pin id="1061" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_463_1_cast_cast_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_463_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_72_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="0"/>
<pin id="1069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_73_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="11" slack="0"/>
<pin id="1073" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_Val2_89_1_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="11" slack="0"/>
<pin id="1076" dir="0" index="1" bw="11" slack="0"/>
<pin id="1077" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_89_1_1/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="OP1_V_1_2_cast_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="r_V_8_1_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="5"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_2/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_74_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="12" slack="0"/>
<pin id="1090" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_38_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="0" index="1" bw="8" slack="0"/>
<pin id="1095" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="OP1_V_2_cast_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="r_V_8_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="2" slack="5"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_75_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="OP1_V_2_1_cast_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="r_V_8_2_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="5"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_1/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_76_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="0"/>
<pin id="1122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_463_2_2_cast_cas_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_463_2_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp5_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="0"/>
<pin id="1129" dir="0" index="1" bw="10" slack="0"/>
<pin id="1130" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp5_cast_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp4_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="11" slack="0"/>
<pin id="1139" dir="0" index="1" bw="10" slack="0"/>
<pin id="1140" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp6_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp8_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="0" index="1" bw="8" slack="0"/>
<pin id="1152" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="src_kernel_win_0_va_31_load_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="5"/>
<pin id="1156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="src_kernel_win_0_va_32_load_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="5"/>
<pin id="1159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="StgValue_232_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="0" index="1" bw="8" slack="5"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="StgValue_233_store_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="0" index="1" bw="8" slack="5"/>
<pin id="1168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="StgValue_234_store_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="0"/>
<pin id="1171" dir="0" index="1" bw="8" slack="5"/>
<pin id="1172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="StgValue_235_store_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="0" index="1" bw="8" slack="5"/>
<pin id="1177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp3_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="12" slack="1"/>
<pin id="1180" dir="0" index="1" bw="12" slack="1"/>
<pin id="1181" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp4_cast_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_Val2_4_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="12" slack="0"/>
<pin id="1187" dir="0" index="1" bw="11" slack="0"/>
<pin id="1188" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="isneg_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="12" slack="0"/>
<pin id="1194" dir="0" index="2" bw="5" slack="0"/>
<pin id="1195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/7 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp7_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="1"/>
<pin id="1201" dir="0" index="1" bw="8" slack="1"/>
<pin id="1202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="p_Val2_2_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="1"/>
<pin id="1205" dir="0" index="1" bw="8" slack="0"/>
<pin id="1206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_39_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="0"/>
<pin id="1210" dir="0" index="1" bw="12" slack="0"/>
<pin id="1211" dir="0" index="2" bw="5" slack="0"/>
<pin id="1212" dir="0" index="3" bw="5" slack="0"/>
<pin id="1213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="tmp_i_i_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="not_i_i_i_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="4" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/7 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="overflow_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="p_mux_i_i_cast_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="0" index="2" bw="1" slack="0"/>
<pin id="1240" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="tmp_i_i_91_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_91/7 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="p_Val2_s_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="0" index="2" bw="8" slack="0"/>
<pin id="1254" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1258" class="1007" name="grp_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="4"/>
<pin id="1260" dir="0" index="1" bw="8" slack="0"/>
<pin id="1261" dir="0" index="2" bw="9" slack="0"/>
<pin id="1262" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_1/5 tmp_463_0_1_cast/5 p_Val2_89_0_1/5 "/>
</bind>
</comp>

<comp id="1265" class="1007" name="grp_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="2" slack="5"/>
<pin id="1267" dir="0" index="1" bw="8" slack="0"/>
<pin id="1268" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_2/6 tmp_463_0_2_cast_cas/6 p_Val2_89_0_2/6 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="src_kernel_win_0_va_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="5"/>
<pin id="1275" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1280" class="1005" name="src_kernel_win_0_va_18_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="5"/>
<pin id="1282" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="src_kernel_win_0_va_19_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="5"/>
<pin id="1288" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="src_kernel_win_0_va_20_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="5"/>
<pin id="1294" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="src_kernel_win_0_va_21_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="4"/>
<pin id="1300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="src_kernel_win_0_va_22_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="4"/>
<pin id="1307" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="right_border_buf_0_s_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="4"/>
<pin id="1313" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1318" class="1005" name="right_border_buf_0_14_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="4"/>
<pin id="1320" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="right_border_buf_0_15_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="4"/>
<pin id="1326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="right_border_buf_0_16_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="4"/>
<pin id="1332" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="right_border_buf_0_17_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="4"/>
<pin id="1339" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="right_border_buf_0_18_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="4"/>
<pin id="1345" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="OP2_V_0_1_cast_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="10" slack="4"/>
<pin id="1351" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="1354" class="1005" name="OP2_V_0_2_cast_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="10" slack="5"/>
<pin id="1356" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="1359" class="1005" name="OP2_V_1_cast_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="11" slack="5"/>
<pin id="1361" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1364" class="1005" name="OP2_V_1_2_cast_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="12" slack="5"/>
<pin id="1366" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_cast "/>
</bind>
</comp>

<comp id="1369" class="1005" name="OP2_V_2_cast_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="10" slack="5"/>
<pin id="1371" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="1374" class="1005" name="OP2_V_2_1_cast_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="11" slack="5"/>
<pin id="1376" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_1_cast "/>
</bind>
</comp>

<comp id="1379" class="1005" name="exitcond389_i_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="1383" class="1005" name="i_V_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="10" slack="0"/>
<pin id="1385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1388" class="1005" name="tmp_s_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="1"/>
<pin id="1390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_375_0_not_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_375_0_not "/>
</bind>
</comp>

<comp id="1397" class="1005" name="icmp_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="1"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_2_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_419_1_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="1"/>
<pin id="1408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_419_1 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="tmp_3_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="3"/>
<pin id="1412" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="row_assign_10_0_t_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="2" slack="3"/>
<pin id="1419" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_t "/>
</bind>
</comp>

<comp id="1422" class="1005" name="row_assign_10_1_t_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="3"/>
<pin id="1424" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1427" class="1005" name="row_assign_10_2_t_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="3"/>
<pin id="1429" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1432" class="1005" name="exitcond388_i_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i "/>
</bind>
</comp>

<comp id="1436" class="1005" name="j_V_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="11" slack="0"/>
<pin id="1438" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1441" class="1005" name="or_cond_i_i_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="2"/>
<pin id="1443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1445" class="1005" name="x_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="14" slack="1"/>
<pin id="1447" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1450" class="1005" name="tmp_69_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="2" slack="2"/>
<pin id="1452" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="brmerge_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="1"/>
<pin id="1457" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1462" class="1005" name="or_cond_i_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="1" slack="2"/>
<pin id="1464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1466" class="1005" name="k_buf_0_val_3_addr_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="11" slack="1"/>
<pin id="1468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1472" class="1005" name="k_buf_0_val_4_addr_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="11" slack="1"/>
<pin id="1474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="k_buf_0_val_5_addr_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="11" slack="1"/>
<pin id="1480" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1484" class="1005" name="src_kernel_win_0_va_23_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="8" slack="1"/>
<pin id="1486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="src_kernel_win_0_va_24_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="src_kernel_win_0_va_25_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="1"/>
<pin id="1499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="p_Val2_89_0_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="1"/>
<pin id="1504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_0_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="p_Val2_89_1_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="12" slack="1"/>
<pin id="1509" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_1_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="r_V_8_1_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="12" slack="1"/>
<pin id="1514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_1_2 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_75_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="8" slack="1"/>
<pin id="1519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp4_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="11" slack="1"/>
<pin id="1524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp6_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="1"/>
<pin id="1529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp8_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="8" slack="1"/>
<pin id="1534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="p_Val2_s_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="1"/>
<pin id="1539" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="146" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="158" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="256" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="314"><net_src comp="256" pin="2"/><net_sink comp="287" pin=4"/></net>

<net id="319"><net_src comp="256" pin="2"/><net_sink comp="275" pin=4"/></net>

<net id="320"><net_src comp="287" pin="3"/><net_sink comp="299" pin=4"/></net>

<net id="321"><net_src comp="275" pin="3"/><net_sink comp="287" pin=4"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="250" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="244" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="238" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="232" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="226" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="220" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="326" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="326" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="326" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="326" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="326" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="326" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="326" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="326" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="82" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="326" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="368" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="434" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="100" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="454" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="434" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="102" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="368" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="472" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="434" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="486" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="494" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="368" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="510" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="326" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="108" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="368" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="98" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="536" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="326" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="498" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="494" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="504" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="466" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="440" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="562" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="430" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="104" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="104" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="532" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="510" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="524" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="596" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="516" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="584" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="110" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="430" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="558" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="94" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="536" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="550" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="628" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="542" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="638" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="622" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="94" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="337" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="337" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="114" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="337" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="102" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="116" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="337" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="16" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="98" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="690"><net_src comp="676" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="118" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="660" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="120" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="692" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="84" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="692" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="124" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="710" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="120" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="692" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="122" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="126" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="660" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="728" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="692" pin="2"/><net_sink comp="742" pin=2"/></net>

<net id="753"><net_src comp="742" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="742" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="742" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="124" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="128" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="754" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="722" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="698" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="764" pin="2"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="716" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="84" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="702" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="758" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="750" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="778" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="811"><net_src comp="800" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="716" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="686" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="854"><net_src comp="94" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="142" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="835" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="838" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="144" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="866"><net_src comp="850" pin="2"/><net_sink comp="855" pin=4"/></net>

<net id="872"><net_src comp="275" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="855" pin="5"/><net_sink comp="867" pin=2"/></net>

<net id="881"><net_src comp="142" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="844" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="847" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="884"><net_src comp="144" pin="0"/><net_sink comp="874" pin=3"/></net>

<net id="885"><net_src comp="850" pin="2"/><net_sink comp="874" pin=4"/></net>

<net id="891"><net_src comp="287" pin="3"/><net_sink comp="886" pin=1"/></net>

<net id="892"><net_src comp="874" pin="5"/><net_sink comp="886" pin=2"/></net>

<net id="900"><net_src comp="142" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="832" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="841" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="903"><net_src comp="144" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="904"><net_src comp="850" pin="2"/><net_sink comp="893" pin=4"/></net>

<net id="910"><net_src comp="299" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="911"><net_src comp="893" pin="5"/><net_sink comp="905" pin=2"/></net>

<net id="922"><net_src comp="905" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="915" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="886" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="832" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="942"><net_src comp="912" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="867" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="955"><net_src comp="142" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="867" pin="3"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="886" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="958"><net_src comp="905" pin="3"/><net_sink comp="948" pin=3"/></net>

<net id="964"><net_src comp="948" pin="5"/><net_sink comp="959" pin=1"/></net>

<net id="965"><net_src comp="867" pin="3"/><net_sink comp="959" pin=2"/></net>

<net id="973"><net_src comp="142" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="867" pin="3"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="886" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="976"><net_src comp="905" pin="3"/><net_sink comp="966" pin=3"/></net>

<net id="982"><net_src comp="966" pin="5"/><net_sink comp="977" pin=1"/></net>

<net id="983"><net_src comp="886" pin="3"/><net_sink comp="977" pin=2"/></net>

<net id="991"><net_src comp="142" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="867" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="886" pin="3"/><net_sink comp="984" pin=2"/></net>

<net id="994"><net_src comp="905" pin="3"/><net_sink comp="984" pin=3"/></net>

<net id="1000"><net_src comp="984" pin="5"/><net_sink comp="995" pin=1"/></net>

<net id="1001"><net_src comp="905" pin="3"/><net_sink comp="995" pin=2"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="90" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="1002" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1033"><net_src comp="1026" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="995" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="1058" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1078"><net_src comp="1063" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="1051" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="1083" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1096"><net_src comp="1071" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="1067" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="1042" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="1039" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1102" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1136"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="1115" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1133" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1092" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1088" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1153"><net_src comp="1120" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1173"><net_src comp="1154" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1189"><net_src comp="1178" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1196"><net_src comp="120" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="122" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1207"><net_src comp="1199" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1214"><net_src comp="148" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1185" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="150" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1217"><net_src comp="122" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1222"><net_src comp="1191" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="84" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1208" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="152" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1218" pin="2"/><net_sink comp="1230" pin=1"/></net>

<net id="1241"><net_src comp="1218" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="154" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="156" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1248"><net_src comp="1191" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1230" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1255"><net_src comp="1244" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="1236" pin="3"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="1203" pin="2"/><net_sink comp="1250" pin=2"/></net>

<net id="1263"><net_src comp="1022" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1264"><net_src comp="1018" pin="1"/><net_sink comp="1258" pin=2"/></net>

<net id="1270"><net_src comp="1048" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1271"><net_src comp="1265" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1272"><net_src comp="1265" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1276"><net_src comp="160" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1279"><net_src comp="1273" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1283"><net_src comp="164" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1289"><net_src comp="168" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1295"><net_src comp="172" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1301"><net_src comp="176" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1308"><net_src comp="180" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1314"><net_src comp="184" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1317"><net_src comp="1311" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1321"><net_src comp="188" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1327"><net_src comp="192" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1333"><net_src comp="196" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1340"><net_src comp="200" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1346"><net_src comp="204" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1352"><net_src comp="344" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1357"><net_src comp="348" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1362"><net_src comp="352" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1367"><net_src comp="356" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1372"><net_src comp="360" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1377"><net_src comp="364" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1382"><net_src comp="372" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="378" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1391"><net_src comp="384" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1395"><net_src comp="390" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1400"><net_src comp="406" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1405"><net_src comp="412" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="418" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="424" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="1415"><net_src comp="1410" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1416"><net_src comp="1410" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1420"><net_src comp="578" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="948" pin=4"/></net>

<net id="1425"><net_src comp="616" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="966" pin=4"/></net>

<net id="1430"><net_src comp="654" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="984" pin=4"/></net>

<net id="1435"><net_src comp="664" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1439"><net_src comp="670" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1444"><net_src comp="722" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1448"><net_src comp="800" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1453"><net_src comp="808" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1458"><net_src comp="812" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1461"><net_src comp="1455" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1465"><net_src comp="817" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="269" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1475"><net_src comp="281" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1481"><net_src comp="293" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1487"><net_src comp="959" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1490"><net_src comp="1484" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1494"><net_src comp="977" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1500"><net_src comp="995" pin="3"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1505"><net_src comp="1258" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1510"><net_src comp="1074" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1515"><net_src comp="1083" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1520"><net_src comp="1107" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1525"><net_src comp="1137" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1530"><net_src comp="1143" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1535"><net_src comp="1149" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1540"><net_src comp="1250" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="262" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {5 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond389_i : 1
		i_V : 1
		StgValue_47 : 2
		tmp_s : 1
		tmp_375_0_not : 2
		tmp_51 : 1
		icmp : 2
		tmp_2 : 1
		tmp_419_1 : 1
		tmp_3 : 1
		tmp_52 : 1
		tmp_7 : 2
		tmp_39_cast : 2
		tmp_53 : 3
		rev : 4
		tmp_10 : 3
		or_cond_i424_i : 4
		tmp_54 : 3
		p_assign_7 : 2
		p_p2_i425_i : 4
		tmp_55 : 5
		tmp_13 : 5
		p_assign_8 : 6
		p_assign_6_1 : 2
		tmp_56 : 3
		tmp_57 : 3
		tmp_58 : 1
		p_assign_6_2 : 2
		tmp_59 : 3
		tmp_60 : 3
		tmp_61 : 1
		p_p2_i425_i_p_assign_8 : 7
		y_1 : 8
		row_assign_10_0_t : 9
		tmp_27 : 2
		tmp_62 : 2
		tmp_63 : 3
		tmp_36 : 4
		tmp_29 : 5
		row_assign_10_1_t : 6
		tmp_31 : 2
		tmp_64 : 2
		tmp_65 : 3
		tmp_37 : 4
		tmp_33 : 5
		row_assign_10_2_t : 6
	State 3
		t_V_2_cast : 1
		exitcond388_i : 1
		j_V : 1
		tmp_66 : 1
		icmp2 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_67 : 3
		rev2 : 4
		tmp_18 : 3
		or_cond_i_i : 4
		tmp_68 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast1 : 5
		p_p2_i_i_cast : 5
		tmp_20 : 5
		p_assign_2 : 6
		p_assign_3 : 7
		sel_tmp_cast : 8
		tmp_18_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 9
		tmp_69 : 10
		brmerge : 4
		StgValue_122 : 4
		or_cond_i : 3
		StgValue_130 : 3
	State 4
		tmp_22 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_170 : 1
		StgValue_171 : 1
		StgValue_174 : 2
		StgValue_175 : 1
		StgValue_176 : 2
		StgValue_177 : 1
		StgValue_178 : 1
		StgValue_179 : 2
		tmp_26 : 2
		src_kernel_win_0_va_23 : 3
		tmp_30 : 2
		src_kernel_win_0_va_24 : 3
		tmp_34 : 2
		src_kernel_win_0_va_25 : 3
		OP1_V_0_cast : 1
		r_V_8 : 2
		tmp_463_0_cast : 3
		OP1_V_0_1_cast : 1
		r_V_8_0_1 : 2
		tmp_463_0_1_cast : 3
		p_Val2_89_0_1 : 4
		StgValue_197 : 1
		StgValue_198 : 4
	State 6
		r_V_8_0_2 : 1
		tmp_463_0_2_cast_cas : 2
		p_Val2_89_0_2 : 3
		p_Val2_89_0_2_cast : 4
		OP1_V_1_cast : 1
		r_V_8_1 : 2
		tmp_463_1_cast_cast : 3
		tmp_72 : 3
		tmp_73 : 4
		p_Val2_89_1_1 : 5
		r_V_8_1_2 : 1
		tmp_74 : 2
		tmp_38 : 5
		OP1_V_2_cast : 1
		r_V_8_2 : 2
		tmp_75 : 3
		OP1_V_2_1_cast : 1
		r_V_8_2_1 : 2
		tmp_76 : 3
		tmp5 : 3
		tmp5_cast : 4
		tmp4 : 5
		tmp6 : 6
		tmp8 : 4
		StgValue_232 : 1
		StgValue_234 : 1
	State 7
		p_Val2_4 : 1
		isneg : 2
		p_Val2_2 : 1
		tmp_39 : 2
		tmp_i_i : 3
		not_i_i_i : 3
		overflow : 4
		p_mux_i_i_cast : 3
		tmp_i_i_91 : 4
		p_Val2_s : 4
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_378            |    0    |    0    |    17   |
|          |           tmp_7_fu_434           |    0    |    0    |    17   |
|          |        tmp_39_cast_fu_440        |    0    |    0    |    10   |
|          |        p_assign_6_1_fu_510       |    0    |    0    |    17   |
|          |        p_assign_6_2_fu_536       |    0    |    0    |    17   |
|          |           tmp_31_fu_622          |    0    |    0    |    10   |
|          |            j_V_fu_670            |    0    |    0    |    18   |
|          |         ImagLoc_x_fu_692         |    0    |    0    |    18   |
|    add   |       p_Val2_89_1_1_fu_1074      |    0    |    0    |    18   |
|          |          tmp_38_fu_1092          |    0    |    0    |    8    |
|          |           tmp5_fu_1127           |    0    |    0    |    17   |
|          |           tmp4_fu_1137           |    0    |    0    |    18   |
|          |           tmp6_fu_1143           |    0    |    0    |    8    |
|          |           tmp8_fu_1149           |    0    |    0    |    15   |
|          |           tmp3_fu_1178           |    0    |    0    |    8    |
|          |         p_Val2_4_fu_1185         |    0    |    0    |    8    |
|          |           tmp7_fu_1199           |    0    |    0    |    8    |
|          |         p_Val2_2_fu_1203         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |          r_V_8_1_fu_1058         |    0    |    0    |    42   |
|    mul   |         r_V_8_1_2_fu_1083        |    0    |    0    |    42   |
|          |          r_V_8_2_fu_1102         |    0    |    0    |    42   |
|          |         r_V_8_2_1_fu_1115        |    0    |    0    |    42   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond389_i_fu_372       |    0    |    0    |    13   |
|          |           tmp_s_fu_384           |    0    |    0    |    13   |
|          |            icmp_fu_406           |    0    |    0    |    13   |
|          |           tmp_2_fu_412           |    0    |    0    |    13   |
|          |         tmp_419_1_fu_418         |    0    |    0    |    13   |
|          |           tmp_3_fu_424           |    0    |    0    |    13   |
|   icmp   |           tmp_10_fu_460          |    0    |    0    |    13   |
|          |           tmp_13_fu_498          |    0    |    0    |    13   |
|          |       exitcond388_i_fu_664       |    0    |    0    |    13   |
|          |           icmp2_fu_686           |    0    |    0    |    13   |
|          |           tmp_18_fu_716          |    0    |    0    |    13   |
|          |           tmp_20_fu_758          |    0    |    0    |    13   |
|          |         not_i_i_i_fu_1224        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i425_i_fu_486        |    0    |    0    |    11   |
|          |   p_p2_i425_i_p_assign_8_fu_562  |    0    |    0    |    2    |
|          |            y_1_fu_570            |    0    |    0    |    2    |
|          |           tmp_36_fu_600          |    0    |    0    |    2    |
|          |           tmp_29_fu_608          |    0    |    0    |    2    |
|          |           tmp_37_fu_638          |    0    |    0    |    2    |
|          |           tmp_33_fu_646          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_742         |    0    |    0    |    12   |
|  select  |         p_assign_3_fu_770        |    0    |    0    |    13   |
|          |             x_fu_800             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_867     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_886     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_905     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_959  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_977  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_995  |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1236      |    0    |    0    |    2    |
|          |         p_Val2_s_fu_1250         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_480        |    0    |    0    |    17   |
|          |         p_assign_8_fu_504        |    0    |    0    |    10   |
|    sub   |           tmp_62_fu_590          |    0    |    0    |    10   |
|          |         p_assign_1_fu_736        |    0    |    0    |    18   |
|          |         p_assign_2_fu_764        |    0    |    0    |    20   |
|          |           r_V_8_fu_1012          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_23_fu_855          |    0    |    0    |    15   |
|          |           tmp_24_fu_874          |    0    |    0    |    15   |
|    mux   |           tmp_25_fu_893          |    0    |    0    |    15   |
|          |           tmp_26_fu_948          |    0    |    0    |    15   |
|          |           tmp_30_fu_966          |    0    |    0    |    15   |
|          |           tmp_34_fu_984          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_375_0_not_fu_390       |    0    |    0    |    2    |
|          |            rev_fu_454            |    0    |    0    |    2    |
|          |     row_assign_10_0_t_fu_578     |    0    |    0    |    2    |
|          |           tmp_27_fu_584          |    0    |    0    |    2    |
|          |     row_assign_10_1_t_fu_616     |    0    |    0    |    2    |
|    xor   |           tmp_64_fu_628          |    0    |    0    |    2    |
|          |     row_assign_10_2_t_fu_654     |    0    |    0    |    2    |
|          |            rev2_fu_710           |    0    |    0    |    2    |
|          |         tmp_18_not_fu_782        |    0    |    0    |    2    |
|          |       col_assign_3_t_fu_850      |    0    |    0    |    2    |
|          |          tmp_i_i_fu_1218         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i424_i_fu_466      |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_722        |    0    |    0    |    2    |
|    and   |          sel_tmp8_fu_794         |    0    |    0    |    2    |
|          |         or_cond_i_fu_817         |    0    |    0    |    2    |
|          |         overflow_fu_1230         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_788         |    0    |    0    |    2    |
|    or    |          brmerge_fu_812          |    0    |    0    |    2    |
|          |        tmp_i_i_91_fu_1244        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1258           |    1    |    0    |    0    |
|          |            grp_fu_1265           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_220 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_226 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_232 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_238 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_244 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_250 |    0    |    0    |    0    |
|          |          grp_read_fu_256         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_250_write_fu_262    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_0_1_cast_fu_344      |    0    |    0    |    0    |
|          |       OP2_V_0_2_cast_fu_348      |    0    |    0    |    0    |
|          |        OP2_V_1_cast_fu_352       |    0    |    0    |    0    |
|          |        OP2_V_2_cast_fu_360       |    0    |    0    |    0    |
|          |       ImagLoc_x_cast_fu_698      |    0    |    0    |    0    |
|          |       p_p2_i_i_cast1_fu_750      |    0    |    0    |    0    |
|   sext   |       p_p2_i_i_cast_fu_754       |    0    |    0    |    0    |
|          |      col_assign_cast_fu_822      |    0    |    0    |    0    |
|          |      tmp_463_0_cast_fu_1018      |    0    |    0    |    0    |
|          |    p_Val2_89_0_2_cast_fu_1051    |    0    |    0    |    0    |
|          |    tmp_463_1_cast_cast_fu_1063   |    0    |    0    |    0    |
|          |         tmp5_cast_fu_1133        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_1182        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_1_2_cast_fu_356      |    0    |    0    |    0    |
|          |       OP2_V_2_1_cast_fu_364      |    0    |    0    |    0    |
|          |          t_V_cast_fu_368         |    0    |    0    |    0    |
|          |         t_V_2_cast_fu_660        |    0    |    0    |    0    |
|          |        sel_tmp_cast_fu_778       |    0    |    0    |    0    |
|          |           tmp_22_fu_825          |    0    |    0    |    0    |
|   zext   |       OP1_V_0_cast_fu_1008       |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1022      |    0    |    0    |    0    |
|          |      OP1_V_0_2_cast_fu_1048      |    0    |    0    |    0    |
|          |       OP1_V_1_cast_fu_1054       |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1080      |    0    |    0    |    0    |
|          |       OP1_V_2_cast_fu_1098       |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1111      |    0    |    0    |    0    |
|          |   tmp_463_2_2_cast_cas_fu_1124   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_51_fu_396          |    0    |    0    |    0    |
|partselect|           tmp_66_fu_676          |    0    |    0    |    0    |
|          |          tmp_39_fu_1208          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_52_fu_430          |    0    |    0    |    0    |
|          |           tmp_55_fu_494          |    0    |    0    |    0    |
|          |           tmp_58_fu_532          |    0    |    0    |    0    |
|          |           tmp_61_fu_558          |    0    |    0    |    0    |
|          |           tmp_63_fu_596          |    0    |    0    |    0    |
|   trunc  |           tmp_65_fu_634          |    0    |    0    |    0    |
|          |           tmp_69_fu_808          |    0    |    0    |    0    |
|          |          tmp_72_fu_1067          |    0    |    0    |    0    |
|          |          tmp_73_fu_1071          |    0    |    0    |    0    |
|          |          tmp_74_fu_1088          |    0    |    0    |    0    |
|          |          tmp_75_fu_1107          |    0    |    0    |    0    |
|          |          tmp_76_fu_1120          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_53_fu_446          |    0    |    0    |    0    |
|          |           tmp_54_fu_472          |    0    |    0    |    0    |
|          |           tmp_56_fu_516          |    0    |    0    |    0    |
|          |           tmp_57_fu_524          |    0    |    0    |    0    |
| bitselect|           tmp_59_fu_542          |    0    |    0    |    0    |
|          |           tmp_60_fu_550          |    0    |    0    |    0    |
|          |           tmp_67_fu_702          |    0    |    0    |    0    |
|          |           tmp_68_fu_728          |    0    |    0    |    0    |
|          |           isneg_fu_1191          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   910   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    OP2_V_0_1_cast_reg_1349    |   10   |
|    OP2_V_0_2_cast_reg_1354    |   10   |
|    OP2_V_1_2_cast_reg_1364    |   12   |
|     OP2_V_1_cast_reg_1359     |   11   |
|    OP2_V_2_1_cast_reg_1374    |   11   |
|     OP2_V_2_cast_reg_1369     |   10   |
|        brmerge_reg_1455       |    1   |
|     exitcond388_i_reg_1432    |    1   |
|     exitcond389_i_reg_1379    |    1   |
|          i_V_reg_1383         |   10   |
|         icmp_reg_1397         |    1   |
|          j_V_reg_1436         |   11   |
|  k_buf_0_val_3_addr_reg_1466  |   11   |
|  k_buf_0_val_4_addr_reg_1472  |   11   |
|  k_buf_0_val_5_addr_reg_1478  |   11   |
|      or_cond_i_i_reg_1441     |    1   |
|       or_cond_i_reg_1462      |    1   |
|     p_Val2_89_0_1_reg_1502    |   11   |
|     p_Val2_89_1_1_reg_1507    |   12   |
|       p_Val2_s_reg_1537       |    8   |
|       r_V_8_1_2_reg_1512      |   12   |
| right_border_buf_0_14_reg_1318|    8   |
| right_border_buf_0_15_reg_1324|    8   |
| right_border_buf_0_16_reg_1330|    8   |
| right_border_buf_0_17_reg_1337|    8   |
| right_border_buf_0_18_reg_1343|    8   |
| right_border_buf_0_s_reg_1311 |    8   |
|   row_assign_10_0_t_reg_1417  |    2   |
|   row_assign_10_1_t_reg_1422  |    2   |
|   row_assign_10_2_t_reg_1427  |    2   |
|src_kernel_win_0_va_18_reg_1280|    8   |
|src_kernel_win_0_va_19_reg_1286|    8   |
|src_kernel_win_0_va_20_reg_1292|    8   |
|src_kernel_win_0_va_21_reg_1298|    8   |
|src_kernel_win_0_va_22_reg_1305|    8   |
|src_kernel_win_0_va_23_reg_1484|    8   |
|src_kernel_win_0_va_24_reg_1491|    8   |
|src_kernel_win_0_va_25_reg_1497|    8   |
|  src_kernel_win_0_va_reg_1273 |    8   |
|         t_V_2_reg_333         |   11   |
|          t_V_reg_322          |   10   |
|         tmp4_reg_1522         |   11   |
|         tmp6_reg_1527         |    8   |
|         tmp8_reg_1532         |    8   |
|         tmp_2_reg_1402        |    1   |
|     tmp_375_0_not_reg_1392    |    1   |
|         tmp_3_reg_1410        |    1   |
|       tmp_419_1_reg_1406      |    1   |
|        tmp_69_reg_1450        |    2   |
|        tmp_75_reg_1517        |    8   |
|         tmp_s_reg_1388        |    1   |
|           x_reg_1445          |   14   |
+-------------------------------+--------+
|             Total             |   370  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_275 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1265    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  9.984  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   910  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |    -   |   370  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |    9   |   370  |   964  |
+-----------+--------+--------+--------+--------+--------+
