// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xctrlloop.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCtrlloop_CfgInitialize(XCtrlloop *InstancePtr, XCtrlloop_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCtrlloop_Start(XCtrlloop *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL) & 0x80;
    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCtrlloop_IsDone(XCtrlloop *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCtrlloop_IsIdle(XCtrlloop *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCtrlloop_IsReady(XCtrlloop *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCtrlloop_EnableAutoRestart(XCtrlloop *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL, 0x80);
}

void XCtrlloop_DisableAutoRestart(XCtrlloop *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_AP_CTRL, 0);
}

u32 XCtrlloop_Get_regs_V_BaseAddress(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_BASE);
}

u32 XCtrlloop_Get_regs_V_HighAddress(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH);
}

u32 XCtrlloop_Get_regs_V_TotalBytes(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH - XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + 1);
}

u32 XCtrlloop_Get_regs_V_BitWidth(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCTRLLOOP_CTRL_WIDTH_REGS_V;
}

u32 XCtrlloop_Get_regs_V_Depth(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCTRLLOOP_CTRL_DEPTH_REGS_V;
}

u32 XCtrlloop_Write_regs_V_Words(XCtrlloop *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH - XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XCtrlloop_Read_regs_V_Words(XCtrlloop *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH - XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XCtrlloop_Write_regs_V_Bytes(XCtrlloop *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH - XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XCtrlloop_Read_regs_V_Bytes(XCtrlloop *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XCTRLLOOP_CTRL_ADDR_REGS_V_HIGH - XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Ctrl_BaseAddress + XCTRLLOOP_CTRL_ADDR_REGS_V_BASE + offset + i);
    }
    return length;
}

void XCtrlloop_InterruptGlobalEnable(XCtrlloop *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_GIE, 1);
}

void XCtrlloop_InterruptGlobalDisable(XCtrlloop *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_GIE, 0);
}

void XCtrlloop_InterruptEnable(XCtrlloop *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_IER);
    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_IER, Register | Mask);
}

void XCtrlloop_InterruptDisable(XCtrlloop *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_IER);
    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_IER, Register & (~Mask));
}

void XCtrlloop_InterruptClear(XCtrlloop *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCtrlloop_WriteReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_ISR, Mask);
}

u32 XCtrlloop_InterruptGetEnabled(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_IER);
}

u32 XCtrlloop_InterruptGetStatus(XCtrlloop *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCtrlloop_ReadReg(InstancePtr->Ctrl_BaseAddress, XCTRLLOOP_CTRL_ADDR_ISR);
}

