ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"UART_tester_IntClock.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.UART_tester_IntClock_Start,"ax",%progbits
  16              		.align	1
  17              		.global	UART_tester_IntClock_Start
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  23              		.type	UART_tester_IntClock_Start, %function
  24              	UART_tester_IntClock_Start:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\UART_tester_IntClock.c"
   1:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/UART_tester_IntClock.c **** * File Name: UART_tester_IntClock.c
   3:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Version 2.20
   4:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
   5:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Description:
   6:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
   8:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Note:
   9:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  10:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
  11:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/UART_tester_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/UART_tester_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/UART_tester_IntClock.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  17:Generated_Source\PSoC5/UART_tester_IntClock.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/UART_tester_IntClock.c **** #include "UART_tester_IntClock.h"
  19:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  20:Generated_Source\PSoC5/UART_tester_IntClock.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  27:Generated_Source\PSoC5/UART_tester_IntClock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  29:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  30:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
  31:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_Start
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 2


  32:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
  33:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  34:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
  35:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  38:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
  39:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  40:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  41:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
  42:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  43:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  44:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_Start(void) 
  46:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
  27              		.loc 1 46 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:Generated_Source\PSoC5/UART_tester_IntClock.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/UART_tester_IntClock.c ****     UART_tester_IntClock_CLKEN |= UART_tester_IntClock_CLKEN_MASK;
  32              		.loc 1 48 5 view .LVU1
  33              		.loc 1 48 32 is_stmt 0 view .LVU2
  34 0000 054A     		ldr	r2, .L2
  35 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  36 0004 43F00103 		orr	r3, r3, #1
  37 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/UART_tester_IntClock.c **** 	UART_tester_IntClock_CLKSTBY |= UART_tester_IntClock_CLKSTBY_MASK;
  38              		.loc 1 49 2 is_stmt 1 view .LVU3
  39              		.loc 1 49 31 is_stmt 0 view .LVU4
  40 000a 1032     		adds	r2, r2, #16
  41 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  42 000e 43F00103 		orr	r3, r3, #1
  43 0012 1370     		strb	r3, [r2]
  50:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
  44              		.loc 1 50 1 view .LVU5
  45 0014 7047     		bx	lr
  46              	.L3:
  47 0016 00BF     		.align	2
  48              	.L2:
  49 0018 A2430040 		.word	1073759138
  50              		.cfi_endproc
  51              	.LFE0:
  52              		.size	UART_tester_IntClock_Start, .-UART_tester_IntClock_Start
  53              		.section	.text.UART_tester_IntClock_Stop,"ax",%progbits
  54              		.align	1
  55              		.global	UART_tester_IntClock_Stop
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  59              		.fpu softvfp
  60              		.type	UART_tester_IntClock_Stop, %function
  61              	UART_tester_IntClock_Stop:
  62              	.LFB1:
  51:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  52:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 3


  53:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_Stop
  55:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
  56:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  57:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
  58:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  64:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
  65:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  66:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  67:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
  68:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  69:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  70:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_Stop(void) 
  72:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
  63              		.loc 1 72 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  73:Generated_Source\PSoC5/UART_tester_IntClock.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/UART_tester_IntClock.c ****     UART_tester_IntClock_CLKEN &= (uint8)(~UART_tester_IntClock_CLKEN_MASK);
  68              		.loc 1 74 5 view .LVU7
  69              		.loc 1 74 32 is_stmt 0 view .LVU8
  70 0000 054A     		ldr	r2, .L5
  71 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  72 0004 03F0FE03 		and	r3, r3, #254
  73 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/UART_tester_IntClock.c **** 	UART_tester_IntClock_CLKSTBY &= (uint8)(~UART_tester_IntClock_CLKSTBY_MASK);
  74              		.loc 1 75 2 is_stmt 1 view .LVU9
  75              		.loc 1 75 31 is_stmt 0 view .LVU10
  76 000a 1032     		adds	r2, r2, #16
  77 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  78 000e 03F0FE03 		and	r3, r3, #254
  79 0012 1370     		strb	r3, [r2]
  76:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
  80              		.loc 1 76 1 view .LVU11
  81 0014 7047     		bx	lr
  82              	.L6:
  83 0016 00BF     		.align	2
  84              	.L5:
  85 0018 A2430040 		.word	1073759138
  86              		.cfi_endproc
  87              	.LFE1:
  88              		.size	UART_tester_IntClock_Stop, .-UART_tester_IntClock_Stop
  89              		.section	.text.UART_tester_IntClock_StopBlock,"ax",%progbits
  90              		.align	1
  91              		.global	UART_tester_IntClock_StopBlock
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 4


  96              		.type	UART_tester_IntClock_StopBlock, %function
  97              	UART_tester_IntClock_StopBlock:
  98              	.LFB2:
  77:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  78:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  79:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  81:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
  82:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_StopBlock
  84:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
  85:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  86:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
  87:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  93:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
  94:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  95:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  96:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
  97:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
  98:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
  99:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_StopBlock(void) 
 101:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
  99              		.loc 1 101 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 102:Generated_Source\PSoC5/UART_tester_IntClock.c ****     if ((UART_tester_IntClock_CLKEN & UART_tester_IntClock_CLKEN_MASK) != 0u)
 104              		.loc 1 102 5 view .LVU13
 105              		.loc 1 102 10 is_stmt 0 view .LVU14
 106 0000 164B     		ldr	r3, .L10
 107 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 108              		.loc 1 102 8 view .LVU15
 109 0004 13F0010F 		tst	r3, #1
 110 0008 27D0     		beq	.L7
 111              	.LBB2:
 103:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 104:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/UART_tester_IntClock.c ****         uint16 oldDivider;
 112              		.loc 1 105 9 is_stmt 1 view .LVU16
 106:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 107:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_LD = 0u;
 113              		.loc 1 107 9 view .LVU17
 114              		.loc 1 107 21 is_stmt 0 view .LVU18
 115 000a 1549     		ldr	r1, .L10+4
 116 000c 0023     		movs	r3, #0
 117 000e 0B70     		strb	r3, [r1]
 108:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 109:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if defined(UART_tester_IntClock__CFG3)
 111:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_AMASK = UART_tester_IntClock_CLKEN_MASK;
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 5


 112:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/UART_tester_IntClock.c **** #else
 114:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_DMASK = UART_tester_IntClock_CLKEN_MASK;
 118              		.loc 1 114 9 is_stmt 1 view .LVU19
 119              		.loc 1 114 24 is_stmt 0 view .LVU20
 120 0010 144A     		ldr	r2, .L10+8
 121 0012 0120     		movs	r0, #1
 122 0014 1070     		strb	r0, [r2]
 115:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 123              		.loc 1 115 9 is_stmt 1 view .LVU21
 124              		.loc 1 115 24 is_stmt 0 view .LVU22
 125 0016 0432     		adds	r2, r2, #4
 126 0018 1370     		strb	r3, [r2]
 116:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* UART_tester_IntClock__CFG3 */
 117:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 118:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 127              		.loc 1 119 9 is_stmt 1 view .LVU23
 128              		.loc 1 119 24 is_stmt 0 view .LVU24
 129 001a 0C3A     		subs	r2, r2, #12
 130 001c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 131 001e 03F07F03 		and	r3, r3, #127
 132 0022 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 121:Generated_Source\PSoC5/UART_tester_IntClock.c ****         oldDivider = CY_GET_REG16(UART_tester_IntClock_DIV_PTR);
 133              		.loc 1 121 9 is_stmt 1 view .LVU25
 134              		.loc 1 121 20 is_stmt 0 view .LVU26
 135 0024 104B     		ldr	r3, .L10+12
 136 0026 1A88     		ldrh	r2, [r3]
 137 0028 92B2     		uxth	r2, r2
 138              	.LVL0:
 122:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 139              		.loc 1 122 9 is_stmt 1 view .LVU27
 140 002a 7E3B     		subs	r3, r3, #126
 141 002c 1A80     		strh	r2, [r3]	@ movhi
 123:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 142              		.loc 1 123 9 view .LVU28
 143              		.loc 1 123 21 is_stmt 0 view .LVU29
 144 002e 0723     		movs	r3, #7
 145 0030 0B70     		strb	r3, [r1]
 124:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 125:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/UART_tester_IntClock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 146              		.loc 1 126 9 is_stmt 1 view .LVU30
 147              	.L9:
 148              		.loc 1 126 55 discriminator 1 view .LVU31
 149              		.loc 1 126 15 discriminator 1 view .LVU32
 150              		.loc 1 126 17 is_stmt 0 discriminator 1 view .LVU33
 151 0032 0B4B     		ldr	r3, .L10+4
 152 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 153              		.loc 1 126 15 discriminator 1 view .LVU34
 154 0036 13F0010F 		tst	r3, #1
 155 003a FAD1     		bne	.L9
 127:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 129:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_CLKEN &= (uint8)(~UART_tester_IntClock_CLKEN_MASK);
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 6


 156              		.loc 1 130 9 is_stmt 1 view .LVU35
 157              		.loc 1 130 36 is_stmt 0 view .LVU36
 158 003c 0749     		ldr	r1, .L10
 159 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 160 0040 03F0FE03 		and	r3, r3, #254
 161 0044 0B70     		strb	r3, [r1]
 131:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_CLKSTBY &= (uint8)(~UART_tester_IntClock_CLKSTBY_MASK);
 162              		.loc 1 131 9 is_stmt 1 view .LVU37
 163              		.loc 1 131 38 is_stmt 0 view .LVU38
 164 0046 1031     		adds	r1, r1, #16
 165 0048 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 166 004a 03F0FE03 		and	r3, r3, #254
 167 004e 0B70     		strb	r3, [r1]
 132:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 133:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CLK_DIST_LD = 0x00u;
 168              		.loc 1 135 9 is_stmt 1 view .LVU39
 169              		.loc 1 135 21 is_stmt 0 view .LVU40
 170 0050 034B     		ldr	r3, .L10+4
 171 0052 0021     		movs	r1, #0
 172 0054 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/UART_tester_IntClock.c ****         CY_SET_REG16(UART_tester_IntClock_DIV_PTR, oldDivider);
 173              		.loc 1 136 9 is_stmt 1 view .LVU41
 174 0056 7F33     		adds	r3, r3, #127
 175 0058 1A80     		strh	r2, [r3]	@ movhi
 176              	.LVL1:
 177              	.L7:
 178              		.loc 1 136 9 is_stmt 0 view .LVU42
 179              	.LBE2:
 137:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 139:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 180              		.loc 1 139 1 view .LVU43
 181 005a 7047     		bx	lr
 182              	.L11:
 183              		.align	2
 184              	.L10:
 185 005c A2430040 		.word	1073759138
 186 0060 01400040 		.word	1073758209
 187 0064 10400040 		.word	1073758224
 188 0068 80400040 		.word	1073758336
 189              		.cfi_endproc
 190              	.LFE2:
 191              		.size	UART_tester_IntClock_StopBlock, .-UART_tester_IntClock_StopBlock
 192              		.section	.text.UART_tester_IntClock_StandbyPower,"ax",%progbits
 193              		.align	1
 194              		.global	UART_tester_IntClock_StandbyPower
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu softvfp
 199              		.type	UART_tester_IntClock_StandbyPower, %function
 200              	UART_tester_IntClock_StandbyPower:
 201              	.LVL2:
 202              	.LFB3:
 140:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 7


 141:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 142:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 143:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_StandbyPower
 145:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 146:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 147:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 148:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 150:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 151:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 153:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 154:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 155:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 156:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 203              		.loc 1 158 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 159:Generated_Source\PSoC5/UART_tester_IntClock.c ****     if(state == 0u)
 208              		.loc 1 159 5 view .LVU45
 209              		.loc 1 159 7 is_stmt 0 view .LVU46
 210 0000 28B9     		cbnz	r0, .L13
 160:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 161:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_CLKSTBY &= (uint8)(~UART_tester_IntClock_CLKSTBY_MASK);
 211              		.loc 1 161 9 is_stmt 1 view .LVU47
 212              		.loc 1 161 38 is_stmt 0 view .LVU48
 213 0002 064A     		ldr	r2, .L15
 214 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 215 0006 03F0FE03 		and	r3, r3, #254
 216 000a 1370     		strb	r3, [r2]
 217 000c 7047     		bx	lr
 218              	.L13:
 162:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 163:Generated_Source\PSoC5/UART_tester_IntClock.c ****     else
 164:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 165:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_CLKSTBY |= UART_tester_IntClock_CLKSTBY_MASK;
 219              		.loc 1 165 9 is_stmt 1 view .LVU49
 220              		.loc 1 165 38 is_stmt 0 view .LVU50
 221 000e 034A     		ldr	r2, .L15
 222 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 223 0012 43F00103 		orr	r3, r3, #1
 224 0016 1370     		strb	r3, [r2]
 166:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 167:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 225              		.loc 1 167 1 view .LVU51
 226 0018 7047     		bx	lr
 227              	.L16:
 228 001a 00BF     		.align	2
 229              	.L15:
 230 001c B2430040 		.word	1073759154
 231              		.cfi_endproc
 232              	.LFE3:
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 8


 233              		.size	UART_tester_IntClock_StandbyPower, .-UART_tester_IntClock_StandbyPower
 234              		.section	.text.UART_tester_IntClock_GetDividerRegister,"ax",%progbits
 235              		.align	1
 236              		.global	UART_tester_IntClock_GetDividerRegister
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu softvfp
 241              		.type	UART_tester_IntClock_GetDividerRegister, %function
 242              	UART_tester_IntClock_GetDividerRegister:
 243              	.LFB5:
 168:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 169:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 170:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_SetDividerRegister
 172:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 173:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 174:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 175:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 180:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 181:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/UART_tester_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/UART_tester_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   cycle.
 188:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 189:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 190:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 191:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 192:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/UART_tester_IntClock.c ****                                 
 195:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 196:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 198:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 currSrc = UART_tester_IntClock_GetSourceRegister();
 199:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 oldDivider = UART_tester_IntClock_GetDividerRegister();
 200:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 201:Generated_Source\PSoC5/UART_tester_IntClock.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 203:Generated_Source\PSoC5/UART_tester_IntClock.c ****         enabled = UART_tester_IntClock_CLKEN & UART_tester_IntClock_CLKEN_MASK;
 204:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 205:Generated_Source\PSoC5/UART_tester_IntClock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 207:Generated_Source\PSoC5/UART_tester_IntClock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/UART_tester_IntClock.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 210:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 9


 214:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 216:Generated_Source\PSoC5/UART_tester_IntClock.c ****             else
 217:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 218:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 UART_tester_IntClock_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 223:Generated_Source\PSoC5/UART_tester_IntClock.c ****         }
 224:Generated_Source\PSoC5/UART_tester_IntClock.c ****         else
 225:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 226:Generated_Source\PSoC5/UART_tester_IntClock.c **** 			
 227:Generated_Source\PSoC5/UART_tester_IntClock.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 229:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 231:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if defined(UART_tester_IntClock__CFG3)
 233:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_AMASK = UART_tester_IntClock_CLKEN_MASK;
 234:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/UART_tester_IntClock.c **** #else
 236:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_DMASK = UART_tester_IntClock_CLKEN_MASK;
 237:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* UART_tester_IntClock__CFG3 */
 239:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 242:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 if (((UART_tester_IntClock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 {
 245:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 249:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 253:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     UART_tester_IntClock_CLKEN &= (uint8)(~UART_tester_IntClock_CLKEN_MASK);
 254:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 255:Generated_Source\PSoC5/UART_tester_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 }
 260:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 261:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 262:Generated_Source\PSoC5/UART_tester_IntClock.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/UART_tester_IntClock.c ****             if ((UART_tester_IntClock_CLKEN & UART_tester_IntClock_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 265:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 10


 271:Generated_Source\PSoC5/UART_tester_IntClock.c ****             else
 272:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 273:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/UART_tester_IntClock.c **** 				UART_tester_IntClock_CLKEN |= enabled;
 276:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 277:Generated_Source\PSoC5/UART_tester_IntClock.c ****         }
 278:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 279:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 280:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 281:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 282:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_GetDividerRegister
 284:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 285:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 286:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 287:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 289:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 290:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 291:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 292:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 293:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 296:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/UART_tester_IntClock.c **** uint16 UART_tester_IntClock_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 244              		.loc 1 298 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 299:Generated_Source\PSoC5/UART_tester_IntClock.c ****     return CY_GET_REG16(UART_tester_IntClock_DIV_PTR);
 249              		.loc 1 299 5 view .LVU53
 250              		.loc 1 299 12 is_stmt 0 view .LVU54
 251 0000 014B     		ldr	r3, .L18
 252 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 253              		.loc 1 300 1 view .LVU55
 254 0004 80B2     		uxth	r0, r0
 255 0006 7047     		bx	lr
 256              	.L19:
 257              		.align	2
 258              	.L18:
 259 0008 80400040 		.word	1073758336
 260              		.cfi_endproc
 261              	.LFE5:
 262              		.size	UART_tester_IntClock_GetDividerRegister, .-UART_tester_IntClock_GetDividerRegister
 263              		.section	.text.UART_tester_IntClock_SetModeRegister,"ax",%progbits
 264              		.align	1
 265              		.global	UART_tester_IntClock_SetModeRegister
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu softvfp
 270              		.type	UART_tester_IntClock_SetModeRegister, %function
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 11


 271              	UART_tester_IntClock_SetModeRegister:
 272              	.LVL3:
 273              	.LFB6:
 301:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 302:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 303:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_SetModeRegister
 305:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 306:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 307:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 308:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 313:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 314:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 value.
 319:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 source clock.
 323:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 328:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 329:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 330:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 331:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 274              		.loc 1 333 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 334:Generated_Source\PSoC5/UART_tester_IntClock.c ****     UART_tester_IntClock_MOD_SRC |= modeBitMask & (uint8)UART_tester_IntClock_MODE_MASK;
 279              		.loc 1 334 5 view .LVU57
 280              		.loc 1 334 34 is_stmt 0 view .LVU58
 281 0000 044A     		ldr	r2, .L21
 282 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 283              		.loc 1 334 49 view .LVU59
 284 0004 00F0F800 		and	r0, r0, #248
 285              	.LVL4:
 286              		.loc 1 334 49 view .LVU60
 287 0008 40B2     		sxtb	r0, r0
 288              		.loc 1 334 34 view .LVU61
 289 000a 0343     		orrs	r3, r3, r0
 290 000c DBB2     		uxtb	r3, r3
 291 000e 1370     		strb	r3, [r2]
 335:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 292              		.loc 1 335 1 view .LVU62
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 12


 293 0010 7047     		bx	lr
 294              	.L22:
 295 0012 00BF     		.align	2
 296              	.L21:
 297 0014 82400040 		.word	1073758338
 298              		.cfi_endproc
 299              	.LFE6:
 300              		.size	UART_tester_IntClock_SetModeRegister, .-UART_tester_IntClock_SetModeRegister
 301              		.section	.text.UART_tester_IntClock_ClearModeRegister,"ax",%progbits
 302              		.align	1
 303              		.global	UART_tester_IntClock_ClearModeRegister
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu softvfp
 308              		.type	UART_tester_IntClock_ClearModeRegister, %function
 309              	UART_tester_IntClock_ClearModeRegister:
 310              	.LVL5:
 311              	.LFB7:
 336:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 337:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 338:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_ClearModeRegister
 340:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 341:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 342:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 343:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 348:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 349:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 value.
 354:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 source clock.
 358:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/UART_tester_IntClock.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 363:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 364:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 365:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 366:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 312              		.loc 1 368 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 13


 369:Generated_Source\PSoC5/UART_tester_IntClock.c ****     UART_tester_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(UART_tester_IntClock_M
 317              		.loc 1 369 5 view .LVU64
 318              		.loc 1 369 34 is_stmt 0 view .LVU65
 319 0000 044A     		ldr	r2, .L24
 320 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 321              		.loc 1 369 37 view .LVU66
 322 0004 C043     		mvns	r0, r0
 323              	.LVL6:
 324              		.loc 1 369 37 view .LVU67
 325 0006 C0B2     		uxtb	r0, r0
 326              		.loc 1 369 34 view .LVU68
 327 0008 40F00700 		orr	r0, r0, #7
 328 000c 1840     		ands	r0, r0, r3
 329 000e 1070     		strb	r0, [r2]
 370:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 330              		.loc 1 370 1 view .LVU69
 331 0010 7047     		bx	lr
 332              	.L25:
 333 0012 00BF     		.align	2
 334              	.L24:
 335 0014 82400040 		.word	1073758338
 336              		.cfi_endproc
 337              	.LFE7:
 338              		.size	UART_tester_IntClock_ClearModeRegister, .-UART_tester_IntClock_ClearModeRegister
 339              		.section	.text.UART_tester_IntClock_GetModeRegister,"ax",%progbits
 340              		.align	1
 341              		.global	UART_tester_IntClock_GetModeRegister
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 345              		.fpu softvfp
 346              		.type	UART_tester_IntClock_GetModeRegister, %function
 347              	UART_tester_IntClock_GetModeRegister:
 348              	.LFB8:
 371:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 372:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 373:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_GetModeRegister
 375:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 376:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 377:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 378:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 380:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 381:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 382:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 383:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 384:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 387:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/UART_tester_IntClock.c **** uint8 UART_tester_IntClock_GetModeRegister(void) 
 389:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 349              		.loc 1 389 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 14


 353              		@ link register save eliminated.
 390:Generated_Source\PSoC5/UART_tester_IntClock.c ****     return UART_tester_IntClock_MOD_SRC & (uint8)(UART_tester_IntClock_MODE_MASK);
 354              		.loc 1 390 5 view .LVU71
 355              		.loc 1 390 41 is_stmt 0 view .LVU72
 356 0000 024B     		ldr	r3, .L27
 357 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 358              		.loc 1 391 1 view .LVU73
 359 0004 00F0F800 		and	r0, r0, #248
 360 0008 7047     		bx	lr
 361              	.L28:
 362 000a 00BF     		.align	2
 363              	.L27:
 364 000c 82400040 		.word	1073758338
 365              		.cfi_endproc
 366              	.LFE8:
 367              		.size	UART_tester_IntClock_GetModeRegister, .-UART_tester_IntClock_GetModeRegister
 368              		.section	.text.UART_tester_IntClock_GetSourceRegister,"ax",%progbits
 369              		.align	1
 370              		.global	UART_tester_IntClock_GetSourceRegister
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 374              		.fpu softvfp
 375              		.type	UART_tester_IntClock_GetSourceRegister, %function
 376              	UART_tester_IntClock_GetSourceRegister:
 377              	.LFB10:
 392:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 393:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 394:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_SetSourceRegister
 396:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 397:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 398:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 399:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 402:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 403:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   following input sources:
 405:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/UART_tester_IntClock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 415:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 416:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 417:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 418:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/UART_tester_IntClock.c **** void UART_tester_IntClock_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 421:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 currDiv = UART_tester_IntClock_GetDividerRegister();
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 15


 422:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 oldSrc = UART_tester_IntClock_GetSourceRegister();
 423:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 424:Generated_Source\PSoC5/UART_tester_IntClock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/UART_tester_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 427:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC =
 431:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 432:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 433:Generated_Source\PSoC5/UART_tester_IntClock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 436:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/UART_tester_IntClock.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC =
 439:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 440:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 442:Generated_Source\PSoC5/UART_tester_IntClock.c ****     else
 443:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 444:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC =
 445:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 446:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 447:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 448:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 449:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 450:Generated_Source\PSoC5/UART_tester_IntClock.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Function Name: UART_tester_IntClock_GetSourceRegister
 452:Generated_Source\PSoC5/UART_tester_IntClock.c **** ********************************************************************************
 453:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 454:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Summary:
 455:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 457:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Parameters:
 458:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  None
 459:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 460:Generated_Source\PSoC5/UART_tester_IntClock.c **** * Returns:
 461:Generated_Source\PSoC5/UART_tester_IntClock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/UART_tester_IntClock.c **** *
 463:Generated_Source\PSoC5/UART_tester_IntClock.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/UART_tester_IntClock.c **** uint8 UART_tester_IntClock_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/UART_tester_IntClock.c **** {
 378              		.loc 1 465 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 466:Generated_Source\PSoC5/UART_tester_IntClock.c ****     return UART_tester_IntClock_MOD_SRC & UART_tester_IntClock_SRC_SEL_MSK;
 383              		.loc 1 466 5 view .LVU75
 384              		.loc 1 466 12 is_stmt 0 view .LVU76
 385 0000 024B     		ldr	r3, .L30
 386 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/UART_tester_IntClock.c **** }
 387              		.loc 1 467 1 view .LVU77
 388 0004 00F00700 		and	r0, r0, #7
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 16


 389 0008 7047     		bx	lr
 390              	.L31:
 391 000a 00BF     		.align	2
 392              	.L30:
 393 000c 82400040 		.word	1073758338
 394              		.cfi_endproc
 395              	.LFE10:
 396              		.size	UART_tester_IntClock_GetSourceRegister, .-UART_tester_IntClock_GetSourceRegister
 397              		.section	.text.UART_tester_IntClock_SetDividerRegister,"ax",%progbits
 398              		.align	1
 399              		.global	UART_tester_IntClock_SetDividerRegister
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu softvfp
 404              		.type	UART_tester_IntClock_SetDividerRegister, %function
 405              	UART_tester_IntClock_SetDividerRegister:
 406              	.LVL7:
 407              	.LFB4:
 195:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 enabled;
 408              		.loc 1 195 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 195:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 enabled;
 412              		.loc 1 195 1 is_stmt 0 view .LVU79
 413 0000 70B5     		push	{r4, r5, r6, lr}
 414              		.cfi_def_cfa_offset 16
 415              		.cfi_offset 4, -16
 416              		.cfi_offset 5, -12
 417              		.cfi_offset 6, -8
 418              		.cfi_offset 14, -4
 419 0002 0446     		mov	r4, r0
 420 0004 0E46     		mov	r6, r1
 196:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 421              		.loc 1 196 5 is_stmt 1 view .LVU80
 198:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 oldDivider = UART_tester_IntClock_GetDividerRegister();
 422              		.loc 1 198 5 view .LVU81
 198:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 oldDivider = UART_tester_IntClock_GetDividerRegister();
 423              		.loc 1 198 21 is_stmt 0 view .LVU82
 424 0006 FFF7FEFF 		bl	UART_tester_IntClock_GetSourceRegister
 425              	.LVL8:
 198:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 oldDivider = UART_tester_IntClock_GetDividerRegister();
 426              		.loc 1 198 21 view .LVU83
 427 000a 0546     		mov	r5, r0
 428              	.LVL9:
 199:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 429              		.loc 1 199 5 is_stmt 1 view .LVU84
 199:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 430              		.loc 1 199 25 is_stmt 0 view .LVU85
 431 000c FFF7FEFF 		bl	UART_tester_IntClock_GetDividerRegister
 432              	.LVL10:
 201:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 433              		.loc 1 201 5 is_stmt 1 view .LVU86
 201:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 434              		.loc 1 201 8 is_stmt 0 view .LVU87
 435 0010 A042     		cmp	r0, r4
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 17


 436 0012 4DD0     		beq	.L32
 203:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 437              		.loc 1 203 9 is_stmt 1 view .LVU88
 203:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 438              		.loc 1 203 19 is_stmt 0 view .LVU89
 439 0014 2B4B     		ldr	r3, .L45
 440 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 203:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 441              		.loc 1 203 17 view .LVU90
 442 0018 03F00102 		and	r2, r3, #1
 443              	.LVL11:
 205:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 444              		.loc 1 205 9 is_stmt 1 view .LVU91
 205:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 445              		.loc 1 205 12 is_stmt 0 view .LVU92
 446 001c 95B9     		cbnz	r5, .L34
 205:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 447              		.loc 1 205 58 discriminator 1 view .LVU93
 448 001e 00B1     		cbz	r0, .L35
 205:Generated_Source\PSoC5/UART_tester_IntClock.c ****         {
 449              		.loc 1 205 81 discriminator 2 view .LVU94
 450 0020 84B9     		cbnz	r4, .L34
 451              	.L35:
 208:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 452              		.loc 1 208 13 is_stmt 1 view .LVU95
 208:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 453              		.loc 1 208 16 is_stmt 0 view .LVU96
 454 0022 38B9     		cbnz	r0, .L36
 213:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 455              		.loc 1 213 17 is_stmt 1 view .LVU97
 456 0024 284B     		ldr	r3, .L45+4
 457 0026 1C80     		strh	r4, [r3]	@ movhi
 214:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 458              		.loc 1 214 17 view .LVU98
 214:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 459              		.loc 1 214 46 is_stmt 0 view .LVU99
 460 0028 284A     		ldr	r2, .L45+8
 461              	.LVL12:
 214:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 462              		.loc 1 214 46 view .LVU100
 463 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 464 002c 03F0BF03 		and	r3, r3, #191
 465 0030 1370     		strb	r3, [r2]
 466 0032 3DE0     		b	.L32
 467              	.LVL13:
 468              	.L36:
 220:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
 469              		.loc 1 220 17 is_stmt 1 view .LVU101
 220:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
 470              		.loc 1 220 46 is_stmt 0 view .LVU102
 471 0034 254A     		ldr	r2, .L45+8
 472              	.LVL14:
 220:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
 473              		.loc 1 220 46 view .LVU103
 474 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 475              	.LVL15:
 220:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CY_SET_REG16(UART_tester_IntClock_DIV_PTR, clkDivider);
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 18


 476              		.loc 1 220 46 view .LVU104
 477 0038 43F04003 		orr	r3, r3, #64
 478 003c 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 479              		.loc 1 221 17 is_stmt 1 view .LVU105
 480 003e 224B     		ldr	r3, .L45+4
 481 0040 1C80     		strh	r4, [r3]	@ movhi
 482 0042 35E0     		b	.L32
 483              	.LVL16:
 484              	.L34:
 227:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 485              		.loc 1 227 13 view .LVU106
 227:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 486              		.loc 1 227 16 is_stmt 0 view .LVU107
 487 0044 22B3     		cbz	r2, .L37
 229:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 488              		.loc 1 229 17 is_stmt 1 view .LVU108
 229:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 489              		.loc 1 229 29 is_stmt 0 view .LVU109
 490 0046 0023     		movs	r3, #0
 491 0048 2149     		ldr	r1, .L45+12
 492 004a 0B70     		strb	r3, [r1]
 236:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 493              		.loc 1 236 17 is_stmt 1 view .LVU110
 236:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 494              		.loc 1 236 32 is_stmt 0 view .LVU111
 495 004c 0F31     		adds	r1, r1, #15
 496 004e 0125     		movs	r5, #1
 497              	.LVL17:
 236:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 498              		.loc 1 236 32 view .LVU112
 499 0050 0D70     		strb	r5, [r1]
 237:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* UART_tester_IntClock__CFG3 */
 500              		.loc 1 237 17 is_stmt 1 view .LVU113
 237:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* UART_tester_IntClock__CFG3 */
 501              		.loc 1 237 32 is_stmt 0 view .LVU114
 502 0052 0431     		adds	r1, r1, #4
 503 0054 0B70     		strb	r3, [r1]
 240:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 504              		.loc 1 240 17 is_stmt 1 view .LVU115
 240:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 505              		.loc 1 240 32 is_stmt 0 view .LVU116
 506 0056 0C39     		subs	r1, r1, #12
 507 0058 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 508 005a 03F07F03 		and	r3, r3, #127
 509 005e 0B70     		strb	r3, [r1]
 243:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 {
 510              		.loc 1 243 17 is_stmt 1 view .LVU117
 243:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 {
 511              		.loc 1 243 23 is_stmt 0 view .LVU118
 512 0060 1A4B     		ldr	r3, .L45+8
 513 0062 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 243:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 {
 514              		.loc 1 243 20 view .LVU119
 515 0064 13F0080F 		tst	r3, #8
 516 0068 00D0     		beq	.L38
 243:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 {
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 19


 517              		.loc 1 243 73 discriminator 1 view .LVU120
 518 006a 8CB9     		cbnz	r4, .L37
 519              	.L38:
 246:Generated_Source\PSoC5/UART_tester_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 520              		.loc 1 246 21 is_stmt 1 view .LVU121
 521 006c 194B     		ldr	r3, .L45+16
 522 006e 1880     		strh	r0, [r3]	@ movhi
 247:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 523              		.loc 1 247 21 view .LVU122
 247:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 524              		.loc 1 247 33 is_stmt 0 view .LVU123
 525 0070 013B     		subs	r3, r3, #1
 526 0072 0721     		movs	r1, #7
 527 0074 1970     		strb	r1, [r3]
 250:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 528              		.loc 1 250 21 is_stmt 1 view .LVU124
 529              	.L39:
 250:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 530              		.loc 1 250 67 discriminator 1 view .LVU125
 250:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 531              		.loc 1 250 27 discriminator 1 view .LVU126
 250:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 532              		.loc 1 250 29 is_stmt 0 discriminator 1 view .LVU127
 533 0076 164B     		ldr	r3, .L45+12
 534 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 250:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 535              		.loc 1 250 27 discriminator 1 view .LVU128
 536 007a 13F0010F 		tst	r3, #1
 537 007e FAD1     		bne	.L39
 253:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 538              		.loc 1 253 21 is_stmt 1 view .LVU129
 253:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 539              		.loc 1 253 48 is_stmt 0 view .LVU130
 540 0080 1049     		ldr	r1, .L45
 541 0082 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 542 0084 03F0FE03 		and	r3, r3, #254
 543 0088 0B70     		strb	r3, [r1]
 257:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 544              		.loc 1 257 21 is_stmt 1 view .LVU131
 257:Generated_Source\PSoC5/UART_tester_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 545              		.loc 1 257 33 is_stmt 0 view .LVU132
 546 008a 114B     		ldr	r3, .L45+12
 547 008c 0021     		movs	r1, #0
 548 008e 1970     		strb	r1, [r3]
 549              	.L37:
 263:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 550              		.loc 1 263 13 is_stmt 1 view .LVU133
 263:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 551              		.loc 1 263 18 is_stmt 0 view .LVU134
 552 0090 0C4B     		ldr	r3, .L45
 553 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 263:Generated_Source\PSoC5/UART_tester_IntClock.c ****             {
 554              		.loc 1 263 16 view .LVU135
 555 0094 13F0010F 		tst	r3, #1
 556 0098 0DD0     		beq	.L40
 266:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 557              		.loc 1 266 17 is_stmt 1 view .LVU136
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 20


 558 009a 0E4B     		ldr	r3, .L45+16
 559 009c 1C80     		strh	r4, [r3]	@ movhi
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 560              		.loc 1 268 17 view .LVU137
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 561              		.loc 1 268 29 is_stmt 0 view .LVU138
 562 009e 46B1     		cbz	r6, .L43
 563 00a0 0322     		movs	r2, #3
 564              	.LVL18:
 565              	.L41:
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 566              		.loc 1 268 29 discriminator 4 view .LVU139
 567 00a2 0B4B     		ldr	r3, .L45+12
 568 00a4 1A70     		strb	r2, [r3]
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 569              		.loc 1 269 17 is_stmt 1 discriminator 4 view .LVU140
 570              	.L42:
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 571              		.loc 1 269 63 discriminator 1 view .LVU141
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 572              		.loc 1 269 23 discriminator 1 view .LVU142
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 573              		.loc 1 269 25 is_stmt 0 discriminator 1 view .LVU143
 574 00a6 0A4B     		ldr	r3, .L45+12
 575 00a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 269:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 576              		.loc 1 269 23 discriminator 1 view .LVU144
 577 00aa 13F0010F 		tst	r3, #1
 578 00ae FAD1     		bne	.L42
 579              	.L32:
 279:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 580              		.loc 1 279 1 view .LVU145
 581 00b0 70BD     		pop	{r4, r5, r6, pc}
 582              	.LVL19:
 583              	.L43:
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 584              		.loc 1 268 29 view .LVU146
 585 00b2 0122     		movs	r2, #1
 586              	.LVL20:
 268:Generated_Source\PSoC5/UART_tester_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 587              		.loc 1 268 29 view .LVU147
 588 00b4 F5E7     		b	.L41
 589              	.LVL21:
 590              	.L40:
 274:Generated_Source\PSoC5/UART_tester_IntClock.c **** 				UART_tester_IntClock_CLKEN |= enabled;
 591              		.loc 1 274 17 is_stmt 1 view .LVU148
 592 00b6 044B     		ldr	r3, .L45+4
 593 00b8 1C80     		strh	r4, [r3]	@ movhi
 275:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 594              		.loc 1 275 5 view .LVU149
 275:Generated_Source\PSoC5/UART_tester_IntClock.c ****             }
 595              		.loc 1 275 32 is_stmt 0 view .LVU150
 596 00ba 0249     		ldr	r1, .L45
 597 00bc 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 598 00be 1343     		orrs	r3, r3, r2
 599 00c0 0B70     		strb	r3, [r1]
 279:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 21


 600              		.loc 1 279 1 view .LVU151
 601 00c2 F5E7     		b	.L32
 602              	.L46:
 603              		.align	2
 604              	.L45:
 605 00c4 A2430040 		.word	1073759138
 606 00c8 80400040 		.word	1073758336
 607 00cc 82400040 		.word	1073758338
 608 00d0 01400040 		.word	1073758209
 609 00d4 02400040 		.word	1073758210
 610              		.cfi_endproc
 611              	.LFE4:
 612              		.size	UART_tester_IntClock_SetDividerRegister, .-UART_tester_IntClock_SetDividerRegister
 613              		.section	.text.UART_tester_IntClock_SetSourceRegister,"ax",%progbits
 614              		.align	1
 615              		.global	UART_tester_IntClock_SetSourceRegister
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu softvfp
 620              		.type	UART_tester_IntClock_SetSourceRegister, %function
 621              	UART_tester_IntClock_SetSourceRegister:
 622              	.LVL22:
 623              	.LFB9:
 420:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 currDiv = UART_tester_IntClock_GetDividerRegister();
 624              		.loc 1 420 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 420:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint16 currDiv = UART_tester_IntClock_GetDividerRegister();
 628              		.loc 1 420 1 is_stmt 0 view .LVU153
 629 0000 38B5     		push	{r3, r4, r5, lr}
 630              		.cfi_def_cfa_offset 16
 631              		.cfi_offset 3, -16
 632              		.cfi_offset 4, -12
 633              		.cfi_offset 5, -8
 634              		.cfi_offset 14, -4
 635 0002 0446     		mov	r4, r0
 421:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 oldSrc = UART_tester_IntClock_GetSourceRegister();
 636              		.loc 1 421 5 is_stmt 1 view .LVU154
 421:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 oldSrc = UART_tester_IntClock_GetSourceRegister();
 637              		.loc 1 421 22 is_stmt 0 view .LVU155
 638 0004 FFF7FEFF 		bl	UART_tester_IntClock_GetDividerRegister
 639              	.LVL23:
 421:Generated_Source\PSoC5/UART_tester_IntClock.c ****     uint8 oldSrc = UART_tester_IntClock_GetSourceRegister();
 640              		.loc 1 421 22 view .LVU156
 641 0008 0546     		mov	r5, r0
 642              	.LVL24:
 422:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 643              		.loc 1 422 5 is_stmt 1 view .LVU157
 422:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 644              		.loc 1 422 20 is_stmt 0 view .LVU158
 645 000a FFF7FEFF 		bl	UART_tester_IntClock_GetSourceRegister
 646              	.LVL25:
 424:Generated_Source\PSoC5/UART_tester_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 647              		.loc 1 424 5 is_stmt 1 view .LVU159
 424:Generated_Source\PSoC5/UART_tester_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 22


 648              		.loc 1 424 8 is_stmt 0 view .LVU160
 649 000e 0346     		mov	r3, r0
 650 0010 70B1     		cbz	r0, .L48
 424:Generated_Source\PSoC5/UART_tester_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 651              		.loc 1 424 56 discriminator 1 view .LVU161
 652 0012 6CB9     		cbnz	r4, .L48
 425:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 653              		.loc 1 425 59 view .LVU162
 654 0014 65B9     		cbnz	r5, .L48
 429:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC =
 655              		.loc 1 429 9 is_stmt 1 view .LVU163
 429:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC =
 656              		.loc 1 429 38 is_stmt 0 view .LVU164
 657 0016 134B     		ldr	r3, .L52
 658 0018 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 659 001a 42F04002 		orr	r2, r2, #64
 660 001e 1A70     		strb	r2, [r3]
 430:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 661              		.loc 1 430 9 is_stmt 1 view .LVU165
 431:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 662              		.loc 1 431 14 is_stmt 0 view .LVU166
 663 0020 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 664              	.LVL26:
 431:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 665              		.loc 1 431 14 view .LVU167
 666 0022 40B2     		sxtb	r0, r0
 431:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 667              		.loc 1 431 43 view .LVU168
 668 0024 20F00700 		bic	r0, r0, #7
 431:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 669              		.loc 1 431 89 view .LVU169
 670 0028 2043     		orrs	r0, r0, r4
 671 002a C0B2     		uxtb	r0, r0
 430:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 672              		.loc 1 430 38 view .LVU170
 673 002c 1870     		strb	r0, [r3]
 674 002e 18E0     		b	.L47
 675              	.LVL27:
 676              	.L48:
 433:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 677              		.loc 1 433 10 is_stmt 1 view .LVU171
 433:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 678              		.loc 1 433 13 is_stmt 0 view .LVU172
 679 0030 73B9     		cbnz	r3, .L50
 433:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 680              		.loc 1 433 61 discriminator 1 view .LVU173
 681 0032 6CB1     		cbz	r4, .L50
 434:Generated_Source\PSoC5/UART_tester_IntClock.c ****     {
 682              		.loc 1 434 63 view .LVU174
 683 0034 65B9     		cbnz	r5, .L50
 438:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 684              		.loc 1 438 9 is_stmt 1 view .LVU175
 439:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 685              		.loc 1 439 14 is_stmt 0 view .LVU176
 686 0036 0B4B     		ldr	r3, .L52
 687 0038 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 688              	.LVL28:
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 23


 439:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 689              		.loc 1 439 14 view .LVU177
 690 003a 40B2     		sxtb	r0, r0
 439:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 691              		.loc 1 439 43 view .LVU178
 692 003c 20F00700 		bic	r0, r0, #7
 439:Generated_Source\PSoC5/UART_tester_IntClock.c ****         UART_tester_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 693              		.loc 1 439 89 view .LVU179
 694 0040 2043     		orrs	r0, r0, r4
 695 0042 C0B2     		uxtb	r0, r0
 438:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 696              		.loc 1 438 38 view .LVU180
 697 0044 1870     		strb	r0, [r3]
 440:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 698              		.loc 1 440 9 is_stmt 1 view .LVU181
 440:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 699              		.loc 1 440 38 is_stmt 0 view .LVU182
 700 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 701 0048 02F0BF02 		and	r2, r2, #191
 702 004c 1A70     		strb	r2, [r3]
 703 004e 08E0     		b	.L47
 704              	.LVL29:
 705              	.L50:
 444:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 706              		.loc 1 444 9 is_stmt 1 view .LVU183
 445:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 707              		.loc 1 445 14 is_stmt 0 view .LVU184
 708 0050 044A     		ldr	r2, .L52
 709 0052 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 710 0054 5BB2     		sxtb	r3, r3
 445:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 711              		.loc 1 445 43 view .LVU185
 712 0056 23F00703 		bic	r3, r3, #7
 445:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 713              		.loc 1 445 89 view .LVU186
 714 005a 43EA0400 		orr	r0, r3, r4
 715              	.LVL30:
 445:Generated_Source\PSoC5/UART_tester_IntClock.c ****     }
 716              		.loc 1 445 89 view .LVU187
 717 005e C0B2     		uxtb	r0, r0
 444:Generated_Source\PSoC5/UART_tester_IntClock.c ****             (UART_tester_IntClock_MOD_SRC & (uint8)(~UART_tester_IntClock_SRC_SEL_MSK)) | clkSource
 718              		.loc 1 444 38 view .LVU188
 719 0060 1070     		strb	r0, [r2]
 720              	.L47:
 447:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 721              		.loc 1 447 1 view .LVU189
 722 0062 38BD     		pop	{r3, r4, r5, pc}
 723              	.LVL31:
 724              	.L53:
 447:Generated_Source\PSoC5/UART_tester_IntClock.c **** 
 725              		.loc 1 447 1 view .LVU190
 726              		.align	2
 727              	.L52:
 728 0064 82400040 		.word	1073758338
 729              		.cfi_endproc
 730              	.LFE9:
 731              		.size	UART_tester_IntClock_SetSourceRegister, .-UART_tester_IntClock_SetSourceRegister
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 24


 732              		.text
 733              	.Letext0:
 734              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 735              		.section	.debug_info,"",%progbits
 736              	.Ldebug_info0:
 737 0000 CE020000 		.4byte	0x2ce
 738 0004 0400     		.2byte	0x4
 739 0006 00000000 		.4byte	.Ldebug_abbrev0
 740 000a 04       		.byte	0x4
 741 000b 01       		.uleb128 0x1
 742 000c 23020000 		.4byte	.LASF36
 743 0010 0C       		.byte	0xc
 744 0011 6A000000 		.4byte	.LASF37
 745 0015 CC020000 		.4byte	.LASF38
 746 0019 00000000 		.4byte	.Ldebug_ranges0+0
 747 001d 00000000 		.4byte	0
 748 0021 00000000 		.4byte	.Ldebug_line0
 749 0025 02       		.uleb128 0x2
 750 0026 01       		.byte	0x1
 751 0027 06       		.byte	0x6
 752 0028 17010000 		.4byte	.LASF0
 753 002c 02       		.uleb128 0x2
 754 002d 01       		.byte	0x1
 755 002e 08       		.byte	0x8
 756 002f FD000000 		.4byte	.LASF1
 757 0033 02       		.uleb128 0x2
 758 0034 02       		.byte	0x2
 759 0035 05       		.byte	0x5
 760 0036 60000000 		.4byte	.LASF2
 761 003a 02       		.uleb128 0x2
 762 003b 02       		.byte	0x2
 763 003c 07       		.byte	0x7
 764 003d 69010000 		.4byte	.LASF3
 765 0041 02       		.uleb128 0x2
 766 0042 04       		.byte	0x4
 767 0043 05       		.byte	0x5
 768 0044 D3000000 		.4byte	.LASF4
 769 0048 02       		.uleb128 0x2
 770 0049 04       		.byte	0x4
 771 004a 07       		.byte	0x7
 772 004b 0F030000 		.4byte	.LASF5
 773 004f 02       		.uleb128 0x2
 774 0050 08       		.byte	0x8
 775 0051 05       		.byte	0x5
 776 0052 C5000000 		.4byte	.LASF6
 777 0056 02       		.uleb128 0x2
 778 0057 08       		.byte	0x8
 779 0058 07       		.byte	0x7
 780 0059 23010000 		.4byte	.LASF7
 781 005d 03       		.uleb128 0x3
 782 005e 04       		.byte	0x4
 783 005f 05       		.byte	0x5
 784 0060 696E7400 		.ascii	"int\000"
 785 0064 02       		.uleb128 0x2
 786 0065 04       		.byte	0x4
 787 0066 07       		.byte	0x7
 788 0067 3A010000 		.4byte	.LASF8
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 25


 789 006b 04       		.uleb128 0x4
 790 006c AE000000 		.4byte	.LASF9
 791 0070 02       		.byte	0x2
 792 0071 E401     		.2byte	0x1e4
 793 0073 19       		.byte	0x19
 794 0074 2C000000 		.4byte	0x2c
 795 0078 05       		.uleb128 0x5
 796 0079 6B000000 		.4byte	0x6b
 797 007d 04       		.uleb128 0x4
 798 007e 98000000 		.4byte	.LASF10
 799 0082 02       		.byte	0x2
 800 0083 E501     		.2byte	0x1e5
 801 0085 19       		.byte	0x19
 802 0086 3A000000 		.4byte	0x3a
 803 008a 05       		.uleb128 0x5
 804 008b 7D000000 		.4byte	0x7d
 805 008f 02       		.uleb128 0x2
 806 0090 04       		.byte	0x4
 807 0091 04       		.byte	0x4
 808 0092 BF000000 		.4byte	.LASF11
 809 0096 02       		.uleb128 0x2
 810 0097 08       		.byte	0x8
 811 0098 04       		.byte	0x4
 812 0099 21030000 		.4byte	.LASF12
 813 009d 02       		.uleb128 0x2
 814 009e 01       		.byte	0x1
 815 009f 08       		.byte	0x8
 816 00a0 7C010000 		.4byte	.LASF13
 817 00a4 04       		.uleb128 0x4
 818 00a5 0A030000 		.4byte	.LASF14
 819 00a9 02       		.byte	0x2
 820 00aa 8E02     		.2byte	0x28e
 821 00ac 21       		.byte	0x21
 822 00ad 78000000 		.4byte	0x78
 823 00b1 04       		.uleb128 0x4
 824 00b2 5A000000 		.4byte	.LASF15
 825 00b6 02       		.byte	0x2
 826 00b7 8F02     		.2byte	0x28f
 827 00b9 21       		.byte	0x21
 828 00ba 8A000000 		.4byte	0x8a
 829 00be 06       		.uleb128 0x6
 830 00bf 93010000 		.4byte	.LASF18
 831 00c3 01       		.byte	0x1
 832 00c4 D001     		.2byte	0x1d0
 833 00c6 07       		.byte	0x7
 834 00c7 6B000000 		.4byte	0x6b
 835 00cb 00000000 		.4byte	.LFB10
 836 00cf 10000000 		.4byte	.LFE10-.LFB10
 837 00d3 01       		.uleb128 0x1
 838 00d4 9C       		.byte	0x9c
 839 00d5 07       		.uleb128 0x7
 840 00d6 FC010000 		.4byte	.LASF20
 841 00da 01       		.byte	0x1
 842 00db A301     		.2byte	0x1a3
 843 00dd 06       		.byte	0x6
 844 00de 00000000 		.4byte	.LFB9
 845 00e2 68000000 		.4byte	.LFE9-.LFB9
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 26


 846 00e6 01       		.uleb128 0x1
 847 00e7 9C       		.byte	0x9c
 848 00e8 3E010000 		.4byte	0x13e
 849 00ec 08       		.uleb128 0x8
 850 00ed 81010000 		.4byte	.LASF22
 851 00f1 01       		.byte	0x1
 852 00f2 A301     		.2byte	0x1a3
 853 00f4 33       		.byte	0x33
 854 00f5 6B000000 		.4byte	0x6b
 855 00f9 04000000 		.4byte	.LLST8
 856 00fd 00000000 		.4byte	.LVUS8
 857 0101 09       		.uleb128 0x9
 858 0102 33000000 		.4byte	.LASF16
 859 0106 01       		.byte	0x1
 860 0107 A501     		.2byte	0x1a5
 861 0109 0C       		.byte	0xc
 862 010a 7D000000 		.4byte	0x7d
 863 010e 27000000 		.4byte	.LLST9
 864 0112 25000000 		.4byte	.LVUS9
 865 0116 09       		.uleb128 0x9
 866 0117 A7000000 		.4byte	.LASF17
 867 011b 01       		.byte	0x1
 868 011c A601     		.2byte	0x1a6
 869 011e 0B       		.byte	0xb
 870 011f 6B000000 		.4byte	0x6b
 871 0123 40000000 		.4byte	.LLST10
 872 0127 3A000000 		.4byte	.LVUS10
 873 012b 0A       		.uleb128 0xa
 874 012c 08000000 		.4byte	.LVL23
 875 0130 AF010000 		.4byte	0x1af
 876 0134 0A       		.uleb128 0xa
 877 0135 0E000000 		.4byte	.LVL25
 878 0139 BE000000 		.4byte	0xbe
 879 013d 00       		.byte	0
 880 013e 06       		.uleb128 0x6
 881 013f 57030000 		.4byte	.LASF19
 882 0143 01       		.byte	0x1
 883 0144 8401     		.2byte	0x184
 884 0146 07       		.byte	0x7
 885 0147 6B000000 		.4byte	0x6b
 886 014b 00000000 		.4byte	.LFB8
 887 014f 10000000 		.4byte	.LFE8-.LFB8
 888 0153 01       		.uleb128 0x1
 889 0154 9C       		.byte	0x9c
 890 0155 07       		.uleb128 0x7
 891 0156 30030000 		.4byte	.LASF21
 892 015a 01       		.byte	0x1
 893 015b 6F01     		.2byte	0x16f
 894 015d 06       		.byte	0x6
 895 015e 00000000 		.4byte	.LFB7
 896 0162 18000000 		.4byte	.LFE7-.LFB7
 897 0166 01       		.uleb128 0x1
 898 0167 9C       		.byte	0x9c
 899 0168 82010000 		.4byte	0x182
 900 016c 08       		.uleb128 0x8
 901 016d 0B010000 		.4byte	.LASF23
 902 0171 01       		.byte	0x1
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 27


 903 0172 6F01     		.2byte	0x16f
 904 0174 33       		.byte	0x33
 905 0175 6B000000 		.4byte	0x6b
 906 0179 6D000000 		.4byte	.LLST2
 907 017d 69000000 		.4byte	.LVUS2
 908 0181 00       		.byte	0
 909 0182 07       		.uleb128 0x7
 910 0183 7C030000 		.4byte	.LASF24
 911 0187 01       		.byte	0x1
 912 0188 4C01     		.2byte	0x14c
 913 018a 06       		.byte	0x6
 914 018b 00000000 		.4byte	.LFB6
 915 018f 18000000 		.4byte	.LFE6-.LFB6
 916 0193 01       		.uleb128 0x1
 917 0194 9C       		.byte	0x9c
 918 0195 AF010000 		.4byte	0x1af
 919 0199 08       		.uleb128 0x8
 920 019a 0B010000 		.4byte	.LASF23
 921 019e 01       		.byte	0x1
 922 019f 4C01     		.2byte	0x14c
 923 01a1 31       		.byte	0x31
 924 01a2 6B000000 		.4byte	0x6b
 925 01a6 92000000 		.4byte	.LLST1
 926 01aa 8E000000 		.4byte	.LVUS1
 927 01ae 00       		.byte	0
 928 01af 06       		.uleb128 0x6
 929 01b0 BA010000 		.4byte	.LASF25
 930 01b4 01       		.byte	0x1
 931 01b5 2901     		.2byte	0x129
 932 01b7 08       		.byte	0x8
 933 01b8 7D000000 		.4byte	0x7d
 934 01bc 00000000 		.4byte	.LFB5
 935 01c0 0C000000 		.4byte	.LFE5-.LFB5
 936 01c4 01       		.uleb128 0x1
 937 01c5 9C       		.byte	0x9c
 938 01c6 0B       		.uleb128 0xb
 939 01c7 0B000000 		.4byte	.LASF26
 940 01cb 01       		.byte	0x1
 941 01cc C1       		.byte	0xc1
 942 01cd 06       		.byte	0x6
 943 01ce 00000000 		.4byte	.LFB4
 944 01d2 D8000000 		.4byte	.LFE4-.LFB4
 945 01d6 01       		.uleb128 0x1
 946 01d7 9C       		.byte	0x9c
 947 01d8 53020000 		.4byte	0x253
 948 01dc 0C       		.uleb128 0xc
 949 01dd B4000000 		.4byte	.LASF27
 950 01e1 01       		.byte	0x1
 951 01e2 C1       		.byte	0xc1
 952 01e3 35       		.byte	0x35
 953 01e4 7D000000 		.4byte	0x7d
 954 01e8 B7000000 		.4byte	.LLST3
 955 01ec B3000000 		.4byte	.LVUS3
 956 01f0 0C       		.uleb128 0xc
 957 01f1 9F000000 		.4byte	.LASF28
 958 01f5 01       		.byte	0x1
 959 01f6 C1       		.byte	0xc1
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 28


 960 01f7 47       		.byte	0x47
 961 01f8 6B000000 		.4byte	0x6b
 962 01fc DC000000 		.4byte	.LLST4
 963 0200 D8000000 		.4byte	.LVUS4
 964 0204 0D       		.uleb128 0xd
 965 0205 28030000 		.4byte	.LASF29
 966 0209 01       		.byte	0x1
 967 020a C4       		.byte	0xc4
 968 020b 0B       		.byte	0xb
 969 020c 6B000000 		.4byte	0x6b
 970 0210 09010000 		.4byte	.LLST5
 971 0214 FD000000 		.4byte	.LVUS5
 972 0218 0D       		.uleb128 0xd
 973 0219 8B010000 		.4byte	.LASF30
 974 021d 01       		.byte	0x1
 975 021e C6       		.byte	0xc6
 976 021f 0B       		.byte	0xb
 977 0220 6B000000 		.4byte	0x6b
 978 0224 59010000 		.4byte	.LLST6
 979 0228 57010000 		.4byte	.LVUS6
 980 022c 0D       		.uleb128 0xd
 981 022d 00000000 		.4byte	.LASF31
 982 0231 01       		.byte	0x1
 983 0232 C7       		.byte	0xc7
 984 0233 0C       		.byte	0xc
 985 0234 7D000000 		.4byte	0x7d
 986 0238 6E010000 		.4byte	.LLST7
 987 023c 6C010000 		.4byte	.LVUS7
 988 0240 0A       		.uleb128 0xa
 989 0241 0A000000 		.4byte	.LVL8
 990 0245 BE000000 		.4byte	0xbe
 991 0249 0A       		.uleb128 0xa
 992 024a 10000000 		.4byte	.LVL10
 993 024e AF010000 		.4byte	0x1af
 994 0252 00       		.byte	0
 995 0253 0B       		.uleb128 0xb
 996 0254 47010000 		.4byte	.LASF32
 997 0258 01       		.byte	0x1
 998 0259 9D       		.byte	0x9d
 999 025a 06       		.byte	0x6
 1000 025b 00000000 		.4byte	.LFB3
 1001 025f 20000000 		.4byte	.LFE3-.LFB3
 1002 0263 01       		.uleb128 0x1
 1003 0264 9C       		.byte	0x9c
 1004 0265 78020000 		.4byte	0x278
 1005 0269 0E       		.uleb128 0xe
 1006 026a F7000000 		.4byte	.LASF39
 1007 026e 01       		.byte	0x1
 1008 026f 9D       		.byte	0x9d
 1009 0270 2E       		.byte	0x2e
 1010 0271 6B000000 		.4byte	0x6b
 1011 0275 01       		.uleb128 0x1
 1012 0276 50       		.byte	0x50
 1013 0277 00       		.byte	0
 1014 0278 0B       		.uleb128 0xb
 1015 0279 3B000000 		.4byte	.LASF33
 1016 027d 01       		.byte	0x1
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 29


 1017 027e 64       		.byte	0x64
 1018 027f 06       		.byte	0x6
 1019 0280 00000000 		.4byte	.LFB2
 1020 0284 6C000000 		.4byte	.LFE2-.LFB2
 1021 0288 01       		.uleb128 0x1
 1022 0289 9C       		.byte	0x9c
 1023 028a AD020000 		.4byte	0x2ad
 1024 028e 0F       		.uleb128 0xf
 1025 028f 0A000000 		.4byte	.LBB2
 1026 0293 50000000 		.4byte	.LBE2-.LBB2
 1027 0297 0D       		.uleb128 0xd
 1028 0298 00000000 		.4byte	.LASF31
 1029 029c 01       		.byte	0x1
 1030 029d 69       		.byte	0x69
 1031 029e 10       		.byte	0x10
 1032 029f 7D000000 		.4byte	0x7d
 1033 02a3 83010000 		.4byte	.LLST0
 1034 02a7 81010000 		.4byte	.LVUS0
 1035 02ab 00       		.byte	0
 1036 02ac 00       		.byte	0
 1037 02ad 10       		.uleb128 0x10
 1038 02ae E2010000 		.4byte	.LASF34
 1039 02b2 01       		.byte	0x1
 1040 02b3 47       		.byte	0x47
 1041 02b4 06       		.byte	0x6
 1042 02b5 00000000 		.4byte	.LFB1
 1043 02b9 1C000000 		.4byte	.LFE1-.LFB1
 1044 02bd 01       		.uleb128 0x1
 1045 02be 9C       		.byte	0x9c
 1046 02bf 10       		.uleb128 0x10
 1047 02c0 DC000000 		.4byte	.LASF35
 1048 02c4 01       		.byte	0x1
 1049 02c5 2D       		.byte	0x2d
 1050 02c6 06       		.byte	0x6
 1051 02c7 00000000 		.4byte	.LFB0
 1052 02cb 1C000000 		.4byte	.LFE0-.LFB0
 1053 02cf 01       		.uleb128 0x1
 1054 02d0 9C       		.byte	0x9c
 1055 02d1 00       		.byte	0
 1056              		.section	.debug_abbrev,"",%progbits
 1057              	.Ldebug_abbrev0:
 1058 0000 01       		.uleb128 0x1
 1059 0001 11       		.uleb128 0x11
 1060 0002 01       		.byte	0x1
 1061 0003 25       		.uleb128 0x25
 1062 0004 0E       		.uleb128 0xe
 1063 0005 13       		.uleb128 0x13
 1064 0006 0B       		.uleb128 0xb
 1065 0007 03       		.uleb128 0x3
 1066 0008 0E       		.uleb128 0xe
 1067 0009 1B       		.uleb128 0x1b
 1068 000a 0E       		.uleb128 0xe
 1069 000b 55       		.uleb128 0x55
 1070 000c 17       		.uleb128 0x17
 1071 000d 11       		.uleb128 0x11
 1072 000e 01       		.uleb128 0x1
 1073 000f 10       		.uleb128 0x10
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 30


 1074 0010 17       		.uleb128 0x17
 1075 0011 00       		.byte	0
 1076 0012 00       		.byte	0
 1077 0013 02       		.uleb128 0x2
 1078 0014 24       		.uleb128 0x24
 1079 0015 00       		.byte	0
 1080 0016 0B       		.uleb128 0xb
 1081 0017 0B       		.uleb128 0xb
 1082 0018 3E       		.uleb128 0x3e
 1083 0019 0B       		.uleb128 0xb
 1084 001a 03       		.uleb128 0x3
 1085 001b 0E       		.uleb128 0xe
 1086 001c 00       		.byte	0
 1087 001d 00       		.byte	0
 1088 001e 03       		.uleb128 0x3
 1089 001f 24       		.uleb128 0x24
 1090 0020 00       		.byte	0
 1091 0021 0B       		.uleb128 0xb
 1092 0022 0B       		.uleb128 0xb
 1093 0023 3E       		.uleb128 0x3e
 1094 0024 0B       		.uleb128 0xb
 1095 0025 03       		.uleb128 0x3
 1096 0026 08       		.uleb128 0x8
 1097 0027 00       		.byte	0
 1098 0028 00       		.byte	0
 1099 0029 04       		.uleb128 0x4
 1100 002a 16       		.uleb128 0x16
 1101 002b 00       		.byte	0
 1102 002c 03       		.uleb128 0x3
 1103 002d 0E       		.uleb128 0xe
 1104 002e 3A       		.uleb128 0x3a
 1105 002f 0B       		.uleb128 0xb
 1106 0030 3B       		.uleb128 0x3b
 1107 0031 05       		.uleb128 0x5
 1108 0032 39       		.uleb128 0x39
 1109 0033 0B       		.uleb128 0xb
 1110 0034 49       		.uleb128 0x49
 1111 0035 13       		.uleb128 0x13
 1112 0036 00       		.byte	0
 1113 0037 00       		.byte	0
 1114 0038 05       		.uleb128 0x5
 1115 0039 35       		.uleb128 0x35
 1116 003a 00       		.byte	0
 1117 003b 49       		.uleb128 0x49
 1118 003c 13       		.uleb128 0x13
 1119 003d 00       		.byte	0
 1120 003e 00       		.byte	0
 1121 003f 06       		.uleb128 0x6
 1122 0040 2E       		.uleb128 0x2e
 1123 0041 00       		.byte	0
 1124 0042 3F       		.uleb128 0x3f
 1125 0043 19       		.uleb128 0x19
 1126 0044 03       		.uleb128 0x3
 1127 0045 0E       		.uleb128 0xe
 1128 0046 3A       		.uleb128 0x3a
 1129 0047 0B       		.uleb128 0xb
 1130 0048 3B       		.uleb128 0x3b
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 31


 1131 0049 05       		.uleb128 0x5
 1132 004a 39       		.uleb128 0x39
 1133 004b 0B       		.uleb128 0xb
 1134 004c 27       		.uleb128 0x27
 1135 004d 19       		.uleb128 0x19
 1136 004e 49       		.uleb128 0x49
 1137 004f 13       		.uleb128 0x13
 1138 0050 11       		.uleb128 0x11
 1139 0051 01       		.uleb128 0x1
 1140 0052 12       		.uleb128 0x12
 1141 0053 06       		.uleb128 0x6
 1142 0054 40       		.uleb128 0x40
 1143 0055 18       		.uleb128 0x18
 1144 0056 9742     		.uleb128 0x2117
 1145 0058 19       		.uleb128 0x19
 1146 0059 00       		.byte	0
 1147 005a 00       		.byte	0
 1148 005b 07       		.uleb128 0x7
 1149 005c 2E       		.uleb128 0x2e
 1150 005d 01       		.byte	0x1
 1151 005e 3F       		.uleb128 0x3f
 1152 005f 19       		.uleb128 0x19
 1153 0060 03       		.uleb128 0x3
 1154 0061 0E       		.uleb128 0xe
 1155 0062 3A       		.uleb128 0x3a
 1156 0063 0B       		.uleb128 0xb
 1157 0064 3B       		.uleb128 0x3b
 1158 0065 05       		.uleb128 0x5
 1159 0066 39       		.uleb128 0x39
 1160 0067 0B       		.uleb128 0xb
 1161 0068 27       		.uleb128 0x27
 1162 0069 19       		.uleb128 0x19
 1163 006a 11       		.uleb128 0x11
 1164 006b 01       		.uleb128 0x1
 1165 006c 12       		.uleb128 0x12
 1166 006d 06       		.uleb128 0x6
 1167 006e 40       		.uleb128 0x40
 1168 006f 18       		.uleb128 0x18
 1169 0070 9742     		.uleb128 0x2117
 1170 0072 19       		.uleb128 0x19
 1171 0073 01       		.uleb128 0x1
 1172 0074 13       		.uleb128 0x13
 1173 0075 00       		.byte	0
 1174 0076 00       		.byte	0
 1175 0077 08       		.uleb128 0x8
 1176 0078 05       		.uleb128 0x5
 1177 0079 00       		.byte	0
 1178 007a 03       		.uleb128 0x3
 1179 007b 0E       		.uleb128 0xe
 1180 007c 3A       		.uleb128 0x3a
 1181 007d 0B       		.uleb128 0xb
 1182 007e 3B       		.uleb128 0x3b
 1183 007f 05       		.uleb128 0x5
 1184 0080 39       		.uleb128 0x39
 1185 0081 0B       		.uleb128 0xb
 1186 0082 49       		.uleb128 0x49
 1187 0083 13       		.uleb128 0x13
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 32


 1188 0084 02       		.uleb128 0x2
 1189 0085 17       		.uleb128 0x17
 1190 0086 B742     		.uleb128 0x2137
 1191 0088 17       		.uleb128 0x17
 1192 0089 00       		.byte	0
 1193 008a 00       		.byte	0
 1194 008b 09       		.uleb128 0x9
 1195 008c 34       		.uleb128 0x34
 1196 008d 00       		.byte	0
 1197 008e 03       		.uleb128 0x3
 1198 008f 0E       		.uleb128 0xe
 1199 0090 3A       		.uleb128 0x3a
 1200 0091 0B       		.uleb128 0xb
 1201 0092 3B       		.uleb128 0x3b
 1202 0093 05       		.uleb128 0x5
 1203 0094 39       		.uleb128 0x39
 1204 0095 0B       		.uleb128 0xb
 1205 0096 49       		.uleb128 0x49
 1206 0097 13       		.uleb128 0x13
 1207 0098 02       		.uleb128 0x2
 1208 0099 17       		.uleb128 0x17
 1209 009a B742     		.uleb128 0x2137
 1210 009c 17       		.uleb128 0x17
 1211 009d 00       		.byte	0
 1212 009e 00       		.byte	0
 1213 009f 0A       		.uleb128 0xa
 1214 00a0 898201   		.uleb128 0x4109
 1215 00a3 00       		.byte	0
 1216 00a4 11       		.uleb128 0x11
 1217 00a5 01       		.uleb128 0x1
 1218 00a6 31       		.uleb128 0x31
 1219 00a7 13       		.uleb128 0x13
 1220 00a8 00       		.byte	0
 1221 00a9 00       		.byte	0
 1222 00aa 0B       		.uleb128 0xb
 1223 00ab 2E       		.uleb128 0x2e
 1224 00ac 01       		.byte	0x1
 1225 00ad 3F       		.uleb128 0x3f
 1226 00ae 19       		.uleb128 0x19
 1227 00af 03       		.uleb128 0x3
 1228 00b0 0E       		.uleb128 0xe
 1229 00b1 3A       		.uleb128 0x3a
 1230 00b2 0B       		.uleb128 0xb
 1231 00b3 3B       		.uleb128 0x3b
 1232 00b4 0B       		.uleb128 0xb
 1233 00b5 39       		.uleb128 0x39
 1234 00b6 0B       		.uleb128 0xb
 1235 00b7 27       		.uleb128 0x27
 1236 00b8 19       		.uleb128 0x19
 1237 00b9 11       		.uleb128 0x11
 1238 00ba 01       		.uleb128 0x1
 1239 00bb 12       		.uleb128 0x12
 1240 00bc 06       		.uleb128 0x6
 1241 00bd 40       		.uleb128 0x40
 1242 00be 18       		.uleb128 0x18
 1243 00bf 9742     		.uleb128 0x2117
 1244 00c1 19       		.uleb128 0x19
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 33


 1245 00c2 01       		.uleb128 0x1
 1246 00c3 13       		.uleb128 0x13
 1247 00c4 00       		.byte	0
 1248 00c5 00       		.byte	0
 1249 00c6 0C       		.uleb128 0xc
 1250 00c7 05       		.uleb128 0x5
 1251 00c8 00       		.byte	0
 1252 00c9 03       		.uleb128 0x3
 1253 00ca 0E       		.uleb128 0xe
 1254 00cb 3A       		.uleb128 0x3a
 1255 00cc 0B       		.uleb128 0xb
 1256 00cd 3B       		.uleb128 0x3b
 1257 00ce 0B       		.uleb128 0xb
 1258 00cf 39       		.uleb128 0x39
 1259 00d0 0B       		.uleb128 0xb
 1260 00d1 49       		.uleb128 0x49
 1261 00d2 13       		.uleb128 0x13
 1262 00d3 02       		.uleb128 0x2
 1263 00d4 17       		.uleb128 0x17
 1264 00d5 B742     		.uleb128 0x2137
 1265 00d7 17       		.uleb128 0x17
 1266 00d8 00       		.byte	0
 1267 00d9 00       		.byte	0
 1268 00da 0D       		.uleb128 0xd
 1269 00db 34       		.uleb128 0x34
 1270 00dc 00       		.byte	0
 1271 00dd 03       		.uleb128 0x3
 1272 00de 0E       		.uleb128 0xe
 1273 00df 3A       		.uleb128 0x3a
 1274 00e0 0B       		.uleb128 0xb
 1275 00e1 3B       		.uleb128 0x3b
 1276 00e2 0B       		.uleb128 0xb
 1277 00e3 39       		.uleb128 0x39
 1278 00e4 0B       		.uleb128 0xb
 1279 00e5 49       		.uleb128 0x49
 1280 00e6 13       		.uleb128 0x13
 1281 00e7 02       		.uleb128 0x2
 1282 00e8 17       		.uleb128 0x17
 1283 00e9 B742     		.uleb128 0x2137
 1284 00eb 17       		.uleb128 0x17
 1285 00ec 00       		.byte	0
 1286 00ed 00       		.byte	0
 1287 00ee 0E       		.uleb128 0xe
 1288 00ef 05       		.uleb128 0x5
 1289 00f0 00       		.byte	0
 1290 00f1 03       		.uleb128 0x3
 1291 00f2 0E       		.uleb128 0xe
 1292 00f3 3A       		.uleb128 0x3a
 1293 00f4 0B       		.uleb128 0xb
 1294 00f5 3B       		.uleb128 0x3b
 1295 00f6 0B       		.uleb128 0xb
 1296 00f7 39       		.uleb128 0x39
 1297 00f8 0B       		.uleb128 0xb
 1298 00f9 49       		.uleb128 0x49
 1299 00fa 13       		.uleb128 0x13
 1300 00fb 02       		.uleb128 0x2
 1301 00fc 18       		.uleb128 0x18
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 34


 1302 00fd 00       		.byte	0
 1303 00fe 00       		.byte	0
 1304 00ff 0F       		.uleb128 0xf
 1305 0100 0B       		.uleb128 0xb
 1306 0101 01       		.byte	0x1
 1307 0102 11       		.uleb128 0x11
 1308 0103 01       		.uleb128 0x1
 1309 0104 12       		.uleb128 0x12
 1310 0105 06       		.uleb128 0x6
 1311 0106 00       		.byte	0
 1312 0107 00       		.byte	0
 1313 0108 10       		.uleb128 0x10
 1314 0109 2E       		.uleb128 0x2e
 1315 010a 00       		.byte	0
 1316 010b 3F       		.uleb128 0x3f
 1317 010c 19       		.uleb128 0x19
 1318 010d 03       		.uleb128 0x3
 1319 010e 0E       		.uleb128 0xe
 1320 010f 3A       		.uleb128 0x3a
 1321 0110 0B       		.uleb128 0xb
 1322 0111 3B       		.uleb128 0x3b
 1323 0112 0B       		.uleb128 0xb
 1324 0113 39       		.uleb128 0x39
 1325 0114 0B       		.uleb128 0xb
 1326 0115 27       		.uleb128 0x27
 1327 0116 19       		.uleb128 0x19
 1328 0117 11       		.uleb128 0x11
 1329 0118 01       		.uleb128 0x1
 1330 0119 12       		.uleb128 0x12
 1331 011a 06       		.uleb128 0x6
 1332 011b 40       		.uleb128 0x40
 1333 011c 18       		.uleb128 0x18
 1334 011d 9742     		.uleb128 0x2117
 1335 011f 19       		.uleb128 0x19
 1336 0120 00       		.byte	0
 1337 0121 00       		.byte	0
 1338 0122 00       		.byte	0
 1339              		.section	.debug_loc,"",%progbits
 1340              	.Ldebug_loc0:
 1341              	.LVUS8:
 1342 0000 00       		.uleb128 0
 1343 0001 00       		.uleb128 .LVU156
 1344 0002 00       		.uleb128 .LVU156
 1345 0003 00       		.uleb128 0
 1346              	.LLST8:
 1347 0004 00000000 		.4byte	.LVL22
 1348 0008 07000000 		.4byte	.LVL23-1
 1349 000c 0100     		.2byte	0x1
 1350 000e 50       		.byte	0x50
 1351 000f 07000000 		.4byte	.LVL23-1
 1352 0013 68000000 		.4byte	.LFE9
 1353 0017 0400     		.2byte	0x4
 1354 0019 F3       		.byte	0xf3
 1355 001a 01       		.uleb128 0x1
 1356 001b 50       		.byte	0x50
 1357 001c 9F       		.byte	0x9f
 1358 001d 00000000 		.4byte	0
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 35


 1359 0021 00000000 		.4byte	0
 1360              	.LVUS9:
 1361 0025 00       		.uleb128 .LVU157
 1362 0026 00       		.uleb128 .LVU190
 1363              	.LLST9:
 1364 0027 0A000000 		.4byte	.LVL24
 1365 002b 64000000 		.4byte	.LVL31
 1366 002f 0100     		.2byte	0x1
 1367 0031 55       		.byte	0x55
 1368 0032 00000000 		.4byte	0
 1369 0036 00000000 		.4byte	0
 1370              	.LVUS10:
 1371 003a 00       		.uleb128 .LVU159
 1372 003b 00       		.uleb128 .LVU167
 1373 003c 00       		.uleb128 .LVU171
 1374 003d 00       		.uleb128 .LVU177
 1375 003e 00       		.uleb128 .LVU183
 1376 003f 00       		.uleb128 .LVU187
 1377              	.LLST10:
 1378 0040 0E000000 		.4byte	.LVL25
 1379 0044 22000000 		.4byte	.LVL26
 1380 0048 0100     		.2byte	0x1
 1381 004a 50       		.byte	0x50
 1382 004b 30000000 		.4byte	.LVL27
 1383 004f 3A000000 		.4byte	.LVL28
 1384 0053 0100     		.2byte	0x1
 1385 0055 50       		.byte	0x50
 1386 0056 50000000 		.4byte	.LVL29
 1387 005a 5E000000 		.4byte	.LVL30
 1388 005e 0100     		.2byte	0x1
 1389 0060 50       		.byte	0x50
 1390 0061 00000000 		.4byte	0
 1391 0065 00000000 		.4byte	0
 1392              	.LVUS2:
 1393 0069 00       		.uleb128 0
 1394 006a 00       		.uleb128 .LVU67
 1395 006b 00       		.uleb128 .LVU67
 1396 006c 00       		.uleb128 0
 1397              	.LLST2:
 1398 006d 00000000 		.4byte	.LVL5
 1399 0071 06000000 		.4byte	.LVL6
 1400 0075 0100     		.2byte	0x1
 1401 0077 50       		.byte	0x50
 1402 0078 06000000 		.4byte	.LVL6
 1403 007c 18000000 		.4byte	.LFE7
 1404 0080 0400     		.2byte	0x4
 1405 0082 F3       		.byte	0xf3
 1406 0083 01       		.uleb128 0x1
 1407 0084 50       		.byte	0x50
 1408 0085 9F       		.byte	0x9f
 1409 0086 00000000 		.4byte	0
 1410 008a 00000000 		.4byte	0
 1411              	.LVUS1:
 1412 008e 00       		.uleb128 0
 1413 008f 00       		.uleb128 .LVU60
 1414 0090 00       		.uleb128 .LVU60
 1415 0091 00       		.uleb128 0
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 36


 1416              	.LLST1:
 1417 0092 00000000 		.4byte	.LVL3
 1418 0096 08000000 		.4byte	.LVL4
 1419 009a 0100     		.2byte	0x1
 1420 009c 50       		.byte	0x50
 1421 009d 08000000 		.4byte	.LVL4
 1422 00a1 18000000 		.4byte	.LFE6
 1423 00a5 0400     		.2byte	0x4
 1424 00a7 F3       		.byte	0xf3
 1425 00a8 01       		.uleb128 0x1
 1426 00a9 50       		.byte	0x50
 1427 00aa 9F       		.byte	0x9f
 1428 00ab 00000000 		.4byte	0
 1429 00af 00000000 		.4byte	0
 1430              	.LVUS3:
 1431 00b3 00       		.uleb128 0
 1432 00b4 00       		.uleb128 .LVU83
 1433 00b5 00       		.uleb128 .LVU83
 1434 00b6 00       		.uleb128 0
 1435              	.LLST3:
 1436 00b7 00000000 		.4byte	.LVL7
 1437 00bb 09000000 		.4byte	.LVL8-1
 1438 00bf 0100     		.2byte	0x1
 1439 00c1 50       		.byte	0x50
 1440 00c2 09000000 		.4byte	.LVL8-1
 1441 00c6 D8000000 		.4byte	.LFE4
 1442 00ca 0400     		.2byte	0x4
 1443 00cc F3       		.byte	0xf3
 1444 00cd 01       		.uleb128 0x1
 1445 00ce 50       		.byte	0x50
 1446 00cf 9F       		.byte	0x9f
 1447 00d0 00000000 		.4byte	0
 1448 00d4 00000000 		.4byte	0
 1449              	.LVUS4:
 1450 00d8 00       		.uleb128 0
 1451 00d9 00       		.uleb128 .LVU83
 1452 00da 00       		.uleb128 .LVU83
 1453 00db 00       		.uleb128 0
 1454              	.LLST4:
 1455 00dc 00000000 		.4byte	.LVL7
 1456 00e0 09000000 		.4byte	.LVL8-1
 1457 00e4 0100     		.2byte	0x1
 1458 00e6 51       		.byte	0x51
 1459 00e7 09000000 		.4byte	.LVL8-1
 1460 00eb D8000000 		.4byte	.LFE4
 1461 00ef 0400     		.2byte	0x4
 1462 00f1 F3       		.byte	0xf3
 1463 00f2 01       		.uleb128 0x1
 1464 00f3 51       		.byte	0x51
 1465 00f4 9F       		.byte	0x9f
 1466 00f5 00000000 		.4byte	0
 1467 00f9 00000000 		.4byte	0
 1468              	.LVUS5:
 1469 00fd 00       		.uleb128 .LVU91
 1470 00fe 00       		.uleb128 .LVU100
 1471 00ff 00       		.uleb128 .LVU101
 1472 0100 00       		.uleb128 .LVU103
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 37


 1473 0101 00       		.uleb128 .LVU103
 1474 0102 00       		.uleb128 .LVU104
 1475 0103 00       		.uleb128 .LVU106
 1476 0104 00       		.uleb128 .LVU139
 1477 0105 00       		.uleb128 .LVU146
 1478 0106 00       		.uleb128 .LVU147
 1479 0107 00       		.uleb128 .LVU148
 1480 0108 00       		.uleb128 0
 1481              	.LLST5:
 1482 0109 1C000000 		.4byte	.LVL11
 1483 010d 2A000000 		.4byte	.LVL12
 1484 0111 0100     		.2byte	0x1
 1485 0113 52       		.byte	0x52
 1486 0114 34000000 		.4byte	.LVL13
 1487 0118 36000000 		.4byte	.LVL14
 1488 011c 0100     		.2byte	0x1
 1489 011e 52       		.byte	0x52
 1490 011f 36000000 		.4byte	.LVL14
 1491 0123 38000000 		.4byte	.LVL15
 1492 0127 0500     		.2byte	0x5
 1493 0129 73       		.byte	0x73
 1494 012a 00       		.sleb128 0
 1495 012b 31       		.byte	0x31
 1496 012c 1A       		.byte	0x1a
 1497 012d 9F       		.byte	0x9f
 1498 012e 44000000 		.4byte	.LVL16
 1499 0132 A2000000 		.4byte	.LVL18
 1500 0136 0100     		.2byte	0x1
 1501 0138 52       		.byte	0x52
 1502 0139 B2000000 		.4byte	.LVL19
 1503 013d B4000000 		.4byte	.LVL20
 1504 0141 0100     		.2byte	0x1
 1505 0143 52       		.byte	0x52
 1506 0144 B6000000 		.4byte	.LVL21
 1507 0148 D8000000 		.4byte	.LFE4
 1508 014c 0100     		.2byte	0x1
 1509 014e 52       		.byte	0x52
 1510 014f 00000000 		.4byte	0
 1511 0153 00000000 		.4byte	0
 1512              	.LVUS6:
 1513 0157 00       		.uleb128 .LVU84
 1514 0158 00       		.uleb128 .LVU112
 1515              	.LLST6:
 1516 0159 0C000000 		.4byte	.LVL9
 1517 015d 50000000 		.4byte	.LVL17
 1518 0161 0100     		.2byte	0x1
 1519 0163 55       		.byte	0x55
 1520 0164 00000000 		.4byte	0
 1521 0168 00000000 		.4byte	0
 1522              	.LVUS7:
 1523 016c 00       		.uleb128 .LVU86
 1524 016d 00       		.uleb128 0
 1525              	.LLST7:
 1526 016e 10000000 		.4byte	.LVL10
 1527 0172 D8000000 		.4byte	.LFE4
 1528 0176 0100     		.2byte	0x1
 1529 0178 50       		.byte	0x50
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 38


 1530 0179 00000000 		.4byte	0
 1531 017d 00000000 		.4byte	0
 1532              	.LVUS0:
 1533 0181 00       		.uleb128 .LVU27
 1534 0182 00       		.uleb128 .LVU42
 1535              	.LLST0:
 1536 0183 2A000000 		.4byte	.LVL0
 1537 0187 5A000000 		.4byte	.LVL1
 1538 018b 0100     		.2byte	0x1
 1539 018d 52       		.byte	0x52
 1540 018e 00000000 		.4byte	0
 1541 0192 00000000 		.4byte	0
 1542              		.section	.debug_aranges,"",%progbits
 1543 0000 6C000000 		.4byte	0x6c
 1544 0004 0200     		.2byte	0x2
 1545 0006 00000000 		.4byte	.Ldebug_info0
 1546 000a 04       		.byte	0x4
 1547 000b 00       		.byte	0
 1548 000c 0000     		.2byte	0
 1549 000e 0000     		.2byte	0
 1550 0010 00000000 		.4byte	.LFB0
 1551 0014 1C000000 		.4byte	.LFE0-.LFB0
 1552 0018 00000000 		.4byte	.LFB1
 1553 001c 1C000000 		.4byte	.LFE1-.LFB1
 1554 0020 00000000 		.4byte	.LFB2
 1555 0024 6C000000 		.4byte	.LFE2-.LFB2
 1556 0028 00000000 		.4byte	.LFB3
 1557 002c 20000000 		.4byte	.LFE3-.LFB3
 1558 0030 00000000 		.4byte	.LFB5
 1559 0034 0C000000 		.4byte	.LFE5-.LFB5
 1560 0038 00000000 		.4byte	.LFB6
 1561 003c 18000000 		.4byte	.LFE6-.LFB6
 1562 0040 00000000 		.4byte	.LFB7
 1563 0044 18000000 		.4byte	.LFE7-.LFB7
 1564 0048 00000000 		.4byte	.LFB8
 1565 004c 10000000 		.4byte	.LFE8-.LFB8
 1566 0050 00000000 		.4byte	.LFB10
 1567 0054 10000000 		.4byte	.LFE10-.LFB10
 1568 0058 00000000 		.4byte	.LFB4
 1569 005c D8000000 		.4byte	.LFE4-.LFB4
 1570 0060 00000000 		.4byte	.LFB9
 1571 0064 68000000 		.4byte	.LFE9-.LFB9
 1572 0068 00000000 		.4byte	0
 1573 006c 00000000 		.4byte	0
 1574              		.section	.debug_ranges,"",%progbits
 1575              	.Ldebug_ranges0:
 1576 0000 00000000 		.4byte	.LFB0
 1577 0004 1C000000 		.4byte	.LFE0
 1578 0008 00000000 		.4byte	.LFB1
 1579 000c 1C000000 		.4byte	.LFE1
 1580 0010 00000000 		.4byte	.LFB2
 1581 0014 6C000000 		.4byte	.LFE2
 1582 0018 00000000 		.4byte	.LFB3
 1583 001c 20000000 		.4byte	.LFE3
 1584 0020 00000000 		.4byte	.LFB5
 1585 0024 0C000000 		.4byte	.LFE5
 1586 0028 00000000 		.4byte	.LFB6
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 39


 1587 002c 18000000 		.4byte	.LFE6
 1588 0030 00000000 		.4byte	.LFB7
 1589 0034 18000000 		.4byte	.LFE7
 1590 0038 00000000 		.4byte	.LFB8
 1591 003c 10000000 		.4byte	.LFE8
 1592 0040 00000000 		.4byte	.LFB10
 1593 0044 10000000 		.4byte	.LFE10
 1594 0048 00000000 		.4byte	.LFB4
 1595 004c D8000000 		.4byte	.LFE4
 1596 0050 00000000 		.4byte	.LFB9
 1597 0054 68000000 		.4byte	.LFE9
 1598 0058 00000000 		.4byte	0
 1599 005c 00000000 		.4byte	0
 1600              		.section	.debug_line,"",%progbits
 1601              	.Ldebug_line0:
 1602 0000 C1030000 		.section	.debug_str,"MS",%progbits,1
 1602      03005100 
 1602      00000201 
 1602      FB0E0D00 
 1602      01010101 
 1603              	.LASF31:
 1604 0000 6F6C6444 		.ascii	"oldDivider\000"
 1604      69766964 
 1604      657200
 1605              	.LASF26:
 1606 000b 55415254 		.ascii	"UART_tester_IntClock_SetDividerRegister\000"
 1606      5F746573 
 1606      7465725F 
 1606      496E7443 
 1606      6C6F636B 
 1607              	.LASF16:
 1608 0033 63757272 		.ascii	"currDiv\000"
 1608      44697600 
 1609              	.LASF33:
 1610 003b 55415254 		.ascii	"UART_tester_IntClock_StopBlock\000"
 1610      5F746573 
 1610      7465725F 
 1610      496E7443 
 1610      6C6F636B 
 1611              	.LASF15:
 1612 005a 72656731 		.ascii	"reg16\000"
 1612      3600
 1613              	.LASF2:
 1614 0060 73686F72 		.ascii	"short int\000"
 1614      7420696E 
 1614      7400
 1615              	.LASF37:
 1616 006a 47656E65 		.ascii	"Generated_Source\\PSoC5\\UART_tester_IntClock.c\000"
 1616      72617465 
 1616      645F536F 
 1616      75726365 
 1616      5C50536F 
 1617              	.LASF10:
 1618 0098 75696E74 		.ascii	"uint16\000"
 1618      313600
 1619              	.LASF28:
 1620 009f 72657374 		.ascii	"restart\000"
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 40


 1620      61727400 
 1621              	.LASF17:
 1622 00a7 6F6C6453 		.ascii	"oldSrc\000"
 1622      726300
 1623              	.LASF9:
 1624 00ae 75696E74 		.ascii	"uint8\000"
 1624      3800
 1625              	.LASF27:
 1626 00b4 636C6B44 		.ascii	"clkDivider\000"
 1626      69766964 
 1626      657200
 1627              	.LASF11:
 1628 00bf 666C6F61 		.ascii	"float\000"
 1628      7400
 1629              	.LASF6:
 1630 00c5 6C6F6E67 		.ascii	"long long int\000"
 1630      206C6F6E 
 1630      6720696E 
 1630      7400
 1631              	.LASF4:
 1632 00d3 6C6F6E67 		.ascii	"long int\000"
 1632      20696E74 
 1632      00
 1633              	.LASF35:
 1634 00dc 55415254 		.ascii	"UART_tester_IntClock_Start\000"
 1634      5F746573 
 1634      7465725F 
 1634      496E7443 
 1634      6C6F636B 
 1635              	.LASF39:
 1636 00f7 73746174 		.ascii	"state\000"
 1636      6500
 1637              	.LASF1:
 1638 00fd 756E7369 		.ascii	"unsigned char\000"
 1638      676E6564 
 1638      20636861 
 1638      7200
 1639              	.LASF23:
 1640 010b 6D6F6465 		.ascii	"modeBitMask\000"
 1640      4269744D 
 1640      61736B00 
 1641              	.LASF0:
 1642 0117 7369676E 		.ascii	"signed char\000"
 1642      65642063 
 1642      68617200 
 1643              	.LASF7:
 1644 0123 6C6F6E67 		.ascii	"long long unsigned int\000"
 1644      206C6F6E 
 1644      6720756E 
 1644      7369676E 
 1644      65642069 
 1645              	.LASF8:
 1646 013a 756E7369 		.ascii	"unsigned int\000"
 1646      676E6564 
 1646      20696E74 
 1646      00
 1647              	.LASF32:
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 41


 1648 0147 55415254 		.ascii	"UART_tester_IntClock_StandbyPower\000"
 1648      5F746573 
 1648      7465725F 
 1648      496E7443 
 1648      6C6F636B 
 1649              	.LASF3:
 1650 0169 73686F72 		.ascii	"short unsigned int\000"
 1650      7420756E 
 1650      7369676E 
 1650      65642069 
 1650      6E7400
 1651              	.LASF13:
 1652 017c 63686172 		.ascii	"char\000"
 1652      00
 1653              	.LASF22:
 1654 0181 636C6B53 		.ascii	"clkSource\000"
 1654      6F757263 
 1654      6500
 1655              	.LASF30:
 1656 018b 63757272 		.ascii	"currSrc\000"
 1656      53726300 
 1657              	.LASF18:
 1658 0193 55415254 		.ascii	"UART_tester_IntClock_GetSourceRegister\000"
 1658      5F746573 
 1658      7465725F 
 1658      496E7443 
 1658      6C6F636B 
 1659              	.LASF25:
 1660 01ba 55415254 		.ascii	"UART_tester_IntClock_GetDividerRegister\000"
 1660      5F746573 
 1660      7465725F 
 1660      496E7443 
 1660      6C6F636B 
 1661              	.LASF34:
 1662 01e2 55415254 		.ascii	"UART_tester_IntClock_Stop\000"
 1662      5F746573 
 1662      7465725F 
 1662      496E7443 
 1662      6C6F636B 
 1663              	.LASF20:
 1664 01fc 55415254 		.ascii	"UART_tester_IntClock_SetSourceRegister\000"
 1664      5F746573 
 1664      7465725F 
 1664      496E7443 
 1664      6C6F636B 
 1665              	.LASF36:
 1666 0223 474E5520 		.ascii	"GNU C17 9.2.1 20191025 (release) [ARM/arm-9-branch "
 1666      43313720 
 1666      392E322E 
 1666      31203230 
 1666      31393130 
 1667 0256 72657669 		.ascii	"revision 277599] -mcpu=cortex-m3 -mthumb -mfloat-ab"
 1667      73696F6E 
 1667      20323737 
 1667      3539395D 
 1667      202D6D63 
 1668 0289 693D736F 		.ascii	"i=soft -march=armv7-m -g -Og -ffunction-sections -f"
ARM GAS  C:\Users\jens-\AppData\Local\Temp\ccM0nC0a.s 			page 42


 1668      6674202D 
 1668      6D617263 
 1668      683D6172 
 1668      6D76372D 
 1669 02bc 6661742D 		.ascii	"fat-lto-objects\000"
 1669      6C746F2D 
 1669      6F626A65 
 1669      63747300 
 1670              	.LASF38:
 1671 02cc 433A5C55 		.ascii	"C:\\Users\\jens-\\3.Projekt\\Projekt3\\Proj3_PSOC_C"
 1671      73657273 
 1671      5C6A656E 
 1671      732D5C33 
 1671      2E50726F 
 1672 02fa 5C446573 		.ascii	"\\Design01.cydsn\000"
 1672      69676E30 
 1672      312E6379 
 1672      64736E00 
 1673              	.LASF14:
 1674 030a 72656738 		.ascii	"reg8\000"
 1674      00
 1675              	.LASF5:
 1676 030f 6C6F6E67 		.ascii	"long unsigned int\000"
 1676      20756E73 
 1676      69676E65 
 1676      6420696E 
 1676      7400
 1677              	.LASF12:
 1678 0321 646F7562 		.ascii	"double\000"
 1678      6C6500
 1679              	.LASF29:
 1680 0328 656E6162 		.ascii	"enabled\000"
 1680      6C656400 
 1681              	.LASF21:
 1682 0330 55415254 		.ascii	"UART_tester_IntClock_ClearModeRegister\000"
 1682      5F746573 
 1682      7465725F 
 1682      496E7443 
 1682      6C6F636B 
 1683              	.LASF19:
 1684 0357 55415254 		.ascii	"UART_tester_IntClock_GetModeRegister\000"
 1684      5F746573 
 1684      7465725F 
 1684      496E7443 
 1684      6C6F636B 
 1685              	.LASF24:
 1686 037c 55415254 		.ascii	"UART_tester_IntClock_SetModeRegister\000"
 1686      5F746573 
 1686      7465725F 
 1686      496E7443 
 1686      6C6F636B 
 1687              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
