// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fc2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [15:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [15:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;

reg ap_done;
reg ap_idle;
reg start_write;
reg out_V_V_write;
reg in_V_V_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [13:0] fc2_layer_weights_V_address0;
reg    fc2_layer_weights_V_ce0;
wire   [10:0] fc2_layer_weights_V_q0;
wire   [6:0] fc2_layer_bias_V_address0;
reg    fc2_layer_bias_V_ce0;
wire   [7:0] fc2_layer_bias_V_q0;
reg    out_V_V_blk_n;
wire    ap_CS_fsm_state16;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_313_p2;
wire   [13:0] next_mul_fu_307_p2;
reg   [13:0] next_mul_reg_1023;
reg    ap_block_state2;
wire   [6:0] j_4_fu_319_p2;
reg   [6:0] j_4_reg_1031;
wire  signed [26:0] tmp_s_fu_325_p1;
reg  signed [26:0] tmp_s_reg_1036;
wire   [6:0] i_6_fu_335_p2;
reg   [6:0] i_6_reg_1044;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond2_fu_329_p2;
reg   [6:0] output_V_addr_5_reg_1054;
reg  signed [10:0] fc2_layer_weights_V_1_reg_1059;
wire    ap_CS_fsm_state4;
wire   [15:0] output_V_q0;
reg   [15:0] p_Val2_16_reg_1064;
wire   [6:0] i_7_fu_387_p2;
reg   [6:0] i_7_reg_1072;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond_fu_381_p2;
wire   [15:0] tmp_V_22_cast_fu_417_p2;
reg   [15:0] tmp_V_22_cast_reg_1087;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_86_fu_423_p2;
reg   [0:0] tmp_86_reg_1093;
reg   [0:0] p_Result_29_reg_1098;
wire   [15:0] tmp_V_19_fu_442_p3;
reg   [15:0] tmp_V_19_reg_1104;
wire    ap_CS_fsm_state8;
wire   [16:0] tmp_V_23_cast_fu_448_p1;
reg   [16:0] tmp_V_23_cast_reg_1110;
reg   [31:0] l_fu_470_p3;
reg   [31:0] l_reg_1116;
wire   [7:0] tmp_133_fu_478_p1;
reg   [7:0] tmp_133_reg_1121;
wire   [31:0] tmp_87_fu_482_p2;
reg   [31:0] tmp_87_reg_1126;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_92_fu_589_p3;
reg   [31:0] tmp_92_reg_1132;
wire   [0:0] tmp_93_fu_597_p2;
reg   [0:0] tmp_93_reg_1137;
reg   [62:0] m_s_reg_1142;
wire    ap_CS_fsm_state10;
reg   [0:0] tmp_132_reg_1147;
wire   [31:0] a_assign_fu_721_p3;
reg   [31:0] a_assign_reg_1152;
wire    ap_CS_fsm_state11;
wire   [31:0] a_assign_2_fu_728_p3;
reg   [31:0] a_assign_2_reg_1158;
wire    ap_CS_fsm_state12;
reg   [0:0] p_Result_32_reg_1164;
wire    ap_CS_fsm_state13;
reg   [10:0] exp_tmp_V_reg_1169;
wire   [51:0] tmp_137_fu_761_p1;
reg   [51:0] tmp_137_reg_1174;
wire   [0:0] tmp_107_fu_765_p2;
reg   [0:0] tmp_107_reg_1179;
wire   [53:0] man_V_4_fu_791_p3;
reg   [53:0] man_V_4_reg_1185;
wire    ap_CS_fsm_state14;
wire  signed [11:0] sh_amt_fu_822_p3;
reg  signed [11:0] sh_amt_reg_1190;
wire   [15:0] tmp_138_fu_836_p1;
reg   [15:0] tmp_138_reg_1196;
wire   [0:0] sel_tmp3_fu_939_p2;
reg   [0:0] sel_tmp3_reg_1201;
wire   [0:0] or_cond_fu_945_p2;
reg   [0:0] or_cond_reg_1206;
wire   [15:0] newSel4_fu_951_p3;
reg   [15:0] newSel4_reg_1211;
wire   [0:0] or_cond4_fu_965_p2;
reg   [0:0] or_cond4_reg_1216;
wire   [15:0] tmp_V_fu_1008_p3;
reg   [15:0] tmp_V_reg_1221;
wire    ap_CS_fsm_state15;
reg   [6:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
reg   [15:0] output_V_d0;
reg   [6:0] j_reg_254;
reg    ap_block_state1;
reg   [13:0] phi_mul_reg_265;
reg   [6:0] i_reg_277;
wire    ap_CS_fsm_state5;
reg   [6:0] i1_reg_288;
wire   [63:0] tmp_8_cast_fu_356_p1;
wire   [63:0] tmp_97_fu_341_p1;
wire   [63:0] tmp_85_fu_393_p1;
wire   [13:0] tmp_97_cast_fu_346_p1;
wire   [13:0] tmp_8_fu_350_p2;
wire  signed [26:0] grp_fu_1015_p3;
wire  signed [15:0] lhs_V_fu_399_p0;
wire  signed [7:0] rhs_V_fu_403_p0;
wire  signed [7:0] tmp_1_fu_407_p0;
wire  signed [16:0] rhs_V_fu_403_p1;
wire  signed [16:0] lhs_V_fu_399_p1;
wire  signed [15:0] tmp_1_fu_407_p1;
wire  signed [15:0] tmp_V_22_cast_fu_417_p1;
wire   [16:0] tmp_V_18_fu_411_p2;
wire   [15:0] tmp_V_cast_fu_437_p2;
reg   [16:0] p_Result_s_fu_452_p4;
wire   [31:0] p_Result_30_fu_462_p3;
wire   [31:0] lsb_index_fu_491_p2;
wire   [30:0] tmp_110_fu_497_p4;
wire   [4:0] tmp_121_fu_513_p1;
wire   [4:0] tmp_123_fu_517_p2;
wire   [16:0] tmp_126_fu_523_p1;
wire   [16:0] tmp_127_fu_527_p2;
wire   [16:0] p_Result_24_fu_533_p2;
wire   [0:0] icmp_fu_507_p2;
wire   [0:0] tmp_88_fu_538_p2;
wire   [0:0] tmp_131_fu_550_p3;
wire   [16:0] tmp_fu_487_p1;
wire   [16:0] tmp_89_fu_564_p2;
wire   [0:0] p_Result_25_fu_570_p3;
wire   [0:0] rev_fu_558_p2;
wire   [0:0] tmp_90_fu_577_p2;
wire   [0:0] a_fu_544_p2;
wire   [0:0] tmp_91_fu_583_p2;
wire   [31:0] m_cast_fu_606_p1;
wire   [31:0] tmp_94_fu_609_p2;
wire   [31:0] tmp_95_fu_614_p2;
wire   [31:0] tmp_96_fu_624_p2;
wire   [63:0] m_fu_603_p1;
wire   [63:0] tmp_98_fu_629_p1;
wire   [63:0] tmp_111_cast_fu_620_p1;
wire   [63:0] tmp_100_fu_633_p2;
wire   [63:0] tmp_101_fu_646_p1;
wire   [63:0] m_10_fu_639_p3;
wire   [63:0] m_11_fu_649_p2;
wire   [7:0] tmp_102_fu_683_p2;
wire   [7:0] tmp_144_cast_cast_ca_fu_676_p3;
wire   [7:0] p_Repl2_7_trunc_fu_688_p2;
wire   [63:0] m_14_fu_673_p1;
wire   [8:0] tmp_103_fu_694_p3;
wire   [63:0] p_Result_31_fu_701_p5;
wire   [31:0] tmp_134_fu_713_p1;
wire   [31:0] tmp_104_fu_717_p1;
wire   [0:0] tmp_i_fu_302_p2;
wire   [63:0] d_assign_fu_299_p1;
wire   [63:0] ireg_V_fu_735_p1;
wire   [62:0] tmp_135_fu_739_p1;
wire   [52:0] tmp_106_fu_774_p3;
wire   [53:0] p_Result_33_fu_781_p1;
wire   [53:0] man_V_3_fu_785_p2;
wire   [11:0] tmp_105_fu_771_p1;
wire   [11:0] F2_fu_798_p2;
wire   [0:0] tmp_108_fu_804_p2;
wire   [11:0] tmp_109_fu_810_p2;
wire   [11:0] tmp_111_fu_816_p2;
wire   [7:0] tmp_139_fu_846_p4;
wire   [31:0] ireg_V_to_int_fu_862_p1;
wire   [0:0] tmp_141_fu_865_p3;
wire   [0:0] tmp_112_fu_830_p2;
wire   [0:0] sel_tmp1_fu_881_p2;
wire   [0:0] sel_tmp6_demorgan_fu_892_p2;
wire   [0:0] sel_tmp6_fu_897_p2;
wire   [0:0] tmp_113_fu_840_p2;
wire   [0:0] sel_tmp7_fu_903_p2;
wire   [0:0] sel_tmp8_fu_909_p2;
wire   [0:0] sel_tmp21_demorgan_fu_927_p2;
wire   [0:0] icmp3_fu_856_p2;
wire   [0:0] sel_tmp5_fu_933_p2;
wire   [0:0] sel_tmp_fu_921_p2;
wire   [0:0] sel_tmp9_fu_915_p2;
wire   [15:0] tmp_116_fu_873_p3;
wire   [0:0] sel_tmp2_fu_886_p2;
wire   [0:0] or_cond3_fu_959_p2;
wire  signed [31:0] sh_amt_cast_fu_974_p1;
wire   [53:0] tmp_114_fu_977_p1;
wire   [53:0] tmp_115_fu_981_p2;
wire  signed [15:0] sh_amt_cast1_fu_971_p1;
wire   [15:0] tmp_117_fu_990_p2;
wire   [15:0] tmp_140_fu_986_p1;
wire   [15:0] newSel_fu_995_p3;
wire   [15:0] newSel5_fu_1002_p3;
wire  signed [15:0] grp_fu_1015_p0;
wire   [26:0] grp_fu_1015_p2;
reg   [15:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
end

fc2_fc2_layer_weights_V #(
    .DataWidth( 11 ),
    .AddressRange( 10080 ),
    .AddressWidth( 14 ))
fc2_layer_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc2_layer_weights_V_address0),
    .ce0(fc2_layer_weights_V_ce0),
    .q0(fc2_layer_weights_V_q0)
);

fc2_fc2_layer_bias_V #(
    .DataWidth( 8 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
fc2_layer_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc2_layer_bias_V_address0),
    .ce0(fc2_layer_bias_V_ce0),
    .q0(fc2_layer_bias_V_q0)
);

fc2_output_V #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(output_V_d0),
    .q0(output_V_q0)
);

lenet_hls_fpext_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
lenet_hls_fpext_32ns_64_1_1_U38(
    .din0(a_assign_2_reg_1158),
    .dout(d_assign_fu_299_p1)
);

lenet_hls_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
lenet_hls_fcmp_32ns_32ns_1_1_1_U39(
    .din0(a_assign_reg_1152),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_i_fu_302_p2)
);

lenet_hls_mac_muladd_16s_11s_27ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
lenet_hls_mac_muladd_16s_11s_27ns_27_1_1_U40(
    .din0(grp_fu_1015_p0),
    .din1(fc2_layer_weights_V_1_reg_1059),
    .din2(grp_fu_1015_p2),
    .dout(grp_fu_1015_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_381_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_reg_288 <= 7'd0;
    end else if (((out_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        i1_reg_288 <= i_7_reg_1072;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_reg_277 <= i_6_reg_1044;
    end else if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_277 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_254 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (exitcond2_fu_329_p2 == 1'd1))) begin
        j_reg_254 <= j_4_reg_1031;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_265 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (exitcond2_fu_329_p2 == 1'd1))) begin
        phi_mul_reg_265 <= next_mul_reg_1023;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        a_assign_2_reg_1158 <= a_assign_2_fu_728_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        a_assign_reg_1152 <= a_assign_fu_721_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        exp_tmp_V_reg_1169 <= {{ireg_V_fu_735_p1[62:52]}};
        p_Result_32_reg_1164 <= ireg_V_fu_735_p1[32'd63];
        tmp_107_reg_1179 <= tmp_107_fu_765_p2;
        tmp_137_reg_1174 <= tmp_137_fu_761_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fc2_layer_weights_V_1_reg_1059 <= fc2_layer_weights_V_q0;
        p_Val2_16_reg_1064 <= output_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_6_reg_1044 <= i_6_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_7_reg_1072 <= i_7_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        j_4_reg_1031 <= j_4_fu_319_p2;
        next_mul_reg_1023 <= next_mul_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_86_reg_1093 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        l_reg_1116 <= l_fu_470_p3;
        tmp_133_reg_1121 <= tmp_133_fu_478_p1;
        tmp_V_19_reg_1104 <= tmp_V_19_fu_442_p3;
        tmp_V_23_cast_reg_1110[15 : 0] <= tmp_V_23_cast_fu_448_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_86_reg_1093 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        m_s_reg_1142 <= {{m_11_fu_649_p2[63:1]}};
        tmp_132_reg_1147 <= m_11_fu_649_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        man_V_4_reg_1185 <= man_V_4_fu_791_p3;
        newSel4_reg_1211 <= newSel4_fu_951_p3;
        or_cond4_reg_1216 <= or_cond4_fu_965_p2;
        or_cond_reg_1206 <= or_cond_fu_945_p2;
        sel_tmp3_reg_1201 <= sel_tmp3_fu_939_p2;
        sh_amt_reg_1190 <= sh_amt_fu_822_p3;
        tmp_138_reg_1196 <= tmp_138_fu_836_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        output_V_addr_5_reg_1054 <= tmp_97_fu_341_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Result_29_reg_1098 <= tmp_V_18_fu_411_p2[32'd16];
        tmp_86_reg_1093 <= tmp_86_fu_423_p2;
        tmp_V_22_cast_reg_1087 <= tmp_V_22_cast_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_86_reg_1093 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_87_reg_1126 <= tmp_87_fu_482_p2;
        tmp_92_reg_1132[0] <= tmp_92_fu_589_p3[0];
        tmp_93_reg_1137 <= tmp_93_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_V_reg_1221 <= tmp_V_fu_1008_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_s_reg_1036 <= tmp_s_fu_325_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_381_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        fc2_layer_bias_V_ce0 = 1'b1;
    end else begin
        fc2_layer_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fc2_layer_weights_V_ce0 = 1'b1;
    end else begin
        fc2_layer_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_381_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_address0 = tmp_85_fu_393_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_address0 = output_V_addr_5_reg_1054;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        output_V_address0 = tmp_97_fu_341_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        output_V_address0 = 64'd0;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_d0 = {{grp_fu_1015_p3[26:11]}};
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        output_V_d0 = 16'd0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0)) & (exitcond1_fu_313_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond2_fu_329_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond_fu_381_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((out_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_798_p2 = (12'd1075 - tmp_105_fu_771_p1);

assign a_assign_2_fu_728_p3 = ((tmp_i_fu_302_p2[0:0] === 1'b1) ? a_assign_reg_1152 : 32'd0);

assign a_assign_fu_721_p3 = ((tmp_86_reg_1093[0:0] === 1'b1) ? 32'd0 : tmp_104_fu_717_p1);

assign a_fu_544_p2 = (tmp_88_fu_538_p2 & icmp_fu_507_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((exitcond1_fu_313_p2 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign exitcond1_fu_313_p2 = ((j_reg_254 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond2_fu_329_p2 = ((i_reg_277 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond_fu_381_p2 = ((i1_reg_288 == 7'd84) ? 1'b1 : 1'b0);

assign fc2_layer_bias_V_address0 = tmp_85_fu_393_p1;

assign fc2_layer_weights_V_address0 = tmp_8_cast_fu_356_p1;

assign grp_fu_1015_p0 = tmp_s_reg_1036;

assign grp_fu_1015_p2 = {{p_Val2_16_reg_1064}, {11'd0}};

assign i_6_fu_335_p2 = (i_reg_277 + 7'd1);

assign i_7_fu_387_p2 = (i1_reg_288 + 7'd1);

assign icmp3_fu_856_p2 = ((tmp_139_fu_846_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_507_p2 = (($signed(tmp_110_fu_497_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign ireg_V_fu_735_p1 = d_assign_fu_299_p1;

assign ireg_V_to_int_fu_862_p1 = a_assign_2_reg_1158;

assign j_4_fu_319_p2 = (j_reg_254 + 7'd1);


always @ (p_Result_30_fu_462_p3) begin
    if (p_Result_30_fu_462_p3[0] == 1'b1) begin
        l_fu_470_p3 = 32'd0;
    end else if (p_Result_30_fu_462_p3[1] == 1'b1) begin
        l_fu_470_p3 = 32'd1;
    end else if (p_Result_30_fu_462_p3[2] == 1'b1) begin
        l_fu_470_p3 = 32'd2;
    end else if (p_Result_30_fu_462_p3[3] == 1'b1) begin
        l_fu_470_p3 = 32'd3;
    end else if (p_Result_30_fu_462_p3[4] == 1'b1) begin
        l_fu_470_p3 = 32'd4;
    end else if (p_Result_30_fu_462_p3[5] == 1'b1) begin
        l_fu_470_p3 = 32'd5;
    end else if (p_Result_30_fu_462_p3[6] == 1'b1) begin
        l_fu_470_p3 = 32'd6;
    end else if (p_Result_30_fu_462_p3[7] == 1'b1) begin
        l_fu_470_p3 = 32'd7;
    end else if (p_Result_30_fu_462_p3[8] == 1'b1) begin
        l_fu_470_p3 = 32'd8;
    end else if (p_Result_30_fu_462_p3[9] == 1'b1) begin
        l_fu_470_p3 = 32'd9;
    end else if (p_Result_30_fu_462_p3[10] == 1'b1) begin
        l_fu_470_p3 = 32'd10;
    end else if (p_Result_30_fu_462_p3[11] == 1'b1) begin
        l_fu_470_p3 = 32'd11;
    end else if (p_Result_30_fu_462_p3[12] == 1'b1) begin
        l_fu_470_p3 = 32'd12;
    end else if (p_Result_30_fu_462_p3[13] == 1'b1) begin
        l_fu_470_p3 = 32'd13;
    end else if (p_Result_30_fu_462_p3[14] == 1'b1) begin
        l_fu_470_p3 = 32'd14;
    end else if (p_Result_30_fu_462_p3[15] == 1'b1) begin
        l_fu_470_p3 = 32'd15;
    end else if (p_Result_30_fu_462_p3[16] == 1'b1) begin
        l_fu_470_p3 = 32'd16;
    end else if (p_Result_30_fu_462_p3[17] == 1'b1) begin
        l_fu_470_p3 = 32'd17;
    end else if (p_Result_30_fu_462_p3[18] == 1'b1) begin
        l_fu_470_p3 = 32'd18;
    end else if (p_Result_30_fu_462_p3[19] == 1'b1) begin
        l_fu_470_p3 = 32'd19;
    end else if (p_Result_30_fu_462_p3[20] == 1'b1) begin
        l_fu_470_p3 = 32'd20;
    end else if (p_Result_30_fu_462_p3[21] == 1'b1) begin
        l_fu_470_p3 = 32'd21;
    end else if (p_Result_30_fu_462_p3[22] == 1'b1) begin
        l_fu_470_p3 = 32'd22;
    end else if (p_Result_30_fu_462_p3[23] == 1'b1) begin
        l_fu_470_p3 = 32'd23;
    end else if (p_Result_30_fu_462_p3[24] == 1'b1) begin
        l_fu_470_p3 = 32'd24;
    end else if (p_Result_30_fu_462_p3[25] == 1'b1) begin
        l_fu_470_p3 = 32'd25;
    end else if (p_Result_30_fu_462_p3[26] == 1'b1) begin
        l_fu_470_p3 = 32'd26;
    end else if (p_Result_30_fu_462_p3[27] == 1'b1) begin
        l_fu_470_p3 = 32'd27;
    end else if (p_Result_30_fu_462_p3[28] == 1'b1) begin
        l_fu_470_p3 = 32'd28;
    end else if (p_Result_30_fu_462_p3[29] == 1'b1) begin
        l_fu_470_p3 = 32'd29;
    end else if (p_Result_30_fu_462_p3[30] == 1'b1) begin
        l_fu_470_p3 = 32'd30;
    end else if (p_Result_30_fu_462_p3[31] == 1'b1) begin
        l_fu_470_p3 = 32'd31;
    end else begin
        l_fu_470_p3 = 32'd32;
    end
end

assign lhs_V_fu_399_p0 = output_V_q0;

assign lhs_V_fu_399_p1 = lhs_V_fu_399_p0;

assign lsb_index_fu_491_p2 = ($signed(32'd4294967272) + $signed(tmp_87_fu_482_p2));

assign m_10_fu_639_p3 = ((tmp_93_reg_1137[0:0] === 1'b1) ? tmp_111_cast_fu_620_p1 : tmp_100_fu_633_p2);

assign m_11_fu_649_p2 = (tmp_101_fu_646_p1 + m_10_fu_639_p3);

assign m_14_fu_673_p1 = m_s_reg_1142;

assign m_cast_fu_606_p1 = tmp_V_19_reg_1104;

assign m_fu_603_p1 = tmp_V_19_reg_1104;

assign man_V_3_fu_785_p2 = (54'd0 - p_Result_33_fu_781_p1);

assign man_V_4_fu_791_p3 = ((p_Result_32_reg_1164[0:0] === 1'b1) ? man_V_3_fu_785_p2 : p_Result_33_fu_781_p1);

assign newSel4_fu_951_p3 = ((sel_tmp9_fu_915_p2[0:0] === 1'b1) ? tmp_116_fu_873_p3 : tmp_138_fu_836_p1);

assign newSel5_fu_1002_p3 = ((or_cond_reg_1206[0:0] === 1'b1) ? newSel_fu_995_p3 : newSel4_reg_1211);

assign newSel_fu_995_p3 = ((sel_tmp3_reg_1201[0:0] === 1'b1) ? tmp_117_fu_990_p2 : tmp_140_fu_986_p1);

assign next_mul_fu_307_p2 = (phi_mul_reg_265 + 14'd84);

assign or_cond3_fu_959_p2 = (sel_tmp9_fu_915_p2 | sel_tmp2_fu_886_p2);

assign or_cond4_fu_965_p2 = (or_cond_fu_945_p2 | or_cond3_fu_959_p2);

assign or_cond_fu_945_p2 = (sel_tmp_fu_921_p2 | sel_tmp3_fu_939_p2);

assign out_V_V_din = tmp_V_reg_1221;

assign p_Repl2_7_trunc_fu_688_p2 = (tmp_102_fu_683_p2 + tmp_144_cast_cast_ca_fu_676_p3);

assign p_Result_24_fu_533_p2 = (tmp_V_23_cast_reg_1110 & tmp_127_fu_527_p2);

assign p_Result_25_fu_570_p3 = tmp_V_23_cast_reg_1110[tmp_89_fu_564_p2];

assign p_Result_30_fu_462_p3 = {{15'd32767}, {p_Result_s_fu_452_p4}};

assign p_Result_31_fu_701_p5 = {{m_14_fu_673_p1[63:32]}, {tmp_103_fu_694_p3}, {m_14_fu_673_p1[22:0]}};

assign p_Result_33_fu_781_p1 = tmp_106_fu_774_p3;

integer ap_tvar_int_0;

always @ (tmp_V_23_cast_fu_448_p1) begin
    for (ap_tvar_int_0 = 17 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 16 - 0) begin
            p_Result_s_fu_452_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_452_p4[ap_tvar_int_0] = tmp_V_23_cast_fu_448_p1[16 - ap_tvar_int_0];
        end
    end
end

assign rev_fu_558_p2 = (tmp_131_fu_550_p3 ^ 1'd1);

assign rhs_V_fu_403_p0 = fc2_layer_bias_V_q0;

assign rhs_V_fu_403_p1 = rhs_V_fu_403_p0;

assign sel_tmp1_fu_881_p2 = (tmp_107_reg_1179 ^ 1'd1);

assign sel_tmp21_demorgan_fu_927_p2 = (tmp_108_fu_804_p2 | sel_tmp6_demorgan_fu_892_p2);

assign sel_tmp2_fu_886_p2 = (tmp_112_fu_830_p2 & sel_tmp1_fu_881_p2);

assign sel_tmp3_fu_939_p2 = (sel_tmp5_fu_933_p2 & icmp3_fu_856_p2);

assign sel_tmp5_fu_933_p2 = (sel_tmp21_demorgan_fu_927_p2 ^ 1'd1);

assign sel_tmp6_demorgan_fu_892_p2 = (tmp_112_fu_830_p2 | tmp_107_reg_1179);

assign sel_tmp6_fu_897_p2 = (sel_tmp6_demorgan_fu_892_p2 ^ 1'd1);

assign sel_tmp7_fu_903_p2 = (tmp_108_fu_804_p2 & sel_tmp6_fu_897_p2);

assign sel_tmp8_fu_909_p2 = (tmp_113_fu_840_p2 ^ 1'd1);

assign sel_tmp9_fu_915_p2 = (sel_tmp8_fu_909_p2 & sel_tmp7_fu_903_p2);

assign sel_tmp_fu_921_p2 = (tmp_113_fu_840_p2 & sel_tmp7_fu_903_p2);

assign sh_amt_cast1_fu_971_p1 = sh_amt_reg_1190;

assign sh_amt_cast_fu_974_p1 = sh_amt_reg_1190;

assign sh_amt_fu_822_p3 = ((tmp_108_fu_804_p2[0:0] === 1'b1) ? tmp_109_fu_810_p2 : tmp_111_fu_816_p2);

assign start_out = real_start;

assign tmp_100_fu_633_p2 = m_fu_603_p1 << tmp_98_fu_629_p1;

assign tmp_101_fu_646_p1 = tmp_92_reg_1132;

assign tmp_102_fu_683_p2 = (8'd6 - tmp_133_reg_1121);

assign tmp_103_fu_694_p3 = {{p_Result_29_reg_1098}, {p_Repl2_7_trunc_fu_688_p2}};

assign tmp_104_fu_717_p1 = tmp_134_fu_713_p1;

assign tmp_105_fu_771_p1 = exp_tmp_V_reg_1169;

assign tmp_106_fu_774_p3 = {{1'd1}, {tmp_137_reg_1174}};

assign tmp_107_fu_765_p2 = ((tmp_135_fu_739_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_108_fu_804_p2 = (($signed(F2_fu_798_p2) > $signed(12'd11)) ? 1'b1 : 1'b0);

assign tmp_109_fu_810_p2 = ($signed(12'd4085) + $signed(F2_fu_798_p2));

assign tmp_110_fu_497_p4 = {{lsb_index_fu_491_p2[31:1]}};

assign tmp_111_cast_fu_620_p1 = tmp_95_fu_614_p2;

assign tmp_111_fu_816_p2 = (12'd11 - F2_fu_798_p2);

assign tmp_112_fu_830_p2 = ((F2_fu_798_p2 == 12'd11) ? 1'b1 : 1'b0);

assign tmp_113_fu_840_p2 = ((sh_amt_fu_822_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_114_fu_977_p1 = $unsigned(sh_amt_cast_fu_974_p1);

assign tmp_115_fu_981_p2 = $signed(man_V_4_reg_1185) >>> tmp_114_fu_977_p1;

assign tmp_116_fu_873_p3 = ((tmp_141_fu_865_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_117_fu_990_p2 = tmp_138_reg_1196 << sh_amt_cast1_fu_971_p1;

assign tmp_121_fu_513_p1 = tmp_87_fu_482_p2[4:0];

assign tmp_123_fu_517_p2 = (5'd10 - tmp_121_fu_513_p1);

assign tmp_126_fu_523_p1 = tmp_123_fu_517_p2;

assign tmp_127_fu_527_p2 = 17'd131071 >> tmp_126_fu_523_p1;

assign tmp_131_fu_550_p3 = lsb_index_fu_491_p2[32'd31];

assign tmp_133_fu_478_p1 = l_fu_470_p3[7:0];

assign tmp_134_fu_713_p1 = p_Result_31_fu_701_p5[31:0];

assign tmp_135_fu_739_p1 = ireg_V_fu_735_p1[62:0];

assign tmp_137_fu_761_p1 = ireg_V_fu_735_p1[51:0];

assign tmp_138_fu_836_p1 = man_V_4_fu_791_p3[15:0];

assign tmp_139_fu_846_p4 = {{sh_amt_fu_822_p3[11:4]}};

assign tmp_140_fu_986_p1 = tmp_115_fu_981_p2[15:0];

assign tmp_141_fu_865_p3 = ireg_V_to_int_fu_862_p1[32'd31];

assign tmp_144_cast_cast_ca_fu_676_p3 = ((tmp_132_reg_1147[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign tmp_1_fu_407_p0 = fc2_layer_bias_V_q0;

assign tmp_1_fu_407_p1 = tmp_1_fu_407_p0;

assign tmp_85_fu_393_p1 = i1_reg_288;

assign tmp_86_fu_423_p2 = ((tmp_V_18_fu_411_p2 == 17'd0) ? 1'b1 : 1'b0);

assign tmp_87_fu_482_p2 = (32'd17 - l_reg_1116);

assign tmp_88_fu_538_p2 = ((p_Result_24_fu_533_p2 != 17'd0) ? 1'b1 : 1'b0);

assign tmp_89_fu_564_p2 = ($signed(17'd131048) + $signed(tmp_fu_487_p1));

assign tmp_8_cast_fu_356_p1 = tmp_8_fu_350_p2;

assign tmp_8_fu_350_p2 = (tmp_97_cast_fu_346_p1 + phi_mul_reg_265);

assign tmp_90_fu_577_p2 = (rev_fu_558_p2 & p_Result_25_fu_570_p3);

assign tmp_91_fu_583_p2 = (tmp_90_fu_577_p2 | a_fu_544_p2);

assign tmp_92_fu_589_p3 = {{31'd0}, {tmp_91_fu_583_p2}};

assign tmp_93_fu_597_p2 = (($signed(lsb_index_fu_491_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_94_fu_609_p2 = ($signed(32'd4294967271) + $signed(tmp_87_reg_1126));

assign tmp_95_fu_614_p2 = m_cast_fu_606_p1 >> tmp_94_fu_609_p2;

assign tmp_96_fu_624_p2 = (32'd25 - tmp_87_reg_1126);

assign tmp_97_cast_fu_346_p1 = i_reg_277;

assign tmp_97_fu_341_p1 = i_reg_277;

assign tmp_98_fu_629_p1 = tmp_96_fu_624_p2;

assign tmp_V_18_fu_411_p2 = ($signed(rhs_V_fu_403_p1) + $signed(lhs_V_fu_399_p1));

assign tmp_V_19_fu_442_p3 = ((p_Result_29_reg_1098[0:0] === 1'b1) ? tmp_V_cast_fu_437_p2 : tmp_V_22_cast_reg_1087);

assign tmp_V_22_cast_fu_417_p1 = output_V_q0;

assign tmp_V_22_cast_fu_417_p2 = ($signed(tmp_1_fu_407_p1) + $signed(tmp_V_22_cast_fu_417_p1));

assign tmp_V_23_cast_fu_448_p1 = tmp_V_19_fu_442_p3;

assign tmp_V_cast_fu_437_p2 = (16'd0 - tmp_V_22_cast_reg_1087);

assign tmp_V_fu_1008_p3 = ((or_cond4_reg_1216[0:0] === 1'b1) ? newSel5_fu_1002_p3 : 16'd0);

assign tmp_fu_487_p1 = tmp_87_fu_482_p2[16:0];

assign tmp_s_fu_325_p1 = $signed(in_V_V_dout);

always @ (posedge ap_clk) begin
    tmp_V_23_cast_reg_1110[16] <= 1'b0;
    tmp_92_reg_1132[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //fc2
