TRACE::2020-10-26.15:35:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:16::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-26.15:35:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-26.15:35:19::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw"
		}]
}
TRACE::2020-10-26.15:35:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-26.15:35:19::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:35:19::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:35:19::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:19::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-10-26.15:35:19::SCWPlatform::Generating the sources  .
TRACE::2020-10-26.15:35:19::SCWBDomain::Generating boot domain sources.
TRACE::2020-10-26.15:35:19::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-26.15:35:19::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::mss does not exists at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::Writing mss at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:19::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-26.15:35:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-26.15:35:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-26.15:35:19::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-26.15:35:32::SCWPlatform::Generating sources Done.
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-10-26.15:35:32::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-10-26.15:35:32::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-10-26.15:35:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:35:32::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:35:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:35:32::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:35:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:35:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:35:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:32::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::mss does not exists at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Creating sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Adding the swdes entry, created swdb E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::updating the scw layer changes to swdes at   E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Writing mss at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:32::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-26.15:35:32::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-26.15:35:32::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-26.15:35:32::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-26.15:35:32::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-10-26.15:35:34::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:34::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:34::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:34::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:34::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-26.15:35:34::SCWMssOS::Could not open the swdb for E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-26.15:35:34::SCWMssOS::Could not open the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-26.15:35:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:35:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:35:34::SCWMssOS::Writing the mss file completed E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:34::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:34::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:34::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:34::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:34::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:34::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:34::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:34::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:34::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:34::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:34::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:34::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:34::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:34::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:34::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:34::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-26.15:35:35::SCWPlatform::Started generating the artifacts platform sd_rw
TRACE::2020-10-26.15:35:35::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-26.15:35:35::SCWPlatform::Started generating the artifacts for system configuration sd_rw
LOG::2020-10-26.15:35:35::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-26.15:35:35::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-26.15:35:35::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-26.15:35:35::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-10-26.15:35:35::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-26.15:35:35::SCWSystem::Not a boot domain 
LOG::2020-10-26.15:35:35::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-26.15:35:35::SCWDomain::Generating domain artifcats
TRACE::2020-10-26.15:35:35::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-26.15:35:35::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/sw/sd_rw/qemu/
TRACE::2020-10-26.15:35:35::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/sw/sd_rw/standalone_domain/qemu/
TRACE::2020-10-26.15:35:35::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-26.15:35:35::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-26.15:35:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-26.15:35:35::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-26.15:35:35::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-26.15:35:35::SCWMssOS::Copying to export directory.
TRACE::2020-10-26.15:35:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-26.15:35:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-10-26.15:35:35::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-10-26.15:35:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-26.15:35:35::SCWSystem::Completed Processing the sysconfig sd_rw
LOG::2020-10-26.15:35:35::SCWPlatform::Completed generating the artifacts for system configuration sd_rw
TRACE::2020-10-26.15:35:35::SCWPlatform::Started preparing the platform 
TRACE::2020-10-26.15:35:35::SCWSystem::Writing the bif file for system config sd_rw
TRACE::2020-10-26.15:35:35::SCWSystem::dir created 
TRACE::2020-10-26.15:35:35::SCWSystem::Writing the bif 
TRACE::2020-10-26.15:35:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-26.15:35:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-26.15:35:35::SCWPlatform::Completed generating the platform
TRACE::2020-10-26.15:35:35::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:35::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:35::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:35::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-26.15:35:35::SCWPlatform::updated the xpfm file.
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:35::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:35::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:35::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:35::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:35::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:35::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:35::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:35::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:35:35::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:35::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:36::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:35:36::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:36::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:36::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:36::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:36::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:37::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:37::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:37::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-10-26.15:35:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-10-26.15:35:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:37::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:37::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:35:37::SCWPlatform::Clearing the existing platform
TRACE::2020-10-26.15:35:37::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-26.15:35:37::SCWBDomain::clearing the fsbl build
TRACE::2020-10-26.15:35:37::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:37::SCWSystem::Clearing the domains completed.
TRACE::2020-10-26.15:35:37::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform:: Platform location is E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:37::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:37::SCWPlatform::Removing the HwDB with name E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:37::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWReader::Active system found as  sd_rw
TRACE::2020-10-26.15:35:40::SCWReader::Handling sysconfig sd_rw
TRACE::2020-10-26.15:35:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:35:40::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:35:40::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-26.15:35:40::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:35:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:35:40::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:40::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:40::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-26.15:35:40::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:40::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:35:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:40::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWReader::No isolation master present  
TRACE::2020-10-26.15:35:40::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:35:40::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:35:40::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:40::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:35:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:35:40::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:40::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:35:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:40::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:40::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:40::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:40::SCWReader::No isolation master present  
TRACE::2020-10-26.15:35:47::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:47::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:47::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:47::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:47::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:47::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:47::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:47::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.15:35:48::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:48::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:48::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-26.15:35:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-26.15:35:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-26.15:35:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:35:48::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:35:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:35:48::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:35:48::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:35:48::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:35:48::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:35:48::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:35:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:35:48::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:35:48::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:35:48::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:43:27::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:43:27::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:43:27::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:43:27::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:43:27::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-26.15:43:27::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-26.15:43:27::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-26.15:43:27::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:43:27::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:43:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:43:27::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:43:27::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:43:27::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:43:27::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:43:27::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:43:27::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:43:27::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-26.15:43:27::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:43:27::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:43:27::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:43:27::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:43:27::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:43:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-10-26.15:43:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:43:27::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:43:27::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:43:27::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:03::SCWPlatform::Clearing the existing platform
TRACE::2020-10-26.15:47:03::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-26.15:47:03::SCWBDomain::clearing the fsbl build
TRACE::2020-10-26.15:47:03::SCWSystem::Clearing the domains completed.
TRACE::2020-10-26.15:47:03::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-26.15:47:03::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform:: Platform location is E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:03::SCWPlatform::Removing the HwDB with name E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:03::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWReader::Active system found as  sd_rw
TRACE::2020-10-26.15:47:05::SCWReader::Handling sysconfig sd_rw
TRACE::2020-10-26.15:47:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:47:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:47:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-26.15:47:05::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:47:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:47:05::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:05::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:05::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-26.15:47:05::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:47:05::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:47:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:05::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWReader::No isolation master present  
TRACE::2020-10-26.15:47:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:47:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:47:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:05::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:47:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:47:05::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:47:05::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:47:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:05::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:05::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:05::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:05::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:05::SCWReader::No isolation master present  
TRACE::2020-10-26.15:47:11::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:11::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform:: Platform location is E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa
TRACE::2020-10-26.15:47:11::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:14::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:14::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/tempdsa/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2020-10-26.15:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:14::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:47:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:14::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-10-26.15:47:14::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:47:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-26.15:47:14::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:14::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-26.15:47:16::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-26.15:47:16::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:47:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:47:16::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:47:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:47:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:16::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:47:16::SCWMssOS::Writing the mss file completed E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:16::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:47:16::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:47:16::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:47:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-10-26.15:47:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:47:16::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:47:16::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:47:16::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:51:28::SCWPlatform::Clearing the existing platform
TRACE::2020-10-26.15:51:28::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-26.15:51:28::SCWBDomain::clearing the fsbl build
TRACE::2020-10-26.15:51:28::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:28::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:28::SCWSystem::Clearing the domains completed.
TRACE::2020-10-26.15:51:28::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-26.15:51:28::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:28::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:28::SCWPlatform:: Platform location is E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:28::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:29::SCWPlatform::Removing the HwDB with name E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:29::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:29::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:29::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:29::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:29::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWReader::Active system found as  sd_rw
TRACE::2020-10-26.15:51:31::SCWReader::Handling sysconfig sd_rw
TRACE::2020-10-26.15:51:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:51:31::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:51:31::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-26.15:51:31::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-26.15:51:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:51:31::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:31::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:31::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-26.15:51:31::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:51:31::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:51:31::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:51:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:51:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:31::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:31::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:31::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:51:31::SCWReader::No isolation master present  
TRACE::2020-10-26.15:51:32::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-26.15:51:32::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-26.15:51:32::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:32::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:51:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:51:32::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:51:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:51:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:51:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-26.15:51:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWReader::No isolation master present  
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-26.15:51:32::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-26.15:51:32::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-26.15:51:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:51:32::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:32::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:51:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:51:33::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:33::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:51:33::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:51:33::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:51:33::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:33::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:33::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:33::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:33::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:33::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:33::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:33::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:33::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:33::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:33::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:45::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:45::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:45::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:45::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:51:45::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:51:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:51:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:51:45::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:51:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:51:45::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:45::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:51:45::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:45::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:45::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:51:45::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:51:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:51:45::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:15::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:15::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:15::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:15::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2020-10-26.15:52:15::SCWMssOS::Added Library:  xilffs
TRACE::2020-10-26.15:52:18::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:52:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:52:18::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:52:18::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:52:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:52:18::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:18::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:18::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:18::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:18::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:18::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:18::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"52e089cc7e31adec09250c34b9d5cf46",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:52:18::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:52:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:52:18::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:18::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:18::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:18::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:18::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.15:52:18::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:18::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:19::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:52:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:52:19::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:19::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:52:19::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:52:19::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:52:19::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:19::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:52:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:52:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:52:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:52:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:52:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:52:19::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:52:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:52:19::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:52:19::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-26.15:52:19::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-26.15:52:21::SCWMssOS::Removing file E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2020-10-26.15:53:19::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:19::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:19::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:19::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:53:19::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:53:19::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:19::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-10-26.15:53:19::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-26.15:53:19::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-26.15:53:19::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-26.15:53:19::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:19::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:19::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:19::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:53:19::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:53:19::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:53:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:53:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:53:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:53:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:53:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:32::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:53:32::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:53:32::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:53:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:53:32::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:53:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:53:32::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:53:32::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:53:32::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:14::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:14::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:14::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:14::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:15::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:15::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:15::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:15::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:15::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:15::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:15::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:15::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:15::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:15::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:54:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:54:24::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:54:24::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:54:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:54:24::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:24::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:24::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:24::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:24::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:24::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:24::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0c20a179d0c82444da7043777356cf79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-26.15:54:24::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:54:24::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:54:24::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:24::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:24::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:24::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:24::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::In reload Mss file.
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:54:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:54:25::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-26.15:54:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-26.15:54:25::SCWMssOS::Commit changes completed.
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Removing the swdes entry for  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-26.15:54:25::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-26.15:54:25::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-26.15:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2020-10-26.15:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-26.15:54:25::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-26.15:54:25::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-26.15:54:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-26.15:54:25::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-26.15:54:25::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-26.15:54:25::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-10-26.15:54:27::SCWMssOS::Removing file E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2020-10-28.20:30:51::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:51::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:51::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:53::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:53::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:53::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWReader::Active system found as  sd_rw
TRACE::2020-10-28.20:30:56::SCWReader::Handling sysconfig sd_rw
TRACE::2020-10-28.20:30:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.20:30:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.20:30:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-28.20:30:56::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-10-28.20:30:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.20:30:56::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-10-28.20:30:56::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.20:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.20:30:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.20:30:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.20:30:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWReader::No isolation master present  
TRACE::2020-10-28.20:30:56::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-28.20:30:56::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-10-28.20:30:56::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::No sw design opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::mss exists loading the mss file  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Opened the sw design from mss  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Adding the swdes entry E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.20:30:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-28.20:30:56::SCWMssOS::Opened the sw design.  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.20:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.20:30:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.20:30:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-28.20:30:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:30:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:30:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:30:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:30:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:30:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:30:57::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:57::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:30:57::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:30:57::SCWReader::No isolation master present  
LOG::2020-10-28.20:32:18::SCWPlatform::Started generating the artifacts platform sd_rw
TRACE::2020-10-28.20:32:18::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-28.20:32:18::SCWPlatform::Started generating the artifacts for system configuration sd_rw
LOG::2020-10-28.20:32:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-10-28.20:32:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-10-28.20:32:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.20:32:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-10-28.20:32:18::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:18::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:18::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:18::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:32:18::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:18::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:32:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:32:18::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:32:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:32:18::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:32:18::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:32:18::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:32:18::SCWBDomain::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-10-28.20:32:18::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-28.20:32:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-10-28.20:32:18::SCWBDomain::System Command Ran  E:&  cd  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl & make 
TRACE::2020-10-28.20:32:18::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-10-28.20:32:18::SCWBDomain::make[1]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.20:32:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.20:32:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1
TRACE::2020-10-28.20:32:18::SCWBDomain::_7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_
TRACE::2020-10-28.20:32:18::SCWBDomain::7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.20:32:18::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.20:32:18::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/
TRACE::2020-10-28.20:32:18::SCWBDomain::src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/s
TRACE::2020-10-28.20:32:18::SCWBDomain::rc'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.20:32:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.20:32:18::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-28.20:32:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.20:32:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.20:32:18::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:18::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'
TRACE::2020-10-28.20:32:18::SCWBDomain::

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.20:32:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.20:32:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.20:32:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.20:32:19::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/sr
TRACE::2020-10-28.20:32:19::SCWBDomain::c'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/sr
TRACE::2020-10-28.20:32:19::SCWBDomain::c/profile'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src
TRACE::2020-10-28.20:32:19::SCWBDomain::/profile'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src
TRACE::2020-10-28.20:32:19::SCWBDomain::'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:19::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:19::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.20:32:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.20:32:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:19::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1
TRACE::2020-10-28.20:32:19::SCWBDomain::_7/src'

TRACE::2020-10-28.20:32:19::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_
TRACE::2020-10-28.20:32:20::SCWBDomain::7/src'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.20:32:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.20:32:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.20:32:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/
TRACE::2020-10-28.20:32:20::SCWBDomain::src'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/s
TRACE::2020-10-28.20:32:20::SCWBDomain::rc'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.20:32:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:20::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:20::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Compiling ddrps"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.20:32:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:20::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-10-28.20:32:20::SCWBDomain::"Compiling devcfg"

TRACE::2020-10-28.20:32:21::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2020-10-28.20:32:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.20:32:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:21::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-10-28.20:32:21::SCWBDomain::"Compiling dmaps"

TRACE::2020-10-28.20:32:21::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2020-10-28.20:32:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.20:32:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.20:32:21::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.20:32:21::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:21::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-10-28.20:32:21::SCWBDomain::"Compiling emacps"

TRACE::2020-10-28.20:32:22::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2020-10-28.20:32:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.20:32:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:22::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-28.20:32:22::SCWBDomain::"Compiling gpiops"

TRACE::2020-10-28.20:32:23::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2020-10-28.20:32:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.20:32:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:23::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-10-28.20:32:23::SCWBDomain::"Compiling qspips"

TRACE::2020-10-28.20:32:24::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2020-10-28.20:32:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.20:32:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:24::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-28.20:32:24::SCWBDomain::"Compiling scugic"

TRACE::2020-10-28.20:32:25::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2020-10-28.20:32:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.20:32:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:25::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'
TRACE::2020-10-28.20:32:25::SCWBDomain::

TRACE::2020-10-28.20:32:25::SCWBDomain::"Compiling scutimer"

TRACE::2020-10-28.20:32:25::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2020-10-28.20:32:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.20:32:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:25::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-10-28.20:32:25::SCWBDomain::"Compiling scuwdt"

TRACE::2020-10-28.20:32:26::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2020-10-28.20:32:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.20:32:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.20:32:26::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.20:32:26::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-10-28.20:32:26::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-28.20:32:26::SCWBDomain::"Compiling sdps"

TRACE::2020-10-28.20:32:27::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2020-10-28.20:32:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.20:32:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.20:32:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.20:32:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:27::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/sr
TRACE::2020-10-28.20:32:27::SCWBDomain::c'

TRACE::2020-10-28.20:32:27::SCWBDomain::"Compiling standalone"

TRACE::2020-10-28.20:32:30::SCWBDomain::make[3]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/sr
TRACE::2020-10-28.20:32:30::SCWBDomain::c/profile'

TRACE::2020-10-28.20:32:30::SCWBDomain::make[3]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src
TRACE::2020-10-28.20:32:30::SCWBDomain::/profile'

TRACE::2020-10-28.20:32:30::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src
TRACE::2020-10-28.20:32:30::SCWBDomain::'

TRACE::2020-10-28.20:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.20:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:30::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-28.20:32:30::SCWBDomain::"Compiling ttcps"

TRACE::2020-10-28.20:32:31::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_11/src'

TRACE::2020-10-28.20:32:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.20:32:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:31::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-28.20:32:31::SCWBDomain::"Compiling uartps"

TRACE::2020-10-28.20:32:32::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2020-10-28.20:32:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.20:32:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:32::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-10-28.20:32:32::SCWBDomain::"Compiling usbps"

TRACE::2020-10-28.20:32:33::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2020-10-28.20:32:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.20:32:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:33::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-10-28.20:32:33::SCWBDomain::"Compiling xadcps"

TRACE::2020-10-28.20:32:34::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2020-10-28.20:32:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.20:32:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:34::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-28.20:32:34::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-10-28.20:32:35::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2020-10-28.20:32:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-10-28.20:32:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:35::SCWBDomain::make[2]: Entering directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-10-28.20:32:35::SCWBDomain::make[2]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2020-10-28.20:32:35::SCWBDomain::'Finished building libraries'

TRACE::2020-10-28.20:32:35::SCWBDomain::make[1]: Leaving directory 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-10-28.20:32:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-10-28.20:32:35::SCWBDomain::exa9_0/include -I.

TRACE::2020-10-28.20:32:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.20:32:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.20:32:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.20:32:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.20:32:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-10-28.20:32:35::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.20:32:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.20:32:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-10-28.20:32:36::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.20:32:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-10-28.20:32:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.20:32:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-10-28.20:32:36::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-10-28.20:32:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-10-28.20:32:36::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-10-28.20:32:36::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-10-28.20:32:36::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-10-28.20:32:36::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-10-28.20:32:36::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2020-10-28.20:32:36::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-10-28.20:32:36::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-28.20:32:36::SCWSystem::Not a boot domain 
LOG::2020-10-28.20:32:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-28.20:32:37::SCWDomain::Generating domain artifcats
TRACE::2020-10-28.20:32:37::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-28.20:32:37::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/sw/sd_rw/qemu/
TRACE::2020-10-28.20:32:37::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/sw/sd_rw/standalone_domain/qemu/
TRACE::2020-10-28.20:32:37::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-28.20:32:37::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:37::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:37::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:37::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:32:37::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:37::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:32:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:32:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:32:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:32:37::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:37::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:32:37::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:37::SCWMssOS::Completed writing the mss file at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-10-28.20:32:37::SCWMssOS::Mss edits present, copying mssfile into export location E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:37::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2020-10-28.20:32:40::SCWMssOS::doing bsp build ... 
TRACE::2020-10-28.20:32:40::SCWMssOS::System Command Ran  E: & cd  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-10-28.20:32:40::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-10-28.20:32:40::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.20:32:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.20:32:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.20:32:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.20:32:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-10-28.20:32:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-10-28.20:32:40::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.20:32:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.20:32:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.20:32:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-10-28.20:32:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-10-28.20:32:41::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:41::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-10-28.20:32:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-10-28.20:32:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-10-28.20:32:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-10-28.20:32:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-10-28.20:32:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-10-28.20:32:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Compiling ddrps"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-10-28.20:32:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:41::SCWMssOS::"Compiling devcfg"

TRACE::2020-10-28.20:32:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-10-28.20:32:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:42::SCWMssOS::"Compiling dmaps"

TRACE::2020-10-28.20:32:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-10-28.20:32:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-10-28.20:32:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-10-28.20:32:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:43::SCWMssOS::"Compiling emacps"

TRACE::2020-10-28.20:32:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-10-28.20:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:44::SCWMssOS::"Compiling gpiops"

TRACE::2020-10-28.20:32:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-10-28.20:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:44::SCWMssOS::"Compiling qspips"

TRACE::2020-10-28.20:32:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-10-28.20:32:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:45::SCWMssOS::"Compiling scugic"

TRACE::2020-10-28.20:32:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-10-28.20:32:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-10-28.20:32:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-10-28.20:32:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:46::SCWMssOS::"Compiling scutimer"

TRACE::2020-10-28.20:32:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-10-28.20:32:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:46::SCWMssOS::"Compiling scuwdt"

TRACE::2020-10-28.20:32:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-10-28.20:32:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-10-28.20:32:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-10-28.20:32:47::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-10-28.20:32:47::SCWMssOS::"Compiling sdps"

TRACE::2020-10-28.20:32:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-28.20:32:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-10-28.20:32:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-10-28.20:32:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:48::SCWMssOS::"Compiling standalone"

TRACE::2020-10-28.20:32:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-10-28.20:32:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:51::SCWMssOS::"Compiling ttcps"

TRACE::2020-10-28.20:32:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-10-28.20:32:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:52::SCWMssOS::"Compiling uartps"

TRACE::2020-10-28.20:32:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-10-28.20:32:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-10-28.20:32:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-10-28.20:32:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-10-28.20:32:52::SCWMssOS::"Compiling usbps"

TRACE::2020-10-28.20:32:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-10-28.20:32:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:53::SCWMssOS::"Compiling xadcps"

TRACE::2020-10-28.20:32:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-10-28.20:32:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-10-28.20:32:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-10-28.20:32:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-10-28.20:32:54::SCWMssOS::"Compiling XilFFs Library"

TRACE::2020-10-28.20:32:56::SCWMssOS::'Finished building libraries'

TRACE::2020-10-28.20:32:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-28.20:32:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-28.20:32:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-28.20:32:56::SCWSystem::Completed Processing the sysconfig sd_rw
LOG::2020-10-28.20:32:56::SCWPlatform::Completed generating the artifacts for system configuration sd_rw
TRACE::2020-10-28.20:32:56::SCWPlatform::Started preparing the platform 
TRACE::2020-10-28.20:32:56::SCWSystem::Writing the bif file for system config sd_rw
TRACE::2020-10-28.20:32:56::SCWSystem::dir created 
TRACE::2020-10-28.20:32:56::SCWSystem::Writing the bif 
TRACE::2020-10-28.20:32:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-28.20:32:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-28.20:32:56::SCWPlatform::Completed generating the platform
TRACE::2020-10-28.20:32:56::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.20:32:56::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-28.20:32:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.20:32:56::SCWMssOS::Saving the mss changes E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-28.20:32:56::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-28.20:32:56::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-10-28.20:32:56::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-10-28.20:32:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-28.20:32:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-10-28.20:32:56::SCWMssOS::Writing the mss file completed E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:32:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:32:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:32:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:32:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:32:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:32:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWWriter::formatted JSON is {
	"platformName":	"sd_rw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"sd_rw",
	"platHandOff":	"E:/fpga_proj/ps/sd_rw/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"sd_rw",
	"systems":	[{
			"systemName":	"sd_rw",
			"systemDesc":	"sd_rw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"sd_rw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9f0563bded40bd73c15a0442257cd896",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"159b23db8a77d91ad7834fa6dd58930e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-28.20:32:56::SCWPlatform::updated the xpfm file.
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to open the hw design at E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA given E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA absoulate path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform::DSA directory E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw
TRACE::2020-10-28.20:32:56::SCWPlatform:: Platform Path E:/fpga_proj/ps/sd_rw/vitis/sd_rw/hw/design_1_wrapper.xsa
TRACE::2020-10-28.20:32:56::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-10-28.20:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2020-10-28.20:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-28.20:32:56::SCWMssOS::Checking the sw design at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-10-28.20:32:56::SCWMssOS::DEBUG:  swdes dump  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-10-28.20:32:56::SCWMssOS::Sw design exists and opened at  E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
