{"vcs1":{"timestamp_begin":1740577106.564214067, "rt":4.36, "ut":4.11, "st":0.18}}
{"vcselab":{"timestamp_begin":1740577111.004117397, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1740577111.317563313, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740577106.264779530}
{"VCS_COMP_START_TIME": 1740577106.264779530}
{"VCS_COMP_END_TIME": 1740577111.622286794}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287776}}
{"vcselab": {"peak_mem": 150356}}
