{"sections":[],"relationshipsSections":[{"kind":"relationships","title":"Conforms To","identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"],"type":"conformsTo"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicVector","kind":"identifier"}]}]}],"variants":[{"paths":["\/documentation\/vhdlparsing\/logicvector"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"roleHeading":"Structure","modules":[{"name":"VHDLParsing"}],"title":"LogicVector","role":"symbol","symbolKind":"struct","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"LogicVector"}],"navigatorTitle":[{"kind":"identifier","text":"LogicVector"}],"externalID":"s:11VHDLParsing11LogicVectorV"},"abstract":[{"type":"text","text":"A type for representing a "},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"type":"text","text":" of "},{"code":"std_logic","type":"codeVoice"},{"type":"text","text":" values ("},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"type":"text","text":")."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","interfaceLanguage":"swift"},"kind":"symbol","topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/init(rawValue:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/init(values:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/count","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/rawValue","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/values"]},{"title":"Default Implementations","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/RawRepresentable-Implementations"],"generated":true}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"seeAlsoSections":[{"title":"Definitions and Primitive Values","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Argument","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArgumentDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConstantSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EnumerationDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ExternalType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionImplementation","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LocalSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBodyBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Record","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RecordTypeDeclaration","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral"],"generated":true}],"schemaVersion":{"patch":0,"major":0,"minor":3},"references":{"doc://VHDLParsing/documentation/VHDLParsing/OctalVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalVector"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalVector"}],"type":"topic","title":"OctalVector","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalVector","abstract":[{"type":"text","text":"A type for representing a "},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"type":"text","text":" of octal values."}],"url":"\/documentation\/vhdlparsing\/octalvector"},"doc://VHDLParsing/documentation/VHDLParsing/RecordTypeDeclaration":{"navigatorTitle":[{"kind":"identifier","text":"RecordTypeDeclaration"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/recordtypedeclaration","abstract":[{"text":"A struct for representing variables defined within a record.","type":"text"}],"role":"symbol","title":"RecordTypeDeclaration","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"RecordTypeDeclaration"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RecordTypeDeclaration","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/HeadStatement":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"HeadStatement","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"HeadStatement","kind":"identifier"}],"type":"topic","title":"HeadStatement","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HeadStatement","abstract":[{"text":"A statement that appears in an ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","type":"reference"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/headstatement"},"doc://VHDLParsing/documentation/VHDLParsing/FunctionImplementation":{"title":"FunctionImplementation","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionImplementation","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"FunctionImplementation","kind":"identifier"}],"abstract":[{"text":"A type that represents a function definition with a body.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"FunctionImplementation","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/functionimplementation","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/OctalLiteral":{"url":"\/documentation\/vhdlparsing\/octalliteral","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"OctalLiteral"}],"type":"topic","title":"OctalLiteral","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"OctalLiteral"}],"abstract":[{"text":"Possible octal values for a single octal digit (3 bits).","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/OctalLiteral","role":"symbol"},"doc://VHDLParsing/SQ":{"identifier":"doc:\/\/VHDLParsing\/SQ","type":"unresolvable","title":"Swift.Equatable"},"doc://VHDLParsing/documentation/VHDLParsing/EnumerationDefinition":{"navigatorTitle":[{"kind":"identifier","text":"EnumerationDefinition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/enumerationdefinition","abstract":[{"type":"text","text":"A type defined as an enumeration of values."}],"role":"symbol","title":"EnumerationDefinition","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"EnumerationDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/EnumerationDefinition","type":"topic"},"doc://VHDLParsing/s8SendableP":{"identifier":"doc:\/\/VHDLParsing\/s8SendableP","type":"unresolvable","title":"Swift.Sendable"},"doc://VHDLParsing/documentation/VHDLParsing/HexLiteral":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/hexliteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexLiteral","abstract":[{"text":"All of the possible values for a single hexadecimal digit (4 bits).","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexLiteral"}],"type":"topic","title":"HexLiteral","navigatorTitle":[{"kind":"identifier","text":"HexLiteral"}]},"doc://VHDLParsing/documentation/VHDLParsing/Argument":{"title":"Argument","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Argument","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Argument"}],"abstract":[{"text":"An argument into a function call.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Argument"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/argument","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/init(values:)":{"abstract":[{"type":"text","text":"Creates a new "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector"},{"text":" with the given values.","type":"text"}],"fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"values","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"LogicLiteral","preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","kind":"typeIdentifier"},{"text":"])","kind":"text"}],"role":"symbol","kind":"symbol","title":"init(values:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/init(values:)","url":"\/documentation\/vhdlparsing\/logicvector\/init(values:)"},"doc://VHDLParsing/documentation/VHDLParsing/ArchitectureHead":{"url":"\/documentation\/vhdlparsing\/architecturehead","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArchitectureHead"}],"type":"topic","title":"ArchitectureHead","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArchitectureHead"}],"abstract":[{"text":"A type representing the statements in the architectures head.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArchitectureHead","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/rawValue":{"url":"\/documentation\/vhdlparsing\/logicvector\/rawvalue","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/rawValue","type":"topic","role":"symbol","abstract":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" representation of this vector literal.","type":"text"}],"kind":"symbol","title":"rawValue","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rawValue","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/Record":{"navigatorTitle":[{"kind":"identifier","text":"Record"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/record","abstract":[{"text":"A record type definition.","type":"text"}],"role":"symbol","title":"Record","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Record"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Record","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/TypeDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/typedefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/TypeDefinition","abstract":[{"type":"text","text":"A definition of a custom type."}],"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TypeDefinition"}],"type":"topic","title":"TypeDefinition","navigatorTitle":[{"kind":"identifier","text":"TypeDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Definition":{"title":"Definition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Definition","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Definition"}],"abstract":[{"text":"A definition of a new variable in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Definition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/definition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ArgumentDefinition":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArgumentDefinition"}],"title":"ArgumentDefinition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ArgumentDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArgumentDefinition","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type for definining argument definitions within a parameter list of a function."}],"url":"\/documentation\/vhdlparsing\/argumentdefinition"},"doc://VHDLParsing/documentation/VHDLParsing/FunctionDefinition":{"url":"\/documentation\/vhdlparsing\/functiondefinition","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"FunctionDefinition"}],"type":"topic","title":"FunctionDefinition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"FunctionDefinition"}],"abstract":[{"text":"A type representing a function definition.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/FunctionDefinition","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/RawRepresentable-Implementations":{"type":"topic","abstract":[],"url":"\/documentation\/vhdlparsing\/logicvector\/rawrepresentable-implementations","kind":"article","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/RawRepresentable-Implementations","title":"RawRepresentable Implementations"},"doc://VHDLParsing/documentation/VHDLParsing/ConstantSignal":{"navigatorTitle":[{"kind":"identifier","text":"ConstantSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/constantsignal","abstract":[{"type":"text","text":"A type representing a valid constant declaration in "},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","title":"ConstantSignal","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ConstantSignal"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ConstantSignal","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Comment":{"fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Comment","kind":"identifier"}],"title":"Comment","kind":"symbol","navigatorTitle":[{"text":"Comment","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Comment","role":"symbol","type":"topic","abstract":[{"text":"A single-lined VHDL comment.","type":"text"}],"url":"\/documentation\/vhdlparsing\/comment"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/Equatable-Implementations":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/Equatable-Implementations","role":"collectionGroup","type":"topic","url":"\/documentation\/vhdlparsing\/logicvector\/equatable-implementations","abstract":[],"title":"Equatable Implementations","kind":"article"},"doc://VHDLParsing/Se":{"identifier":"doc:\/\/VHDLParsing\/Se","type":"unresolvable","title":"Swift.Decodable"},"doc://VHDLParsing/documentation/VHDLParsing/PortSignal":{"title":"PortSignal","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortSignal","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortSignal"}],"abstract":[{"text":"An external signal is equivalent to an external variable (or parameter) in an LLFSM.","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"PortSignal"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/portsignal","type":"topic"},"doc://VHDLParsing/SH":{"identifier":"doc:\/\/VHDLParsing\/SH","type":"unresolvable","title":"Swift.Hashable"},"doc://VHDLParsing/documentation/VHDLParsing/IncludeComponent":{"url":"\/documentation\/vhdlparsing\/includecomponent","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"IncludeComponent","kind":"identifier"}],"type":"topic","title":"IncludeComponent","kind":"symbol","navigatorTitle":[{"text":"IncludeComponent","kind":"identifier"}],"abstract":[{"text":"A type for describing individual components in a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" use-statement.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/IncludeComponent","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ExternalType":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/externaltype","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ExternalType","abstract":[{"type":"text","text":"An external type is a type that exists outside of the scope of a VHDL entity."}],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"ExternalType"}],"type":"topic","title":"ExternalType","navigatorTitle":[{"kind":"identifier","text":"ExternalType"}]},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/UseStatement":{"url":"\/documentation\/vhdlparsing\/usestatement","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"UseStatement","kind":"identifier"}],"type":"topic","title":"UseStatement","kind":"symbol","navigatorTitle":[{"text":"UseStatement","kind":"identifier"}],"abstract":[{"text":"An include statement that imports module from a library.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/UseStatement","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/count":{"role":"symbol","abstract":[{"type":"text","text":"The number of values in this literal."}],"title":"count","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/count","url":"\/documentation\/vhdlparsing\/logicvector\/count","type":"topic","kind":"symbol","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"count","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/ArrayDefinition":{"navigatorTitle":[{"kind":"identifier","text":"ArrayDefinition"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/arraydefinition","abstract":[{"text":"Definition of a new array type.","type":"text"}],"role":"symbol","title":"ArrayDefinition","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ArrayDefinition"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ArrayDefinition","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector":{"title":"LogicVector","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"LogicVector"}],"abstract":[{"text":"A type for representing a ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"code":"std_logic","type":"codeVoice"},{"text":" values (","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","type":"reference"},{"text":").","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"LogicVector"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicvector","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicLiteral":{"title":"LogicLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"LogicLiteral","kind":"identifier"}],"abstract":[{"text":"The possible values for a single bit logic value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"LogicLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/logicliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing/LocalSignal":{"url":"\/documentation\/vhdlparsing\/localsignal","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"LocalSignal","kind":"identifier"}],"type":"topic","title":"LocalSignal","kind":"symbol","navigatorTitle":[{"text":"LocalSignal","kind":"identifier"}],"abstract":[{"text":"A local signal is a signal that exists within the scope of a VHDL entity.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LocalSignal","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/init(rawValue:)":{"url":"\/documentation\/vhdlparsing\/logicvector\/init(rawvalue:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:SS","text":"String"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Creates a new "},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector","type":"reference"},{"type":"text","text":" from the "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":" representation."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/init(rawValue:)","kind":"symbol","type":"topic","title":"init(rawValue:)","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/PackageBodyBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/packagebodyblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PackageBodyBlock","abstract":[{"text":"A type for representing statements inside a package body.","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"PackageBodyBlock","kind":"identifier"}],"type":"topic","title":"PackageBodyBlock","navigatorTitle":[{"text":"PackageBodyBlock","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/BitVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"BitVector"}],"title":"BitVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"BitVector"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","type":"reference"},{"text":" values.","type":"text"}],"url":"\/documentation\/vhdlparsing\/bitvector"},"doc://VHDLParsing/documentation/VHDLParsing/LogicVector/values":{"url":"\/documentation\/vhdlparsing\/logicvector\/values","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/LogicVector\/values","type":"topic","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"LogicLiteral","preciseIdentifier":"s:11VHDLParsing12LogicLiteralO","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"abstract":[{"text":"The logic values for each bit in the vector.","type":"text"}],"title":"values","kind":"symbol","role":"symbol"},"doc://VHDLParsing/SY":{"identifier":"doc:\/\/VHDLParsing\/SY","type":"unresolvable","title":"Swift.RawRepresentable"},"doc://VHDLParsing/documentation/VHDLParsing/HexVector":{"url":"\/documentation\/vhdlparsing\/hexvector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexVector"}],"type":"topic","title":"HexVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"HexVector"}],"abstract":[{"text":"A literal string that represents hexadecimal values for assignment into a vector in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericTypeDeclaration":{"url":"\/documentation\/vhdlparsing\/generictypedeclaration","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"GenericTypeDeclaration","kind":"identifier"}],"type":"topic","title":"GenericTypeDeclaration","kind":"symbol","navigatorTitle":[{"text":"GenericTypeDeclaration","kind":"identifier"}],"abstract":[{"text":"A type representing a generic type declaration inside a generic block in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericTypeDeclaration","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericBlock":{"url":"\/documentation\/vhdlparsing\/genericblock","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericBlock"}],"type":"topic","title":"GenericBlock","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericBlock"}],"abstract":[{"text":"A struct for representing generic declarations in an entity\/component block.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/SE":{"identifier":"doc:\/\/VHDLParsing\/SE","type":"unresolvable","title":"Swift.Encodable"}}}