# ============================================================
# RV32I CPU Project - Git Ignore
# ============================================================
*.vstf
transcript
/logs/
*.old
# Keep source files and documentation
!rtl/
!tb/
!docs/
!sim/scripts/
!README.md
!Makefile
!.gitignore

# Keep all SystemVerilog files
!**/*.sv
!**/*.svh

# Keep all documentation
!**/*.md

# Keep simulation scripts
!sim/scripts/*.sh
!sim/scripts/*.f
!sim/scripts/*.tcl

/docs/
/fpga/
# ============================================================
# Ignore all build artifacts and generated files
# ============================================================
*.log
*.jou
*.rpt
*.txt~
*.swp
*.bak
*.orig
*.tmp
*.vcd
*.wlf
*.sdf
*.smsg
*.mti
*.ini
*.tcl.history
*.dat
*.csv
*.out
*.map
*.elf
*.pdf
*.sdc
*.sof
*.pof
*.jic
*.hex
*.rpd
*.qws
*.db
*.ddb
*.cmp
*.pin
*.qmsg
*.eqn
*.qar
*.key
*.log.*
*.fsdb
*.shm
*.svf

*.bak
*.vpd
*.DS_Store
*.pyc
__pycache__/
.idea/
.vscode/
.cache/
.env/
work/
build/