<profile>

<section name = "Vivado HLS Report for 'ConvolutionInputGene_1'" level="0">
<item name = "Date">Sat Jan 30 15:29:04 2021
</item>
<item name = "Version">2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)</item>
<item name = "Project">project_ConvolutionInputGenerator_2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.028 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8198, 8198, 81.980 us, 81.980 us, 8198, 8198, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8196, 8196, 2, 1, 1, 8196, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1020, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 21, -</column>
<column name="Memory">-, -, 192, 48, -</column>
<column name="Multiplexer">-, -, -, 237, -</column>
<column name="Register">-, -, 343, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="ConvolutionInputGfYi_U1">ConvolutionInputGfYi, 0, 0, 0, 21, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_V_U">ConvolutionInputGbkb, 0, 48, 12, 0, 32, 24, 1, 768</column>
<column name="inputBuf_1_V_U">ConvolutionInputGbkb, 0, 48, 12, 0, 32, 24, 1, 768</column>
<column name="inputBuf_2_V_U">ConvolutionInputGbkb, 0, 48, 12, 0, 32, 24, 1, 768</column>
<column name="inputBuf_3_V_U">ConvolutionInputGbkb, 0, 48, 12, 0, 32, 24, 1, 768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln197_fu_378_p2">+, 0, 0, 19, 14, 1</column>
<column name="add_ln204_fu_728_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln207_fu_744_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln211_fu_764_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln216_fu_425_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln220_1_fu_441_p2">+, 0, 0, 2, 32, 32</column>
<column name="add_ln220_fu_435_p2">+, 0, 0, 2, 32, 32</column>
<column name="add_ln221_1_fu_455_p2">+, 0, 0, 2, 1, 2</column>
<column name="add_ln221_fu_461_p2">+, 0, 0, 2, 2, 2</column>
<column name="add_ln223_fu_467_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln226_fu_484_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln232_fu_515_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln235_fu_535_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln256_1_fu_619_p2">+, 0, 0, 15, 6, 1</column>
<column name="add_ln256_fu_625_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln263_fu_691_p2">+, 0, 0, 39, 32, 1</column>
<column name="grp_fu_334_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln245_fu_598_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_230">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_654">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_660">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_664">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_668">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op117_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op127_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op129_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op131_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op160_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op168_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op170_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op172_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op174_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op198_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln197_fu_372_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="icmp_ln199_fu_394_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="icmp_ln205_fu_346_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln208_fu_750_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln215_fu_403_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln224_fu_473_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln227_fu_490_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln230_fu_501_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln233_fu_521_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln236_fu_541_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln245_1_fu_592_p2">icmp, 0, 0, 18, 27, 1</column>
<column name="icmp_ln245_fu_576_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln252_fu_340_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln257_fu_631_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln264_fu_697_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="select_ln208_fu_756_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln236_1_fu_555_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln236_fu_547_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln252_1_fu_653_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln252_2_fu_661_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln252_fu_645_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln257_fu_637_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln264_fu_703_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="count_simd_1_0_fu_102">9, 2, 32, 64</column>
<column name="counter_internal_blo_fu_118">9, 2, 32, 64</column>
<column name="current_block_write_s_fu_110">15, 3, 32, 96</column>
<column name="current_line_1_0_fu_114">15, 3, 32, 96</column>
<column name="i_0_0_reg_275">9, 2, 14, 28</column>
<column name="in_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="inp_15_0_fu_94">15, 3, 32, 96</column>
<column name="inputBuf_0_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_1_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_2_V_address1">15, 3, 5, 15</column>
<column name="inputBuf_3_V_address1">15, 3, 5, 15</column>
<column name="k_x_1_0_fu_98">9, 2, 32, 64</column>
<column name="k_y_1_0_fu_90">9, 2, 32, 64</column>
<column name="ofm_x_1_0_fu_86">9, 2, 32, 64</column>
<column name="ofm_y_1_0_fu_82">9, 2, 32, 64</column>
<column name="out_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="read_block_1_0_fu_106">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln221_reg_893">2, 0, 2, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="count_simd_1_0_fu_102">32, 0, 32, 0</column>
<column name="counter_internal_blo_fu_118">32, 0, 32, 0</column>
<column name="current_block_write_s_fu_110">32, 0, 32, 0</column>
<column name="current_line_1_0_fu_114">32, 0, 32, 0</column>
<column name="i_0_0_reg_275">14, 0, 14, 0</column>
<column name="icmp_ln199_reg_885">1, 0, 1, 0</column>
<column name="icmp_ln215_reg_889">1, 0, 1, 0</column>
<column name="inp_15_0_fu_94">32, 0, 32, 0</column>
<column name="k_x_1_0_fu_98">32, 0, 32, 0</column>
<column name="k_y_1_0_fu_90">32, 0, 32, 0</column>
<column name="ofm_x_1_0_fu_86">32, 0, 32, 0</column>
<column name="ofm_y_1_0_fu_82">32, 0, 32, 0</column>
<column name="read_block_1_0_fu_106">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvolutionInputGene.1, return value</column>
<column name="in_V_V_TDATA">in, 24, axis, in_V_V, pointer</column>
<column name="in_V_V_TVALID">in, 1, axis, in_V_V, pointer</column>
<column name="in_V_V_TREADY">out, 1, axis, in_V_V, pointer</column>
<column name="out_V_V_TDATA">out, 24, axis, out_V_V, pointer</column>
<column name="out_V_V_TVALID">out, 1, axis, out_V_V, pointer</column>
<column name="out_V_V_TREADY">in, 1, axis, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
