{
    "code": "```verilog\nmodule TopModule(\n    input  logic [7:0] in,\n    output logic [7:0] out\n);\n\n    assign out[7] = in[0];\n    assign out[6] = in[1];\n    assign out[5] = in[2];\n    assign out[4] = in[3];\n    assign out[3] = in[4];\n    assign out[2] = in[5];\n    assign out[1] = in[6];\n    assign out[0] = in[7];\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}