
bin/Release/lcd_proteus_comp01.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000434  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000434  000004c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .fuse         00000002  00820000  00820000  000004ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .comment      00000012  00000000  00000000  000004d0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000004e4  2**2
                  CONTENTS, READONLY, OCTETS
  5 .debug_info   000004e6  00000000  00000000  00000520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_abbrev 000004a3  00000000  00000000  00000a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_line   0000001d  00000000  00000000  00000ea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_str    00000196  00000000  00000000  00000ec6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e3       	ldi	r30, 0x34	; 52
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 36       	cpi	r26, 0x66	; 102
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>
  76:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <main>
  7a:	0c 94 18 02 	jmp	0x430	; 0x430 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <lcdan_set_controlpins_and_datapins_outputs>:
  82:	88 9a       	sbi	0x11, 0	; 17
  84:	89 9a       	sbi	0x11, 1	; 17
  86:	8a 9a       	sbi	0x11, 2	; 17
  88:	d7 9a       	sbi	0x1a, 7	; 26
  8a:	d6 9a       	sbi	0x1a, 6	; 26
  8c:	d5 9a       	sbi	0x1a, 5	; 26
  8e:	d4 9a       	sbi	0x1a, 4	; 26
  90:	08 95       	ret

00000092 <lcdan_set_datapins_inputs>:
  92:	d7 98       	cbi	0x1a, 7	; 26
  94:	d6 98       	cbi	0x1a, 6	; 26
  96:	d5 98       	cbi	0x1a, 5	; 26
  98:	d4 98       	cbi	0x1a, 4	; 26
  9a:	08 95       	ret

0000009c <lcdan_set_datapins_outputs>:
  9c:	d7 9a       	sbi	0x1a, 7	; 26
  9e:	d6 9a       	sbi	0x1a, 6	; 26
  a0:	d5 9a       	sbi	0x1a, 5	; 26
  a2:	d4 9a       	sbi	0x1a, 4	; 26
  a4:	08 95       	ret

000000a6 <lcdan_set_command_mode>:
  a6:	90 98       	cbi	0x12, 0	; 18
  a8:	08 95       	ret

000000aa <lcdan_set_data_mode>:
  aa:	90 9a       	sbi	0x12, 0	; 18
  ac:	08 95       	ret

000000ae <lcdan_set_write_mode>:
  ae:	91 98       	cbi	0x12, 1	; 18
  b0:	08 95       	ret

000000b2 <lcdan_set_read_mode>:
  b2:	91 9a       	sbi	0x12, 1	; 18
  b4:	08 95       	ret

000000b6 <lcdan_strobe_enable>:
  b6:	85 e0       	ldi	r24, 0x05	; 5
  b8:	8a 95       	dec	r24
  ba:	f1 f7       	brne	.-4      	; 0xb8 <lcdan_strobe_enable+0x2>
  bc:	00 00       	nop
  be:	92 9a       	sbi	0x12, 2	; 18
  c0:	85 e0       	ldi	r24, 0x05	; 5
  c2:	8a 95       	dec	r24
  c4:	f1 f7       	brne	.-4      	; 0xc2 <lcdan_strobe_enable+0xc>
  c6:	00 00       	nop
  c8:	92 98       	cbi	0x12, 2	; 18
  ca:	85 e0       	ldi	r24, 0x05	; 5
  cc:	8a 95       	dec	r24
  ce:	f1 f7       	brne	.-4      	; 0xcc <lcdan_strobe_enable+0x16>
  d0:	00 00       	nop
  d2:	08 95       	ret

000000d4 <lcdan_set_and_latch_4bits>:
  d4:	87 ff       	sbrs	r24, 7
  d6:	0c c0       	rjmp	.+24     	; 0xf0 <lcdan_set_and_latch_4bits+0x1c>
  d8:	dc 9a       	sbi	0x1b, 4	; 27
  da:	86 ff       	sbrs	r24, 6
  dc:	0b c0       	rjmp	.+22     	; 0xf4 <lcdan_set_and_latch_4bits+0x20>
  de:	dd 9a       	sbi	0x1b, 5	; 27
  e0:	85 ff       	sbrs	r24, 5
  e2:	0a c0       	rjmp	.+20     	; 0xf8 <lcdan_set_and_latch_4bits+0x24>
  e4:	de 9a       	sbi	0x1b, 6	; 27
  e6:	84 ff       	sbrs	r24, 4
  e8:	09 c0       	rjmp	.+18     	; 0xfc <lcdan_set_and_latch_4bits+0x28>
  ea:	df 9a       	sbi	0x1b, 7	; 27
  ec:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <lcdan_strobe_enable>
  f0:	dc 98       	cbi	0x1b, 4	; 27
  f2:	f3 cf       	rjmp	.-26     	; 0xda <lcdan_set_and_latch_4bits+0x6>
  f4:	dd 98       	cbi	0x1b, 5	; 27
  f6:	f4 cf       	rjmp	.-24     	; 0xe0 <lcdan_set_and_latch_4bits+0xc>
  f8:	de 98       	cbi	0x1b, 6	; 27
  fa:	f5 cf       	rjmp	.-22     	; 0xe6 <lcdan_set_and_latch_4bits+0x12>
  fc:	df 98       	cbi	0x1b, 7	; 27
  fe:	f6 cf       	rjmp	.-20     	; 0xec <lcdan_set_and_latch_4bits+0x18>

00000100 <lcdan_set_and_latch_8bits>:
 100:	cf 93       	push	r28
 102:	c8 2f       	mov	r28, r24
 104:	0e 94 6a 00 	call	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>
 108:	8c 2f       	mov	r24, r28
 10a:	82 95       	swap	r24
 10c:	80 7f       	andi	r24, 0xF0	; 240
 10e:	cf 91       	pop	r28
 110:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>

00000114 <lcdan_get_data>:
 114:	89 b3       	in	r24, 0x19	; 25
 116:	59 b3       	in	r21, 0x19	; 25
 118:	49 b3       	in	r20, 0x19	; 25
 11a:	29 b3       	in	r18, 0x19	; 25
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	34 e0       	ldi	r19, 0x04	; 4
 120:	95 95       	asr	r25
 122:	87 95       	ror	r24
 124:	3a 95       	dec	r19
 126:	e1 f7       	brne	.-8      	; 0x120 <lcdan_get_data+0xc>
 128:	96 95       	lsr	r25
 12a:	98 2f       	mov	r25, r24
 12c:	88 27       	eor	r24, r24
 12e:	97 95       	ror	r25
 130:	87 95       	ror	r24
 132:	30 e0       	ldi	r19, 0x00	; 0
 134:	22 0f       	add	r18, r18
 136:	23 2f       	mov	r18, r19
 138:	22 1f       	adc	r18, r18
 13a:	33 0b       	sbc	r19, r19
 13c:	e4 e0       	ldi	r30, 0x04	; 4
 13e:	22 0f       	add	r18, r18
 140:	33 1f       	adc	r19, r19
 142:	ea 95       	dec	r30
 144:	e1 f7       	brne	.-8      	; 0x13e <lcdan_get_data+0x2a>
 146:	82 2b       	or	r24, r18
 148:	95 2f       	mov	r25, r21
 14a:	99 0f       	add	r25, r25
 14c:	90 74       	andi	r25, 0x40	; 64
 14e:	89 2b       	or	r24, r25
 150:	94 2f       	mov	r25, r20
 152:	96 95       	lsr	r25
 154:	90 72       	andi	r25, 0x20	; 32
 156:	89 2b       	or	r24, r25
 158:	08 95       	ret

0000015a <lcdan_test_busy>:
 15a:	cf 93       	push	r28
 15c:	df 93       	push	r29
 15e:	0e 94 49 00 	call	0x92	; 0x92 <lcdan_set_datapins_inputs>
 162:	0e 94 53 00 	call	0xa6	; 0xa6 <lcdan_set_command_mode>
 166:	0e 94 59 00 	call	0xb2	; 0xb2 <lcdan_set_read_mode>
 16a:	85 e0       	ldi	r24, 0x05	; 5
 16c:	8a 95       	dec	r24
 16e:	f1 f7       	brne	.-4      	; 0x16c <lcdan_test_busy+0x12>
 170:	00 00       	nop
 172:	92 9a       	sbi	0x12, 2	; 18
 174:	85 e0       	ldi	r24, 0x05	; 5
 176:	8a 95       	dec	r24
 178:	f1 f7       	brne	.-4      	; 0x176 <lcdan_test_busy+0x1c>
 17a:	00 00       	nop
 17c:	0e 94 8a 00 	call	0x114	; 0x114 <lcdan_get_data>
 180:	d8 2f       	mov	r29, r24
 182:	85 e0       	ldi	r24, 0x05	; 5
 184:	8a 95       	dec	r24
 186:	f1 f7       	brne	.-4      	; 0x184 <lcdan_test_busy+0x2a>
 188:	00 00       	nop
 18a:	92 98       	cbi	0x12, 2	; 18
 18c:	85 e0       	ldi	r24, 0x05	; 5
 18e:	8a 95       	dec	r24
 190:	f1 f7       	brne	.-4      	; 0x18e <lcdan_test_busy+0x34>
 192:	00 00       	nop
 194:	92 9a       	sbi	0x12, 2	; 18
 196:	85 e0       	ldi	r24, 0x05	; 5
 198:	8a 95       	dec	r24
 19a:	f1 f7       	brne	.-4      	; 0x198 <lcdan_test_busy+0x3e>
 19c:	00 00       	nop
 19e:	0e 94 8a 00 	call	0x114	; 0x114 <lcdan_get_data>
 1a2:	c8 2f       	mov	r28, r24
 1a4:	c2 95       	swap	r28
 1a6:	cf 70       	andi	r28, 0x0F	; 15
 1a8:	d0 7f       	andi	r29, 0xF0	; 240
 1aa:	cd 2b       	or	r28, r29
 1ac:	85 e0       	ldi	r24, 0x05	; 5
 1ae:	8a 95       	dec	r24
 1b0:	f1 f7       	brne	.-4      	; 0x1ae <lcdan_test_busy+0x54>
 1b2:	00 00       	nop
 1b4:	92 98       	cbi	0x12, 2	; 18
 1b6:	85 e0       	ldi	r24, 0x05	; 5
 1b8:	8a 95       	dec	r24
 1ba:	f1 f7       	brne	.-4      	; 0x1b8 <lcdan_test_busy+0x5e>
 1bc:	00 00       	nop
 1be:	c7 fd       	sbrc	r28, 7
 1c0:	d8 cf       	rjmp	.-80     	; 0x172 <lcdan_test_busy+0x18>
 1c2:	0e 94 4e 00 	call	0x9c	; 0x9c <lcdan_set_datapins_outputs>
 1c6:	8c 2f       	mov	r24, r28
 1c8:	df 91       	pop	r29
 1ca:	cf 91       	pop	r28
 1cc:	08 95       	ret

000001ce <lcdan_write_cmd>:
 1ce:	cf 93       	push	r28
 1d0:	c8 2f       	mov	r28, r24
 1d2:	0e 94 ad 00 	call	0x15a	; 0x15a <lcdan_test_busy>
 1d6:	0e 94 53 00 	call	0xa6	; 0xa6 <lcdan_set_command_mode>
 1da:	0e 94 57 00 	call	0xae	; 0xae <lcdan_set_write_mode>
 1de:	8c 2f       	mov	r24, r28
 1e0:	cf 91       	pop	r28
 1e2:	0c 94 80 00 	jmp	0x100	; 0x100 <lcdan_set_and_latch_8bits>

000001e6 <lcdan_write_data>:
 1e6:	cf 93       	push	r28
 1e8:	c8 2f       	mov	r28, r24
 1ea:	0e 94 ad 00 	call	0x15a	; 0x15a <lcdan_test_busy>
 1ee:	0e 94 55 00 	call	0xaa	; 0xaa <lcdan_set_data_mode>
 1f2:	0e 94 57 00 	call	0xae	; 0xae <lcdan_set_write_mode>
 1f6:	8c 2f       	mov	r24, r28
 1f8:	cf 91       	pop	r28
 1fa:	0c 94 80 00 	jmp	0x100	; 0x100 <lcdan_set_and_latch_8bits>

000001fe <lcdan_init>:
 1fe:	0e 94 41 00 	call	0x82	; 0x82 <lcdan_set_controlpins_and_datapins_outputs>
 202:	8f e3       	ldi	r24, 0x3F	; 63
 204:	9c e9       	ldi	r25, 0x9C	; 156
 206:	01 97       	sbiw	r24, 0x01	; 1
 208:	f1 f7       	brne	.-4      	; 0x206 <lcdan_init+0x8>
 20a:	00 c0       	rjmp	.+0      	; 0x20c <lcdan_init+0xe>
 20c:	00 00       	nop
 20e:	8f e3       	ldi	r24, 0x3F	; 63
 210:	9c e9       	ldi	r25, 0x9C	; 156
 212:	01 97       	sbiw	r24, 0x01	; 1
 214:	f1 f7       	brne	.-4      	; 0x212 <lcdan_init+0x14>
 216:	00 c0       	rjmp	.+0      	; 0x218 <lcdan_init+0x1a>
 218:	00 00       	nop
 21a:	8f e3       	ldi	r24, 0x3F	; 63
 21c:	9c e9       	ldi	r25, 0x9C	; 156
 21e:	01 97       	sbiw	r24, 0x01	; 1
 220:	f1 f7       	brne	.-4      	; 0x21e <lcdan_init+0x20>
 222:	00 c0       	rjmp	.+0      	; 0x224 <lcdan_init+0x26>
 224:	00 00       	nop
 226:	8f e3       	ldi	r24, 0x3F	; 63
 228:	9c e9       	ldi	r25, 0x9C	; 156
 22a:	01 97       	sbiw	r24, 0x01	; 1
 22c:	f1 f7       	brne	.-4      	; 0x22a <lcdan_init+0x2c>
 22e:	00 c0       	rjmp	.+0      	; 0x230 <lcdan_init+0x32>
 230:	00 00       	nop
 232:	8f e3       	ldi	r24, 0x3F	; 63
 234:	9c e9       	ldi	r25, 0x9C	; 156
 236:	01 97       	sbiw	r24, 0x01	; 1
 238:	f1 f7       	brne	.-4      	; 0x236 <lcdan_init+0x38>
 23a:	00 c0       	rjmp	.+0      	; 0x23c <lcdan_init+0x3e>
 23c:	00 00       	nop
 23e:	0e 94 53 00 	call	0xa6	; 0xa6 <lcdan_set_command_mode>
 242:	0e 94 57 00 	call	0xae	; 0xae <lcdan_set_write_mode>
 246:	80 e3       	ldi	r24, 0x30	; 48
 248:	0e 94 6a 00 	call	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>
 24c:	8f e1       	ldi	r24, 0x1F	; 31
 24e:	9e e4       	ldi	r25, 0x4E	; 78
 250:	01 97       	sbiw	r24, 0x01	; 1
 252:	f1 f7       	brne	.-4      	; 0x250 <lcdan_init+0x52>
 254:	00 c0       	rjmp	.+0      	; 0x256 <lcdan_init+0x58>
 256:	00 00       	nop
 258:	80 e3       	ldi	r24, 0x30	; 48
 25a:	0e 94 6a 00 	call	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>
 25e:	87 e5       	ldi	r24, 0x57	; 87
 260:	92 e0       	ldi	r25, 0x02	; 2
 262:	01 97       	sbiw	r24, 0x01	; 1
 264:	f1 f7       	brne	.-4      	; 0x262 <lcdan_init+0x64>
 266:	00 c0       	rjmp	.+0      	; 0x268 <lcdan_init+0x6a>
 268:	00 00       	nop
 26a:	80 e3       	ldi	r24, 0x30	; 48
 26c:	0e 94 6a 00 	call	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>
 270:	87 e5       	ldi	r24, 0x57	; 87
 272:	92 e0       	ldi	r25, 0x02	; 2
 274:	01 97       	sbiw	r24, 0x01	; 1
 276:	f1 f7       	brne	.-4      	; 0x274 <lcdan_init+0x76>
 278:	00 c0       	rjmp	.+0      	; 0x27a <lcdan_init+0x7c>
 27a:	00 00       	nop
 27c:	80 e2       	ldi	r24, 0x20	; 32
 27e:	0e 94 6a 00 	call	0xd4	; 0xd4 <lcdan_set_and_latch_4bits>
 282:	88 e2       	ldi	r24, 0x28	; 40
 284:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcdan_write_cmd>
 288:	88 e0       	ldi	r24, 0x08	; 8
 28a:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcdan_write_cmd>
 28e:	81 e0       	ldi	r24, 0x01	; 1
 290:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcdan_write_cmd>
 294:	86 e0       	ldi	r24, 0x06	; 6
 296:	0e 94 e7 00 	call	0x1ce	; 0x1ce <lcdan_write_cmd>
 29a:	8c e0       	ldi	r24, 0x0C	; 12
 29c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <lcdan_write_cmd>

000002a0 <lcdan_print_string>:
 2a0:	cf 93       	push	r28
 2a2:	df 93       	push	r29
 2a4:	ec 01       	movw	r28, r24
 2a6:	89 91       	ld	r24, Y+
 2a8:	81 11       	cpse	r24, r1
 2aa:	03 c0       	rjmp	.+6      	; 0x2b2 <lcdan_print_string+0x12>
 2ac:	df 91       	pop	r29
 2ae:	cf 91       	pop	r28
 2b0:	08 95       	ret
 2b2:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <lcdan_write_data>
 2b6:	f7 cf       	rjmp	.-18     	; 0x2a6 <lcdan_print_string+0x6>

000002b8 <lcdan_print_PSTRstring>:
 2b8:	cf 93       	push	r28
 2ba:	df 93       	push	r29
 2bc:	ec 01       	movw	r28, r24
 2be:	fe 01       	movw	r30, r28
 2c0:	84 91       	lpm	r24, Z
 2c2:	88 23       	and	r24, r24
 2c4:	21 f0       	breq	.+8      	; 0x2ce <lcdan_print_PSTRstring+0x16>
 2c6:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <lcdan_write_data>
 2ca:	21 96       	adiw	r28, 0x01	; 1
 2cc:	f8 cf       	rjmp	.-16     	; 0x2be <lcdan_print_PSTRstring+0x6>
 2ce:	df 91       	pop	r29
 2d0:	cf 91       	pop	r28
 2d2:	08 95       	ret

000002d4 <lcdan_set_cursor>:
 2d4:	62 30       	cpi	r22, 0x02	; 2
 2d6:	3c f4       	brge	.+14     	; 0x2e6 <lcdan_set_cursor+0x12>
 2d8:	61 11       	cpse	r22, r1
 2da:	03 c0       	rjmp	.+6      	; 0x2e2 <lcdan_set_cursor+0xe>
 2dc:	80 58       	subi	r24, 0x80	; 128
 2de:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <lcdan_write_cmd>
 2e2:	61 30       	cpi	r22, 0x01	; 1
 2e4:	11 f4       	brne	.+4      	; 0x2ea <lcdan_set_cursor+0x16>
 2e6:	80 54       	subi	r24, 0x40	; 64
 2e8:	fa cf       	rjmp	.-12     	; 0x2de <lcdan_set_cursor+0xa>
 2ea:	80 e8       	ldi	r24, 0x80	; 128
 2ec:	f8 cf       	rjmp	.-16     	; 0x2de <lcdan_set_cursor+0xa>

000002ee <lcdan_str_get_center_hor>:
 2ee:	fc 01       	movw	r30, r24
 2f0:	01 90       	ld	r0, Z+
 2f2:	00 20       	and	r0, r0
 2f4:	e9 f7       	brne	.-6      	; 0x2f0 <lcdan_str_get_center_hor+0x2>
 2f6:	31 97       	sbiw	r30, 0x01	; 1
 2f8:	e8 1b       	sub	r30, r24
 2fa:	f9 0b       	sbc	r31, r25
 2fc:	e0 31       	cpi	r30, 0x10	; 16
 2fe:	38 f4       	brcc	.+14     	; 0x30e <lcdan_str_get_center_hor+0x20>
 300:	80 e1       	ldi	r24, 0x10	; 16
 302:	90 e0       	ldi	r25, 0x00	; 0
 304:	8e 1b       	sub	r24, r30
 306:	91 09       	sbc	r25, r1
 308:	95 95       	asr	r25
 30a:	87 95       	ror	r24
 30c:	08 95       	ret
 30e:	80 e0       	ldi	r24, 0x00	; 0
 310:	08 95       	ret

00000312 <lcdan_str_get_align_col>:
 312:	6f 3f       	cpi	r22, 0xFF	; 255
 314:	11 f4       	brne	.+4      	; 0x31a <lcdan_str_get_align_col+0x8>
 316:	0c 94 77 01 	jmp	0x2ee	; 0x2ee <lcdan_str_get_center_hor>
 31a:	80 e0       	ldi	r24, 0x00	; 0
 31c:	08 95       	ret

0000031e <lcdan_str_lineformat_align>:
 31e:	ef 92       	push	r14
 320:	ff 92       	push	r15
 322:	0f 93       	push	r16
 324:	1f 93       	push	r17
 326:	cf 93       	push	r28
 328:	8c 01       	movw	r16, r24
 32a:	7b 01       	movw	r14, r22
 32c:	c4 2f       	mov	r28, r20
 32e:	fc 01       	movw	r30, r24
 330:	10 8a       	std	Z+16, r1	; 0x10
 332:	40 e1       	ldi	r20, 0x10	; 16
 334:	50 e0       	ldi	r21, 0x00	; 0
 336:	60 e2       	ldi	r22, 0x20	; 32
 338:	70 e0       	ldi	r23, 0x00	; 0
 33a:	0e 94 11 02 	call	0x422	; 0x422 <memset>
 33e:	c7 ff       	sbrs	r28, 7
 340:	04 c0       	rjmp	.+8      	; 0x34a <lcdan_str_lineformat_align+0x2c>
 342:	c7 01       	movw	r24, r14
 344:	0e 94 77 01 	call	0x2ee	; 0x2ee <lcdan_str_get_center_hor>
 348:	c8 2f       	mov	r28, r24
 34a:	f7 01       	movw	r30, r14
 34c:	01 90       	ld	r0, Z+
 34e:	00 20       	and	r0, r0
 350:	e9 f7       	brne	.-6      	; 0x34c <lcdan_str_lineformat_align+0x2e>
 352:	31 97       	sbiw	r30, 0x01	; 1
 354:	ee 19       	sub	r30, r14
 356:	ff 09       	sbc	r31, r15
 358:	4e 2f       	mov	r20, r30
 35a:	4c 0f       	add	r20, r28
 35c:	41 31       	cpi	r20, 0x11	; 17
 35e:	0c f0       	brlt	.+2      	; 0x362 <lcdan_str_lineformat_align+0x44>
 360:	40 e1       	ldi	r20, 0x10	; 16
 362:	d8 01       	movw	r26, r16
 364:	ac 0f       	add	r26, r28
 366:	b1 1d       	adc	r27, r1
 368:	c7 fd       	sbrc	r28, 7
 36a:	ba 95       	dec	r27
 36c:	80 e0       	ldi	r24, 0x00	; 0
 36e:	98 2f       	mov	r25, r24
 370:	9c 0f       	add	r25, r28
 372:	94 17       	cp	r25, r20
 374:	34 f0       	brlt	.+12     	; 0x382 <lcdan_str_lineformat_align+0x64>
 376:	cf 91       	pop	r28
 378:	1f 91       	pop	r17
 37a:	0f 91       	pop	r16
 37c:	ff 90       	pop	r15
 37e:	ef 90       	pop	r14
 380:	08 95       	ret
 382:	97 01       	movw	r18, r14
 384:	28 0f       	add	r18, r24
 386:	31 1d       	adc	r19, r1
 388:	87 fd       	sbrc	r24, 7
 38a:	3a 95       	dec	r19
 38c:	f9 01       	movw	r30, r18
 38e:	90 81       	ld	r25, Z
 390:	9d 93       	st	X+, r25
 392:	8f 5f       	subi	r24, 0xFF	; 255
 394:	ec cf       	rjmp	.-40     	; 0x36e <lcdan_str_lineformat_align+0x50>

00000396 <lcdan_str_lineformat_align_P>:
 396:	ff 92       	push	r15
 398:	0f 93       	push	r16
 39a:	1f 93       	push	r17
 39c:	cf 93       	push	r28
 39e:	df 93       	push	r29
 3a0:	cd b7       	in	r28, 0x3d	; 61
 3a2:	de b7       	in	r29, 0x3e	; 62
 3a4:	61 97       	sbiw	r28, 0x11	; 17
 3a6:	0f b6       	in	r0, 0x3f	; 63
 3a8:	f8 94       	cli
 3aa:	de bf       	out	0x3e, r29	; 62
 3ac:	0f be       	out	0x3f, r0	; 63
 3ae:	cd bf       	out	0x3d, r28	; 61
 3b0:	8c 01       	movw	r16, r24
 3b2:	f4 2e       	mov	r15, r20
 3b4:	41 e1       	ldi	r20, 0x11	; 17
 3b6:	50 e0       	ldi	r21, 0x00	; 0
 3b8:	ce 01       	movw	r24, r28
 3ba:	01 96       	adiw	r24, 0x01	; 1
 3bc:	0e 94 02 02 	call	0x404	; 0x404 <strncpy_P>
 3c0:	19 8a       	std	Y+17, r1	; 0x11
 3c2:	4f 2d       	mov	r20, r15
 3c4:	be 01       	movw	r22, r28
 3c6:	6f 5f       	subi	r22, 0xFF	; 255
 3c8:	7f 4f       	sbci	r23, 0xFF	; 255
 3ca:	c8 01       	movw	r24, r16
 3cc:	0e 94 8f 01 	call	0x31e	; 0x31e <lcdan_str_lineformat_align>
 3d0:	61 96       	adiw	r28, 0x11	; 17
 3d2:	0f b6       	in	r0, 0x3f	; 63
 3d4:	f8 94       	cli
 3d6:	de bf       	out	0x3e, r29	; 62
 3d8:	0f be       	out	0x3f, r0	; 63
 3da:	cd bf       	out	0x3d, r28	; 61
 3dc:	df 91       	pop	r29
 3de:	cf 91       	pop	r28
 3e0:	1f 91       	pop	r17
 3e2:	0f 91       	pop	r16
 3e4:	ff 90       	pop	r15
 3e6:	08 95       	ret

000003e8 <lcdan_str_lineformat_trimEOL3dots>:
 3e8:	fc 01       	movw	r30, r24
 3ea:	8e e2       	ldi	r24, 0x2E	; 46
 3ec:	85 87       	std	Z+13, r24	; 0x0d
 3ee:	86 87       	std	Z+14, r24	; 0x0e
 3f0:	87 87       	std	Z+15, r24	; 0x0f
 3f2:	10 8a       	std	Z+16, r1	; 0x10
 3f4:	08 95       	ret

000003f6 <main>:
 3f6:	0e 94 ff 00 	call	0x1fe	; 0x1fe <lcdan_init>
 3fa:	80 e6       	ldi	r24, 0x60	; 96
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	0e 94 50 01 	call	0x2a0	; 0x2a0 <lcdan_print_string>
 402:	ff cf       	rjmp	.-2      	; 0x402 <__FUSE_REGION_LENGTH__+0x2>

00000404 <strncpy_P>:
 404:	fb 01       	movw	r30, r22
 406:	dc 01       	movw	r26, r24
 408:	41 50       	subi	r20, 0x01	; 1
 40a:	50 40       	sbci	r21, 0x00	; 0
 40c:	48 f0       	brcs	.+18     	; 0x420 <strncpy_P+0x1c>
 40e:	05 90       	lpm	r0, Z+
 410:	0d 92       	st	X+, r0
 412:	00 20       	and	r0, r0
 414:	c9 f7       	brne	.-14     	; 0x408 <strncpy_P+0x4>
 416:	01 c0       	rjmp	.+2      	; 0x41a <strncpy_P+0x16>
 418:	1d 92       	st	X+, r1
 41a:	41 50       	subi	r20, 0x01	; 1
 41c:	50 40       	sbci	r21, 0x00	; 0
 41e:	e0 f7       	brcc	.-8      	; 0x418 <strncpy_P+0x14>
 420:	08 95       	ret

00000422 <memset>:
 422:	dc 01       	movw	r26, r24
 424:	01 c0       	rjmp	.+2      	; 0x428 <memset+0x6>
 426:	6d 93       	st	X+, r22
 428:	41 50       	subi	r20, 0x01	; 1
 42a:	50 40       	sbci	r21, 0x00	; 0
 42c:	e0 f7       	brcc	.-8      	; 0x426 <memset+0x4>
 42e:	08 95       	ret

00000430 <_exit>:
 430:	f8 94       	cli

00000432 <__stop_program>:
 432:	ff cf       	rjmp	.-2      	; 0x432 <__stop_program>
