[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238424",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238424",
        "articleTitle": "M*N Booth encoded multiplier generator using optimized Wallace trees",
        "volume": "1",
        "issue": "2",
        "startPage": "120",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38272563400,
                "preferredName": "J. Fadavi-Ardekani",
                "firstName": "J.",
                "lastName": "Fadavi-Ardekani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238418",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238418",
        "articleTitle": "An efficient logic emulation system",
        "volume": "1",
        "issue": "2",
        "startPage": "171",
        "endPage": "174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37385296200,
                "preferredName": "J. Varghese",
                "firstName": "J.",
                "lastName": "Varghese"
            },
            {
                "id": 37355066700,
                "preferredName": "M. Butts",
                "firstName": "M.",
                "lastName": "Butts"
            },
            {
                "id": 37390784800,
                "preferredName": "J. Batcheller",
                "firstName": "J.",
                "lastName": "Batcheller"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238414",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238414",
        "articleTitle": "A design of a fast and area efficient multi-input Muller C-element",
        "volume": "1",
        "issue": "2",
        "startPage": "215",
        "endPage": "219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087431328,
                "preferredName": "T.-Y. Wuu",
                "firstName": "T.-Y.",
                "lastName": "Wuu"
            },
            {
                "id": 37282528500,
                "preferredName": "S.B.K. Vrudhula",
                "firstName": "S.B.K.",
                "lastName": "Vrudhula"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238420",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238420",
        "articleTitle": "Modified Booth algorithm for high radix fixed-point multiplication",
        "volume": "1",
        "issue": "2",
        "startPage": "164",
        "endPage": "167",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37386719900,
                "preferredName": "P.E. Madrid",
                "firstName": "P.E.",
                "lastName": "Madrid"
            },
            {
                "id": 37388021200,
                "preferredName": "B. Millar",
                "firstName": "B.",
                "lastName": "Millar"
            },
            {
                "id": 37273356600,
                "preferredName": "E.E. Swartzlander",
                "firstName": "E.E.",
                "lastName": "Swartzlander"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250206",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250206",
        "articleTitle": "Automated pin grid array package routing on multilayer ceramic substrates",
        "volume": "1",
        "issue": "4",
        "startPage": "571",
        "endPage": "575",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089136976,
                "preferredName": "C. Ying",
                "firstName": "C.",
                "lastName": "Ying"
            },
            {
                "id": 37276927500,
                "preferredName": "J. Gu",
                "firstName": "J.",
                "lastName": "Gu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238413",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238413",
        "articleTitle": "Design and analysis of defect tolerant hierarchical sorting networks",
        "volume": "1",
        "issue": "2",
        "startPage": "219",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275685500,
                "preferredName": "S.-Y. Kuo",
                "firstName": "S.-Y.",
                "lastName": "Kuo"
            },
            {
                "id": 37381076200,
                "preferredName": "S.-C. Liang",
                "firstName": "S.-C.",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250191",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250191",
        "articleTitle": "A heuristic for decomposition in multilevel logic optimization",
        "volume": "1",
        "issue": "4",
        "startPage": "441",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37383613400,
                "preferredName": "V.K. Singh",
                "firstName": "V.K.",
                "lastName": "Singh"
            },
            {
                "id": 37378805700,
                "preferredName": "A.A. Diwan",
                "firstName": "A.A.",
                "lastName": "Diwan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219910",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219910",
        "articleTitle": "On the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements",
        "volume": "1",
        "issue": "1",
        "startPage": "76",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37384063800,
                "preferredName": "H. Lin",
                "firstName": "H.",
                "lastName": "Lin"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            },
            {
                "id": 37276888100,
                "preferredName": "M. Lu",
                "firstName": "M.",
                "lastName": "Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219909",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219909",
        "articleTitle": "Visual register-transfer description of VLSI microarchitectures",
        "volume": "1",
        "issue": "1",
        "startPage": "72",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37385479500,
                "preferredName": "J.A. Nestor",
                "firstName": "J.A.",
                "lastName": "Nestor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250205",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250205",
        "articleTitle": "A study of the use of local interconnect in CMOS leaf cell design",
        "volume": "1",
        "issue": "4",
        "startPage": "566",
        "endPage": "571",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37376431300,
                "preferredName": "C. Bachelu",
                "firstName": "C.",
                "lastName": "Bachelu"
            },
            {
                "id": 37343777500,
                "preferredName": "M. Lefebvre",
                "firstName": "M.",
                "lastName": "Lefebvre"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238412",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238412",
        "articleTitle": "Reliable and fast reconfigurable hierarchical interconnection networks for linear WSI arrays",
        "volume": "1",
        "issue": "2",
        "startPage": "224",
        "endPage": "228",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37385522700,
                "preferredName": "C. Sul",
                "firstName": "C.",
                "lastName": "Sul"
            },
            {
                "id": 37318569700,
                "preferredName": "R.D. McLeod",
                "firstName": "R.D.",
                "lastName": "McLeod"
            },
            {
                "id": 37271832400,
                "preferredName": "W. Pedrycz",
                "firstName": "W.",
                "lastName": "Pedrycz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250203",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250203",
        "articleTitle": "An adaptive message passing environment for water scale systems",
        "volume": "1",
        "issue": "4",
        "startPage": "559",
        "endPage": "562",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37344322500,
                "preferredName": "D.C. Blight",
                "firstName": "D.C.",
                "lastName": "Blight"
            },
            {
                "id": 37318569700,
                "preferredName": "R.D. McLeod",
                "firstName": "R.D.",
                "lastName": "McLeod"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250187",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250187",
        "articleTitle": "Modular design methodologies for image processing architectures",
        "volume": "1",
        "issue": "4",
        "startPage": "408",
        "endPage": "414",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355670300,
                "preferredName": "A. Antola",
                "firstName": "A.",
                "lastName": "Antola"
            },
            {
                "id": 37378483100,
                "preferredName": "A. Avai",
                "firstName": "A.",
                "lastName": "Avai"
            },
            {
                "id": 37274197700,
                "preferredName": "L. Breveglieri",
                "firstName": "L.",
                "lastName": "Breveglieri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219908",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219908",
        "articleTitle": "A Monte Carlo approach for power estimation",
        "volume": "1",
        "issue": "1",
        "startPage": "63",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37351275200,
                "preferredName": "R. Burch",
                "firstName": "R.",
                "lastName": "Burch"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            },
            {
                "id": 37333474600,
                "preferredName": "P. Yang",
                "firstName": "P.",
                "lastName": "Yang"
            },
            {
                "id": 37296898800,
                "preferredName": "T.N. Trick",
                "firstName": "T.N.",
                "lastName": "Trick"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238416",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238416",
        "articleTitle": "VLSI architectures for discrete wavelet transforms",
        "volume": "1",
        "issue": "2",
        "startPage": "191",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            },
            {
                "id": 37340706300,
                "preferredName": "T. Nishitani",
                "firstName": "T.",
                "lastName": "Nishitani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250198",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250198",
        "articleTitle": "Circuit activity based logic synthesis for low power reliable operations",
        "volume": "1",
        "issue": "4",
        "startPage": "503",
        "endPage": "513",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37343409700,
                "preferredName": "S.C. Prasad",
                "firstName": "S.C.",
                "lastName": "Prasad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238425",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238425",
        "articleTitle": "Synthesis of timed asynchronous circuits",
        "volume": "1",
        "issue": "2",
        "startPage": "106",
        "endPage": "119",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            },
            {
                "id": 37271326800,
                "preferredName": "T.H.-Y. Meng",
                "firstName": "T.H.-Y.",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238423",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238423",
        "articleTitle": "Statistical timing analysis of combinational logic circuits",
        "volume": "1",
        "issue": "2",
        "startPage": "126",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37390757700,
                "preferredName": "H.-F. Jyu",
                "firstName": "H.-F.",
                "lastName": "Jyu"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            },
            {
                "id": 37267034900,
                "preferredName": "K.W. Keutzer",
                "firstName": "K.W.",
                "lastName": "Keutzer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238422",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238422",
        "articleTitle": "Concurrent error detection and fault-tolerance in linear analog circuits using continuous checksums",
        "volume": "1",
        "issue": "2",
        "startPage": "138",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250190",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250190",
        "articleTitle": "ESPRESSO-SIGNATURE: a new exact minimizer for logic functions",
        "volume": "1",
        "issue": "4",
        "startPage": "432",
        "endPage": "440",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37354687900,
                "preferredName": "P.C. McGeer",
                "firstName": "P.C.",
                "lastName": "McGeer"
            },
            {
                "id": 37354077300,
                "preferredName": "J.V. Sanghavi",
                "firstName": "J.V.",
                "lastName": "Sanghavi"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 37086623043,
                "preferredName": "A.L. Sangiovanni-Vicentelli",
                "firstName": "A.L.",
                "lastName": "Sangiovanni-Vicentelli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238441",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238441",
        "articleTitle": "Interface optimization for concurrent systems under timing constraints",
        "volume": "1",
        "issue": "3",
        "startPage": "268",
        "endPage": "281",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37377722400,
                "preferredName": "D. Filo",
                "firstName": "D.",
                "lastName": "Filo"
            },
            {
                "id": 37384291300,
                "preferredName": "D.C. Ku",
                "firstName": "D.C.",
                "lastName": "Ku"
            },
            {
                "id": 37265055500,
                "preferredName": "C.N. Coelho",
                "firstName": "C.N.",
                "lastName": "Coelho"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238417",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238417",
        "articleTitle": "Estimating architectural resources and performance for high-level synthesis applications",
        "volume": "1",
        "issue": "2",
        "startPage": "175",
        "endPage": "190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37384198900,
                "preferredName": "A. Sharma",
                "firstName": "A.",
                "lastName": "Sharma"
            },
            {
                "id": 37279812500,
                "preferredName": "R. Jain",
                "firstName": "R.",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238438",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238438",
        "articleTitle": "The Siemens high-level synthesis system CALLAS",
        "volume": "1",
        "issue": "3",
        "startPage": "244",
        "endPage": "253",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37376679600,
                "preferredName": "J. Biesenack",
                "firstName": "J.",
                "lastName": "Biesenack"
            },
            {
                "id": 37089127155,
                "preferredName": "M. Koster",
                "firstName": "M.",
                "lastName": "Koster"
            },
            {
                "id": 37088785004,
                "preferredName": "A. Langmaier",
                "firstName": "A.",
                "lastName": "Langmaier"
            },
            {
                "id": 37088789348,
                "preferredName": "S. Ledeux",
                "firstName": "S.",
                "lastName": "Ledeux"
            },
            {
                "id": 37376509600,
                "preferredName": "S. Marz",
                "firstName": "S.",
                "lastName": "Marz"
            },
            {
                "id": 37377019600,
                "preferredName": "M. Payer",
                "firstName": "M.",
                "lastName": "Payer"
            },
            {
                "id": 37374938200,
                "preferredName": "M. Pilsl",
                "firstName": "M.",
                "lastName": "Pilsl"
            },
            {
                "id": 37376510600,
                "preferredName": "S. Rumler",
                "firstName": "S.",
                "lastName": "Rumler"
            },
            {
                "id": 37087330954,
                "preferredName": "H. Soukup",
                "firstName": "H.",
                "lastName": "Soukup"
            },
            {
                "id": 37271665700,
                "preferredName": "N. Wehn",
                "firstName": "N.",
                "lastName": "Wehn"
            },
            {
                "id": 37376510000,
                "preferredName": "P. Duzy",
                "firstName": "P.",
                "lastName": "Duzy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238449",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238449",
        "articleTitle": "A simple yet effective technique for partitioning",
        "volume": "1",
        "issue": "3",
        "startPage": "380",
        "endPage": "386",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087202452,
                "preferredName": "Hyunchul Shin",
                "firstName": null,
                "lastName": "Hyunchul Shin"
            },
            {
                "id": 37087403113,
                "preferredName": "Chunghee Kim",
                "firstName": null,
                "lastName": "Chunghee Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250193",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250193",
        "articleTitle": "Path delay fault simulation of sequential circuits",
        "volume": "1",
        "issue": "4",
        "startPage": "453",
        "endPage": "461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37367475500,
                "preferredName": "S. Bose",
                "firstName": "S.",
                "lastName": "Bose"
            },
            {
                "id": 37266484100,
                "preferredName": "P. Agrawal",
                "firstName": "P.",
                "lastName": "Agrawal"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238415",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238415",
        "articleTitle": "MARVLE: a VLSI chip for data compression using tree-based codes",
        "volume": "1",
        "issue": "2",
        "startPage": "203",
        "endPage": "214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37278322600,
                "preferredName": "A. Mukherjee",
                "firstName": "A.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37390711500,
                "preferredName": "J. Flieder",
                "firstName": "J.",
                "lastName": "Flieder"
            },
            {
                "id": 37283318400,
                "preferredName": "T. Acharya",
                "firstName": "T.",
                "lastName": "Acharya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250192",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250192",
        "articleTitle": "Faulty behavior of storage elements and its effects on sequential circuits",
        "volume": "1",
        "issue": "4",
        "startPage": "446",
        "endPage": "452",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38269954500,
                "preferredName": "W.K. Al-Assadi",
                "firstName": "W.K.",
                "lastName": "Al-Assadi"
            },
            {
                "id": 37322433800,
                "preferredName": "Y.K. Malaiya",
                "firstName": "Y.K.",
                "lastName": "Malaiya"
            },
            {
                "id": 37279015400,
                "preferredName": "A.P. Jayasumana",
                "firstName": "A.P.",
                "lastName": "Jayasumana"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238445",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238445",
        "articleTitle": "Modeling multidimensional data and control flow",
        "volume": "1",
        "issue": "3",
        "startPage": "319",
        "endPage": "327",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37354327100,
                "preferredName": "F.H.M. Franssen",
                "firstName": "F.H.M.",
                "lastName": "Franssen"
            },
            {
                "id": 37275282900,
                "preferredName": "F. Balasa",
                "firstName": "F.",
                "lastName": "Balasa"
            },
            {
                "id": 37389558700,
                "preferredName": "M.F.X.B. van Swaaij",
                "firstName": "M.F.X.B.",
                "lastName": "van Swaaij"
            },
            {
                "id": 37275971400,
                "preferredName": "F.V.M. Catthoor",
                "firstName": "F.V.M.",
                "lastName": "Catthoor"
            },
            {
                "id": 37275981200,
                "preferredName": "H.J. De Man",
                "firstName": "H.J.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219903",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219903",
        "articleTitle": "Gigabit age microelectronics and their manufacture",
        "volume": "1",
        "issue": "1",
        "startPage": "7",
        "endPage": "21",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37337654500,
                "preferredName": "P.K. Chatterjee",
                "firstName": "P.K.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37376749000,
                "preferredName": "G.B. Larrabee",
                "firstName": "G.B.",
                "lastName": "Larrabee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238444",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238444",
        "articleTitle": "Transformations and resynthesis for testability of RT-level control-data path specifications",
        "volume": "1",
        "issue": "3",
        "startPage": "304",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37418860400,
                "preferredName": "S. Bhattacharya",
                "firstName": "S.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37351102500,
                "preferredName": "F. Brglez",
                "firstName": "F.",
                "lastName": "Brglez"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238442",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238442",
        "articleTitle": "Hierarchical design space exploration for a class of digital systems",
        "volume": "1",
        "issue": "3",
        "startPage": "282",
        "endPage": "295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087385535,
                "preferredName": "D. Sreenivasa Rao",
                "firstName": "D.",
                "lastName": "Sreenivasa Rao"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250189",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250189",
        "articleTitle": "Greedy hardware optimization for linear digital circuits using number splitting and refactorization",
        "volume": "1",
        "issue": "4",
        "startPage": "423",
        "endPage": "431",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37347502900,
                "preferredName": "R.K. Roy",
                "firstName": "R.K.",
                "lastName": "Roy"
            },
            {
                "id": 37390040200,
                "preferredName": "M.A. d'Abreu",
                "firstName": "M.A.",
                "lastName": "d'Abreu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219904",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219904",
        "articleTitle": "SIGMA: a VLSI systolic array implementation of a Galois field GF(2/sup m/) based multiplication and division algorithm",
        "volume": "1",
        "issue": "1",
        "startPage": "22",
        "endPage": "30",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268279400,
                "preferredName": "M. Kovac",
                "firstName": "M.",
                "lastName": "Kovac"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37342184800,
                "preferredName": "M. Varanasi",
                "firstName": "M.",
                "lastName": "Varanasi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238421",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238421",
        "articleTitle": "Fully differential optical interconnections for high-speed digital systems",
        "volume": "1",
        "issue": "2",
        "startPage": "151",
        "endPage": "163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37335384800,
                "preferredName": "C.-S. Li",
                "firstName": "C.-S.",
                "lastName": "Li"
            },
            {
                "id": 37305237600,
                "preferredName": "H.S. Stone",
                "firstName": "H.S.",
                "lastName": "Stone"
            },
            {
                "id": 37265687200,
                "preferredName": "Y. Kwark",
                "firstName": "Y.",
                "lastName": "Kwark"
            },
            {
                "id": 38159153800,
                "preferredName": "C.M. Olsen",
                "firstName": "C.M.",
                "lastName": "Olsen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238437",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238437",
        "articleTitle": "A system for production use of high-level synthesis",
        "volume": "1",
        "issue": "3",
        "startPage": "233",
        "endPage": "243",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37300515100,
                "preferredName": "R.A. Bergamaschi",
                "firstName": "R.A.",
                "lastName": "Bergamaschi"
            },
            {
                "id": 37274633400,
                "preferredName": "A. Kuehlmann",
                "firstName": "A.",
                "lastName": "Kuehlmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219907",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219907",
        "articleTitle": "A high-density and low-power charge-based Hamming network",
        "volume": "1",
        "issue": "1",
        "startPage": "56",
        "endPage": "62",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38338687900,
                "preferredName": "Y. He",
                "firstName": "Y.",
                "lastName": "He"
            },
            {
                "id": 37344296600,
                "preferredName": "U. Cilingiroglu",
                "firstName": "U.",
                "lastName": "Cilingiroglu"
            },
            {
                "id": 37269843200,
                "preferredName": "E. Sanchez-Sinencio",
                "firstName": "E.",
                "lastName": "Sanchez-Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238427",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238427",
        "articleTitle": "Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips",
        "volume": "1",
        "issue": "2",
        "startPage": "88",
        "endPage": "97",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37693011700,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            },
            {
                "id": 37353088300,
                "preferredName": "G. Sunada",
                "firstName": "G.",
                "lastName": "Sunada"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250188",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250188",
        "articleTitle": "A 230-MHz half-bit level pipelined multiplier using true single-phase clocking",
        "volume": "1",
        "issue": "4",
        "startPage": "415",
        "endPage": "422",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089852513,
                "preferredName": "D. Somasekhar",
                "firstName": "D.",
                "lastName": "Somasekhar"
            },
            {
                "id": 37295248100,
                "preferredName": "V. Visvanathan",
                "firstName": "V.",
                "lastName": "Visvanathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219906",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219906",
        "articleTitle": "Evaluating layout area tradeoffs for high level applications",
        "volume": "1",
        "issue": "1",
        "startPage": "46",
        "endPage": "55",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37388639700,
                "preferredName": "C. Ramachandran",
                "firstName": "C.",
                "lastName": "Ramachandran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238439",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238439",
        "articleTitle": "Throughput optimized architectural synthesis",
        "volume": "1",
        "issue": "3",
        "startPage": "254",
        "endPage": "261",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265040400,
                "preferredName": "C.H. Gebotys",
                "firstName": "C.H.",
                "lastName": "Gebotys"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238443",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238443",
        "articleTitle": "Rapid estimation for parameterized components in high-level synthesis",
        "volume": "1",
        "issue": "3",
        "startPage": "296",
        "endPage": "303",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37345860400,
                "preferredName": "P.K. Jha",
                "firstName": "P.K.",
                "lastName": "Jha"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238440",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238440",
        "articleTitle": "Experiments with low-level speculative computation based on multiple branch prediction",
        "volume": "1",
        "issue": "3",
        "startPage": "262",
        "endPage": "267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355529900,
                "preferredName": "U. Holtmann",
                "firstName": "U.",
                "lastName": "Holtmann"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238426",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238426",
        "articleTitle": "Cache sampling by sets",
        "volume": "1",
        "issue": "2",
        "startPage": "98",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37367513300,
                "preferredName": "L. Liu",
                "firstName": "L.",
                "lastName": "Liu"
            },
            {
                "id": 37294178300,
                "preferredName": "J.-K. Peir",
                "firstName": "J.-K.",
                "lastName": "Peir"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238419",
        "publicationYear": "1993",
        "publicationDate": "June 1993",
        "articleNumber": "238419",
        "articleTitle": "The selective extra stage butterfly",
        "volume": "1",
        "issue": "2",
        "startPage": "167",
        "endPage": "171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37324282000,
                "preferredName": "S. Konstantinidou",
                "firstName": "S.",
                "lastName": "Konstantinidou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250200",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250200",
        "articleTitle": "Cost-effective LFSR synthesis for optimal pseudoexhaustive BIST test sets",
        "volume": "1",
        "issue": "4",
        "startPage": "526",
        "endPage": "536",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238447",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238447",
        "articleTitle": "Parallel-concurrent fault simulation",
        "volume": "1",
        "issue": "3",
        "startPage": "356",
        "endPage": "364",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293809600,
                "preferredName": "D.G. Saab",
                "firstName": "D.G.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250194",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250194",
        "articleTitle": "Middle terminal cell models for efficient over-the-cell routing in high-performance circuits",
        "volume": "1",
        "issue": "4",
        "startPage": "462",
        "endPage": "472",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37388646000,
                "preferredName": "S. Bhingarde",
                "firstName": "S.",
                "lastName": "Bhingarde"
            },
            {
                "id": 37347361500,
                "preferredName": "A. Panyam",
                "firstName": "A.",
                "lastName": "Panyam"
            },
            {
                "id": 37347844900,
                "preferredName": "N.A. Sherwani",
                "firstName": "N.A.",
                "lastName": "Sherwani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250195",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250195",
        "articleTitle": "General gate array routing using a k-terminal net routing algorithm with failure prediction",
        "volume": "1",
        "issue": "4",
        "startPage": "473",
        "endPage": "481",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37377831900,
                "preferredName": "E.P. Huijbregts",
                "firstName": "E.P.",
                "lastName": "Huijbregts"
            },
            {
                "id": 37352292600,
                "preferredName": "J.A.G. Jess",
                "firstName": "J.A.G.",
                "lastName": "Jess"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238446",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238446",
        "articleTitle": "A dynamic approach to controlling high-level synthesis CAD tools",
        "volume": "1",
        "issue": "3",
        "startPage": "328",
        "endPage": "341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37376644600,
                "preferredName": "A.J. Gadient",
                "firstName": "A.J.",
                "lastName": "Gadient"
            },
            {
                "id": 37275840300,
                "preferredName": "D.E. Thomas",
                "firstName": "D.E.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250201",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250201",
        "articleTitle": "Accurate computation of field reject ratio based on fault latency",
        "volume": "1",
        "issue": "4",
        "startPage": "537",
        "endPage": "545",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38546625800,
                "preferredName": "D. Das",
                "firstName": "D.",
                "lastName": "Das"
            },
            {
                "id": 37269972600,
                "preferredName": "S.C. Seth",
                "firstName": "S.C.",
                "lastName": "Seth"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238448",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238448",
        "articleTitle": "Analysis of signal probability in logic circuits using stochastic models",
        "volume": "1",
        "issue": "3",
        "startPage": "365",
        "endPage": "379",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37343960100,
                "preferredName": "A. Majumdar",
                "firstName": "A.",
                "lastName": "Majumdar"
            },
            {
                "id": 37282528500,
                "preferredName": "S.B.K. Vrudhula",
                "firstName": "S.B.K.",
                "lastName": "Vrudhula"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.238451",
        "publicationYear": "1993",
        "publicationDate": "Sept. 1993",
        "articleNumber": "238451",
        "articleTitle": "Analysis of resistive bridging fault detection in BiCMOS digital ICs",
        "volume": "1",
        "issue": "3",
        "startPage": "342",
        "endPage": "355",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            },
            {
                "id": 37329180200,
                "preferredName": "M. Dalpasso",
                "firstName": "M.",
                "lastName": "Dalpasso"
            },
            {
                "id": 37282751100,
                "preferredName": "P. Olivo",
                "firstName": "P.",
                "lastName": "Olivo"
            },
            {
                "id": 37284292900,
                "preferredName": "B. Ricco",
                "firstName": "B.",
                "lastName": "Ricco"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.219905",
        "publicationYear": "1993",
        "publicationDate": "March 1993",
        "articleNumber": "219905",
        "articleTitle": "Coprocessor design for multilayer surface-mounted PCB routing",
        "volume": "1",
        "issue": "1",
        "startPage": "31",
        "endPage": "45",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352706100,
                "preferredName": "R. Venkateswaran",
                "firstName": "R.",
                "lastName": "Venkateswaran"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250197",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250197",
        "articleTitle": "The design and implementation of the Arithmetic Cube II, a VLSI signal processing system",
        "volume": "1",
        "issue": "4",
        "startPage": "491",
        "endPage": "502",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37352307100,
                "preferredName": "T.P. Kelliher",
                "firstName": "T.P.",
                "lastName": "Kelliher"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            },
            {
                "id": 37344387300,
                "preferredName": "M. Vishwanath",
                "firstName": "M.",
                "lastName": "Vishwanath"
            },
            {
                "id": 37352410700,
                "preferredName": "R.S. Bajwa",
                "firstName": "R.S.",
                "lastName": "Bajwa"
            },
            {
                "id": 37383026700,
                "preferredName": "W.-L. Yang",
                "firstName": "W.-L.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250199",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250199",
        "articleTitle": "PREST: a system for logic partitioning and resynthesis for testability",
        "volume": "1",
        "issue": "4",
        "startPage": "514",
        "endPage": "525",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37290178000,
                "preferredName": "K. De",
                "firstName": "K.",
                "lastName": "De"
            },
            {
                "id": 37272513800,
                "preferredName": "P. Banerjee",
                "firstName": "P.",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250202",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250202",
        "articleTitle": "Yield optimization of modular and redundant multimegabit RAMs: a study of effectiveness of coding versus static redundancy using the center-satellite model",
        "volume": "1",
        "issue": "4",
        "startPage": "546",
        "endPage": "558",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286510200,
                "preferredName": "D.D. Sharma",
                "firstName": "D.D.",
                "lastName": "Sharma"
            },
            {
                "id": 37273886800,
                "preferredName": "F.J. Meyer",
                "firstName": "F.J.",
                "lastName": "Meyer"
            },
            {
                "id": 37276263100,
                "preferredName": "D.K. Pradhan",
                "firstName": "D.K.",
                "lastName": "Pradhan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250196",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250196",
        "articleTitle": "An integrated technology CAD system for process and device designers",
        "volume": "1",
        "issue": "4",
        "startPage": "482",
        "endPage": "490",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37378484600,
                "preferredName": "K.S.V. Gopalarao",
                "firstName": "K.S.V.",
                "lastName": "Gopalarao"
            },
            {
                "id": 37351287500,
                "preferredName": "P.K. Mozumder",
                "firstName": "P.K.",
                "lastName": "Mozumder"
            },
            {
                "id": 37282379500,
                "preferredName": "D.S. Boning",
                "firstName": "D.S.",
                "lastName": "Boning"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250186",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250186",
        "articleTitle": "VLSI architectures for polygon recognition",
        "volume": "1",
        "issue": "4",
        "startPage": "398",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352195900,
                "preferredName": "R. Sastry",
                "firstName": "R.",
                "lastName": "Sastry"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37271011600,
                "preferredName": "H. Bunke",
                "firstName": "H.",
                "lastName": "Bunke"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.250204",
        "publicationYear": "1993",
        "publicationDate": "Dec. 1993",
        "articleNumber": "250204",
        "articleTitle": "Efficient time-space mappings of nested loops onto multidimensional systolic arrays with a flexible buffer scheme",
        "volume": "1",
        "issue": "4",
        "startPage": "562",
        "endPage": "566",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37390002000,
                "preferredName": "R. Varadarajan",
                "firstName": "R.",
                "lastName": "Varadarajan"
            },
            {
                "id": 37087624424,
                "preferredName": "F. Augustine",
                "firstName": "F.",
                "lastName": "Augustine"
            }
        ]
    }
]