# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_5.srcs/sources_1/new/seq_divider.sv" \
"../../../../project_5.srcs/sources_1/new/seq_multdiv.sv" \
"../../../../project_5.srcs/sources_1/new/seq_multiplier.sv" \

verilog xil_defaultlib  \
"../../../../tb_seq_multdiv.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
