Analysis & Synthesis report for sys_top
Tue Dec 03 17:22:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 22. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 24. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o9n1:auto_generated
 29. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 33. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for system:sys_top|altera_reset_controller:rst_controller
 36. Source assignments for system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Source assignments for sld_signaltap:auto_signaltap_0
 39. Parameter Settings for User Entity Instance: system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_accumulator:accumulator_inst
 40. Parameter Settings for User Entity Instance: system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 41. Parameter Settings for User Entity Instance: system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 42. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a
 43. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b
 45. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 47. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram
 48. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 50. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 51. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 52. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 53. Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy
 54. Parameter Settings for User Entity Instance: system:sys_top|system_onchip_memory2_0:onchip_memory2_0
 55. Parameter Settings for User Entity Instance: system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 57. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 59. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator
 60. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 61. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 62. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 63. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 64. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 65. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent
 68. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 71. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 74. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005|system_mm_interconnect_0_router_002_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 83. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 84. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 85. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 86. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
 87. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 88. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 89. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 90. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 91. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 92. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 93. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 94. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 95. Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 96. Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller
 97. Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
100. scfifo Parameter Settings by Entity Instance
101. altsyncram Parameter Settings by Entity Instance
102. Port Connectivity Checks: "system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
103. Port Connectivity Checks: "system:sys_top|altera_reset_controller:rst_controller"
104. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
105. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
106. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
107. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode"
108. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
109. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
110. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
111. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
112. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
113. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
114. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
115. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo"
116. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent"
117. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
118. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
119. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
120. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
121. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
122. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
123. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator"
124. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
125. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
126. Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
127. Port Connectivity Checks: "system:sys_top|system_onchip_memory2_0:onchip_memory2_0"
128. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy"
129. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
130. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
131. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib"
132. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
133. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
134. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace"
135. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk"
136. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk"
137. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug"
138. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci"
139. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench"
140. Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0"
141. Port Connectivity Checks: "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
142. Port Connectivity Checks: "system:sys_top|system_jtag_uart_0:jtag_uart_0"
143. Port Connectivity Checks: "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen"
144. Signal Tap Logic Analyzer Settings
145. Post-Synthesis Netlist Statistics for Top Partition
146. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
147. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
148. Elapsed Time Per Partition
149. Connections to In-System Debugging Instance "auto_signaltap_0"
150. Analysis & Synthesis Messages
151. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 03 17:22:46 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; sys_top                                     ;
; Top-level Entity Name           ; sys_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2748                                        ;
; Total pins                      ; 12                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,043,456                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; sys_top            ; sys_top            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 3                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+
; system/synthesis/system.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v                                                                 ; system      ;
; system/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_controller.v                                     ; system      ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_synchronizer.v                                   ; system      ;
; system/synthesis/submodules/system_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_irq_mapper.sv                                          ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v                                    ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ; system      ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                       ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv                        ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                        ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                        ; system      ;
; system/synthesis/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router.sv                            ; system      ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; system      ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; system      ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; system      ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_master_agent.sv                                 ; system      ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_slave_translator.sv                             ; system      ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_master_translator.sv                            ; system      ;
; system/synthesis/submodules/system_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.hex                                   ; system      ;
; system/synthesis/submodules/system_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.v                                     ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0.v                                         ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v                                     ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; system      ;
; system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; system      ;
; system/synthesis/submodules/system_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v                                          ; system      ;
; system/synthesis/submodules/clk_divider.v                                                 ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v                                                 ; system      ;
; system/synthesis/submodules/phase_accumulator.v                                           ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_accumulator.v                                           ; system      ;
; system/synthesis/submodules/phase_to_amplitude_converter.v                                ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v                                ; system      ;
; system/synthesis/submodules/sine_wave_csr.v                                               ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_csr.v                                               ; system      ;
; system/synthesis/submodules/sine_wave_generator.v                                         ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_generator.v                                         ; system      ;
; system/synthesis/submodules/sine_wave_wrapper.v                                           ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_wrapper.v                                           ; system      ;
; sys_top.v                                                                                 ; yes             ; User Verilog HDL File                        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sys_top.v                                                                                 ;             ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;             ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                 ;             ;
; db/scfifo_3291.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                              ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                     ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;             ;
; db/altsyncram_msi1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_msi1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                      ;             ;
; db/altsyncram_qid1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                       ;             ;
; db/altsyncram_o9n1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_o9n1.tdf                                                                    ;             ;
; sld_signaltap.vhd                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                              ;             ;
; sld_signaltap_impl.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                         ;             ;
; sld_ela_control.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                            ;             ;
; lpm_shiftreg.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                               ;             ;
; lpm_constant.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;             ;
; dffeea.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                     ;             ;
; sld_mbpmg.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                  ;             ;
; sld_transition_detector.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                   ;             ;
; sld_buffer_manager.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                         ;             ;
; sld_gap_detector.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                           ;             ;
; db/altsyncram_ci84.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_ci84.tdf                                                                    ;             ;
; altdpram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                   ;             ;
; memmodes.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                 ;             ;
; a_hdffe.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                    ;             ;
; alt_le_rden_reg.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                            ;             ;
; altsyncram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                 ;             ;
; lpm_mux.tdf                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                    ;             ;
; muxlut.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                     ;             ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;             ;
; altshift.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                   ;             ;
; db/mux_hlc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/mux_hlc.tdf                                                                            ;             ;
; lpm_decode.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                 ;             ;
; declut.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                     ;             ;
; lpm_compare.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;             ;
; db/decode_vnf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/decode_vnf.tdf                                                                         ;             ;
; lpm_counter.tdf                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                ;             ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;             ;
; cmpconst.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                   ;             ;
; lpm_counter.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;             ;
; alt_counter_stratix.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                        ;             ;
; db/cntr_a9i.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_a9i.tdf                                                                           ;             ;
; db/cmpr_f9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_f9c.tdf                                                                           ;             ;
; db/cntr_a2j.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_a2j.tdf                                                                           ;             ;
; db/cntr_49i.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_49i.tdf                                                                           ;             ;
; db/cmpr_d9c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_d9c.tdf                                                                           ;             ;
; db/cntr_kri.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_kri.tdf                                                                           ;             ;
; db/cmpr_99c.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_99c.tdf                                                                           ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                 ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                    ; altera_sld  ;
; db/ip/sldff677671/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                               ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1788           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2280           ;
;     -- 7 input functions                    ; 32             ;
;     -- 6 input functions                    ; 420            ;
;     -- 5 input functions                    ; 509            ;
;     -- 4 input functions                    ; 374            ;
;     -- <=3 input functions                  ; 945            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2748           ;
;                                             ;                ;
; I/O pins                                    ; 12             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1043456        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2090           ;
; Total fan-out                               ; 23129          ;
; Average fan-out                             ; 4.36           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |sys_top                                                                                                                                ; 2280 (1)            ; 2748 (0)                  ; 1043456           ; 0          ; 12   ; 0            ; |sys_top                                                                                                                                                                                                                                                                                                                                                                                                ; system                                         ; system       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 112 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (88)            ; 105 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 557 (2)             ; 1791 (186)                ; 770048            ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 555 (0)             ; 1605 (0)                  ; 770048            ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 555 (66)            ; 1605 (458)                ; 770048            ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                    ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                     ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                 ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                       ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 770048            ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                    ; altsyncram                                     ; work         ;
;                |altsyncram_ci84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 770048            ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ci84:auto_generated                                                                                                                                                                                                     ; altsyncram_ci84                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                     ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                       ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                            ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                         ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 321 (2)             ; 764 (4)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                        ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                                                      ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                                                                        ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 93 (0)              ; 465 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                 ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 279 (279)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                      ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 93 (0)              ; 186 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                  ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                            ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (20)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                          ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 206 (20)            ; 186 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                                                                        ; sld_transition_detector                        ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                                                                        ; sld_transition_detect                          ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                                                                         ; sld_transition_detect                          ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                                                  ; sld_gap_detector                               ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (10)             ; 174 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                   ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                         ; lpm_counter                                    ; work         ;
;                   |cntr_a9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_a9i:auto_generated                                                                                                                 ; cntr_a9i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                                                                          ; cntr_a2j                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                        ; lpm_counter                                    ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                                                                                ; cntr_49i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                           ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                   ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                   ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                              ; sld_rom_sr                                     ; work         ;
;    |system:sys_top|                                                                                                                     ; 1594 (0)            ; 845 (0)                   ; 273408            ; 0          ; 0    ; 0            ; |sys_top|system:sys_top                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 8 (7)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; system       ;
;       |sine_wave_wrapper:sine_wave_generator_0|                                                                                         ; 552 (0)             ; 35 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0                                                                                                                                                                                                                                                                                                                                         ; sine_wave_wrapper                              ; system       ;
;          |clk_divider:clk_div|                                                                                                          ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div                                                                                                                                                                                                                                                                                                                     ; clk_divider                                    ; system       ;
;          |sine_wave_csr:CSR|                                                                                                            ; 12 (12)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR                                                                                                                                                                                                                                                                                                                       ; sine_wave_csr                                  ; system       ;
;          |sine_wave_generator:sine_gen|                                                                                                 ; 530 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen                                                                                                                                                                                                                                                                                                            ; sine_wave_generator                            ; system       ;
;             |phase_accumulator:accumulator_inst|                                                                                        ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_accumulator:accumulator_inst                                                                                                                                                                                                                                                                         ; phase_accumulator                              ; system       ;
;             |phase_to_amplitude_converter:converter_inst|                                                                               ; 520 (520)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst                                                                                                                                                                                                                                                                ; phase_to_amplitude_converter                   ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; system_jtag_uart_0                             ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_r                    ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_w                    ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 244 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                ; system       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                ; system       ;
;          |altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|                                               ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                 ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_mux               ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 56 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_mux               ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 20 (16)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_cmd_mux               ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_demux             ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_demux             ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_rsp_demux             ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;       |system_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 674 (0)             ; 574 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; system_nios2_gen2_0                            ; system       ;
;          |system_nios2_gen2_0_cpu:cpu|                                                                                                  ; 674 (516)           ; 574 (305)                 ; 10240             ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_nios2_gen2_0_cpu                        ; system       ;
;             |system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|                                                   ; 158 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_nios2_oci              ; system       ;
;                |system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; system_nios2_gen2_0_cpu_debug_slave_wrapper    ; system       ;
;                   |sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system_nios2_gen2_0_cpu_debug_slave_sysclk     ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system_nios2_gen2_0_cpu_debug_slave_tck        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; system_nios2_gen2_0_cpu_nios2_avalon_reg       ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_break        ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_debug        ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 74 (74)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; system_nios2_gen2_0_cpu_nios2_ocimem           ; system       ;
;                   |system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_a_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_b_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                    ; altsyncram_msi1                                ; work         ;
;       |system_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; system_onchip_memory2_0                        ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_o9n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o9n1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_o9n1                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ci84:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 94           ; 8192         ; 94           ; 770048 ; None                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o9n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; system_onchip_memory2_0.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top                                                                                                                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_irq_mapper:irq_mapper                                                                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                           ; system.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                              ; system.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                   ; system.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                          ; system.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; system.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                          ; system.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; system.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                          ; system.qsys     ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                               ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                             ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                        ; system.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                   ; system.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                       ; system.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                              ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                         ; system.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                ; system.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                       ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                             ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005                                                                                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                      ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                          ; system.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent                                                                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator                                                                                                                            ; system.qsys     ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                     ; system.qsys     ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                             ; system.qsys     ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |sys_top|system:sys_top|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; system.qsys     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                                                                                                  ; Latch Enable Signal ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6] ; GND                 ; yes                    ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7] ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 8                                                                                           ;                     ;                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[8..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[8..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|control[2]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                 ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                 ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                 ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                 ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                 ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                 ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                 ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 334                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10]                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10]                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[11]                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[11]                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[12]                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12]                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                                                                                                                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                       ;
; Total Number of Removed Registers = 32                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                   ; Stuck at GND              ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[31],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[24],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[23],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[22],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[21],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[20],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[19],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[18],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[17],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[16],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[15],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[14],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[13],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[12],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[11],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[10],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[9],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[8],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|control[2]                                                                                                                                                                                                                                                            ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                       ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                               ; Lost Fanouts              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                              ;                           ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                 ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Lost Fanouts              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                               ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                               ; Lost Fanouts              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                 ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                               ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                      ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                       ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ; Stuck at GND              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                 ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2748  ;
; Number of registers using Synchronous Clear  ; 333   ;
; Number of registers using Synchronous Load   ; 423   ;
; Number of registers using Asynchronous Clear ; 1236  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1084  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ; 14      ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                    ; 5       ;
; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|counter[4]                                                                                                                                                                                                                                           ; 2       ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|counter[3]                                                                                                                                                                                                                                           ; 3       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                              ; 7       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                            ; 4       ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                      ; 6       ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; 11      ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                        ; 2       ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                             ; 3       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                       ; 3       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 39                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[7]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[0]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|counter[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|counter[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                              ;
; 96:1               ; 2 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                                                                                                                                                                                                              ;
; 99:1               ; 2 bits    ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                                                                                                                                                                                                              ;
; 100:1              ; 2 bits    ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |sys_top|system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                                                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |sys_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o9n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for system:sys_top|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_accumulator:accumulator_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; max_val        ; 1024  ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+-------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                  ;
+----------------+-----------------------------+-------------------------------------------------------+
; INIT_FILE      ; system_onchip_memory2_0.hex ; String                                                ;
+----------------+-----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                        ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                     ;
; WIDTH_A                            ; 32                          ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                          ; Signed Integer                                              ;
; NUMWORDS_A                         ; 8192                        ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                     ;
; WIDTH_B                            ; 1                           ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                     ;
; INIT_FILE                          ; system_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 8192                        ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_o9n1             ; Untyped                                                     ;
+------------------------------------+-----------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_004|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_005|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 93                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 93                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 400                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 93                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 94                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                      ;
; Entity Instance            ; system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
; Entity Instance            ; system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sine_wave_generator_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                            ;
+--------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------+
; Port          ; Type   ; Severity ; Details                                 ;
+---------------+--------+----------+-----------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                  ;
+---------------+--------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|system_jtag_uart_0:jtag_uart_0"                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen" ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 93                  ; 93               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 845                         ;
;     CLR               ; 229                         ;
;     CLR SCLR          ; 65                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 68                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 129                         ;
;     ENA CLR SCLR      ; 46                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 94                          ;
; arriav_lcell_comb     ; 1595                        ;
;     arith             ; 118                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 30                          ;
;         7 data inputs ; 30                          ;
;     normal            ; 1447                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 243                         ;
;         4 data inputs ; 326                         ;
;         5 data inputs ; 359                         ;
;         6 data inputs ; 302                         ;
; boundary_port         ; 134                         ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 4.49                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 1791                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 146                                                    ;
;     ENA               ; 83                                                     ;
;     ENA CLR           ; 433                                                    ;
;     ENA CLR SCLR      ; 27                                                     ;
;     ENA SCLR          ; 39                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 40                                                     ;
;     SCLR SLD          ; 12                                                     ;
;     plain             ; 972                                                    ;
; arriav_lcell_comb     ; 557                                                    ;
;     arith             ; 88                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 85                                                     ;
;     normal            ; 469                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 197                                                    ;
;         4 data inputs ; 29                                                     ;
;         5 data inputs ; 124                                                    ;
;         6 data inputs ; 93                                                     ;
; boundary_port         ; 549                                                    ;
; stratixv_ram_block    ; 94                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.04                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 112                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 128                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 126                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 24                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 25                                       ;
; boundary_port         ; 239                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.42                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:10     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                           ; Details ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; LEDR[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; LEDR[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; LEDR[0]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; LEDR[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; LEDR[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; LEDR[1]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; LEDR[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; LEDR[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; LEDR[2]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; LEDR[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; LEDR[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; LEDR[3]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; LEDR[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; LEDR[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; LEDR[4]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; LEDR[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; LEDR[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; LEDR[5]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; LEDR[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; LEDR[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; LEDR[6]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; LEDR[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; LEDR[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; LEDR[7]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; LEDR[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; LEDR[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; LEDR[8]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; LEDR[9]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; LEDR[9]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; LEDR[9]                                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Address[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ChipSelect                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_begintransfer~1 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ChipSelect                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_begintransfer~1 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ChipSelect                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_begintransfer~1 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Clk                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Clk                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Clk                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Read                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|m0_read~0                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Read                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|m0_read~0                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Read                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sine_wave_generator_0_avalon_slave_0_agent|m0_read~0                    ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[0]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[0]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[0]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[1]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[1]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[1]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[2]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[2]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[2]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[3]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[3]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[3]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[4]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[4]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[4]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[5]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[5]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[5]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[6]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[6]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[6]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[7]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[7]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR|data_reg[7]                                                                        ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ReadData[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ResetN                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ResetN                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|ResetN                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|altera_reset_controller:rst_controller|r_sync_rst~_wirecell                                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Write                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_write~0         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Write                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_write~0         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|Write                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator|av_write~0         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[11]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[11]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[11]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[12]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[12]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[12]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[13]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[13]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[13]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[14]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[14]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[14]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[15]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[15]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[15]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[18]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[19]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[20]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[21]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[22]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[23]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[24]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[25]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[26]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[27]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[28]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[29]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[29]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[30]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[31]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[9]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[9]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|WriteData[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_writedata[9]                                                                  ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|clk_1Mhz                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|irq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|irq                                                                              ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|irq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|irq                                                                              ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|irq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div|irq                                                                              ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[0]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[1]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[2]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[3]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[4]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[5]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[6]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst|data_sin[7]                 ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; system:sys_top|sine_wave_wrapper:sine_wave_generator_0|oData_sin[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A     ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 03 17:21:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Personal_Prj -c sys_top
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_001 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_001 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_register_bank_a_module File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_register_bank_b_module File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_nios2_oci_debug File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_nios2_oci_break File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_fifo File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_pib File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_im File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_performance_monitors File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_avalon_reg File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_ocimem File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: system_jtag_uart_0 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/clk_divider.v
    Info (12023): Found entity 1: clk_divider File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/phase_accumulator.v
    Info (12023): Found entity 1: phase_accumulator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_accumulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/phase_to_amplitude_converter.v
    Info (12023): Found entity 1: phase_to_amplitude_converter File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sine_wave_csr.v
    Info (12023): Found entity 1: sine_wave_csr File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_csr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sine_wave_generator.v
    Info (12023): Found entity 1: sine_wave_generator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sine_wave_wrapper.v
    Info (12023): Found entity 1: sine_wave_wrapper File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine_wave_gen_tb.v
    Info (12023): Found entity 1: testbench File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sine_wave_gen_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file phase_accumulator.v
    Info (12023): Found entity 1: phase_accumulator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/phase_accumulator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_to_amplitude_converter.v
    Info (12023): Found entity 1: phase_to_amplitude_converter File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/phase_to_amplitude_converter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine_wave_generator.v
    Info (12023): Found entity 1: sine_wave_generator File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sine_wave_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_divider.v
    Info (12023): Found entity 1: clk_divider File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/clk_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine_wave_csr.v
    Info (12023): Found entity 1: sine_wave_csr File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sine_wave_csr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine_wave_wrapper.v
    Info (12023): Found entity 1: sine_wave_wrapper File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sine_wave_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sine_wrapper_tb.v
    Info (12023): Found entity 1: sine_wrapper_tb File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sine_wrapper_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sys_top.v
    Info (12023): Found entity 1: sys_top File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sys_top.v Line: 1
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:sys_top" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sys_top.v Line: 10
Info (12128): Elaborating entity "sine_wave_wrapper" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 69
Info (12128): Elaborating entity "sine_wave_csr" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_csr:CSR" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_wrapper.v Line: 36
Warning (10230): Verilog HDL assignment warning at sine_wave_csr.v(54): truncated value with size 33 to match size of target (32) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_csr.v Line: 54
Info (12128): Elaborating entity "clk_divider" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|clk_divider:clk_div" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_wrapper.v Line: 46
Warning (10230): Verilog HDL assignment warning at clk_divider.v(11): truncated value with size 32 to match size of target (5) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 11
Warning (10230): Verilog HDL assignment warning at clk_divider.v(20): truncated value with size 32 to match size of target (5) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 20
Warning (10230): Verilog HDL assignment warning at clk_divider.v(29): truncated value with size 32 to match size of target (5) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 29
Warning (10230): Verilog HDL assignment warning at clk_divider.v(33): truncated value with size 32 to match size of target (5) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 33
Warning (10230): Verilog HDL assignment warning at clk_divider.v(39): truncated value with size 32 to match size of target (5) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/clk_divider.v Line: 39
Info (12128): Elaborating entity "sine_wave_generator" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_wrapper.v Line: 54
Info (12128): Elaborating entity "phase_accumulator" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_accumulator:accumulator_inst" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_generator.v Line: 10
Info (12128): Elaborating entity "phase_to_amplitude_converter" for hierarchy "system:sys_top|sine_wave_wrapper:sine_wave_generator_0|sine_wave_generator:sine_gen|phase_to_amplitude_converter:converter_inst" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/sine_wave_generator.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at phase_to_amplitude_converter.v(9): inferring latch(es) for variable "data_sin", which holds its previous value in one or more paths through the always construct File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 9
Info (10041): Inferred latch for "data_sin[0]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[1]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[2]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[3]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[4]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[5]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[6]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[7]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[8]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (10041): Inferred latch for "data_sin[9]" at phase_to_amplitude_converter.v(13) File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/phase_to_amplitude_converter.v Line: 13
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 82
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:sys_top|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_nios2_gen2_0" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 111
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_test_bench" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:sys_top|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_onchip_memory2_0" for hierarchy "system:sys_top|system_onchip_memory2_0:onchip_memory2_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9n1.tdf
    Info (12023): Found entity 1: altsyncram_o9n1 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_o9n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o9n1" for hierarchy "system:sys_top|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_o9n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 170
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 433
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 493
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 557
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sine_wave_generator_0_avalon_slave_0_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 621
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 685
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 749
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 830
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 911
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1036
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1427
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1443
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1459
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1475
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003_default_decode" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1542
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1571
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1594
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_001" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1611
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1680
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_001" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1697
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1778
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1807
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1836
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:sys_top|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:sys_top|system_irq_mapper:irq_mapper" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 177
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:sys_top|altera_reset_controller:rst_controller" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/system.v Line: 240
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:sys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ci84.tdf
    Info (12023): Found entity 1: altsyncram_ci84 File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/altsyncram_ci84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/mux_hlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf
    Info (12023): Found entity 1: cntr_a9i File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_a9i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_a2j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_49i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.03.17:22:20 Progress: Loading sldff677671/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff677671/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/db/ip/sldff677671/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sys_top.v Line: 5
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/sys_top.v Line: 5
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "DE10_Standard_VIP_TV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard_VIP_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard_VIP_TV -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "Soc" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Soc -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Soc -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/output_files/sys_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 312 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 4055 logic cells
    Info (21064): Implemented 238 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Tue Dec 03 17:22:46 2024
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SoC/Lab/Personal_Prj/TH_SoC_Personal_Prj/output_files/sys_top.map.smsg.


