
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `vsd_mini_fpga.ys' --

1. Executing Verilog-2005 frontend: /home/skanda/picoEdgeSoC/femtorv32_quark.v
Parsing Verilog input from `/home/skanda/picoEdgeSoC/femtorv32_quark.v' to AST representation.
Storing AST representation for module `$abstract\FemtoRV32'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v
Parsing Verilog input from `/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v' to AST representation.
Storing AST representation for module `$abstract\vsd_mini_fpga'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\vsd_mini_fpga'.
Generating RTLIL representation for module `\vsd_mini_fpga'.

4.3.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 6'100000

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FemtoRV32'.
Parameter \RESET_ADDR = 0
Parameter \ADDR_WIDTH = 6'100000
Generating RTLIL representation for module `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32'.

4.3.3. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32

4.3.4. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Used module:     $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32
Removing unused module `$abstract\vsd_mini_fpga'.
Removing unused module `$abstract\FemtoRV32'.
Removed 2 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$713'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:950$504'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:942$503'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:934$502'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499'.
Cleaned up 8 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839 in module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
Marked 2 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726 in module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546 in module vsd_mini_fpga.
Marked 5 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408 in module vsd_mini_fpga.
Marked 1 switch rules as full_case in process $proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404 in module vsd_mini_fpga.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 173 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$711'.
  Set init value: \main_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$710'.
  Set init value: \main_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$709'.
  Set init value: \main_tx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$708'.
  Set init value: \main_tx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$707'.
  Set init value: \main_tx_sink_ready = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$706'.
  Set init value: \main_tx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$705'.
  Set init value: \main_tx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:393$704'.
  Set init value: \main_tx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:375$700'.
  Set init value: \main_tx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$699'.
  Set init value: \main_tx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$698'.
  Set init value: \main_tx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$697'.
  Set init value: \main_tx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$696'.
  Set init value: \main_tx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$695'.
  Set init value: \main_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$694'.
  Set init value: \main_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$693'.
  Set init value: \main_tx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:355$692'.
  Set init value: \main_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:354$691'.
  Set init value: \main_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$690'.
  Set init value: \main_tx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$689'.
  Set init value: \main_tx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$688'.
  Set init value: \main_status_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$687'.
  Set init value: \main_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$686'.
  Set init value: \main_soc_rst = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$685'.
  Set init value: \main_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$684'.
  Set init value: \main_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$683'.
  Set init value: \main_scratch_storage = 305419896
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:341$682'.
  Set init value: \main_scratch_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$681'.
  Set init value: \main_rxtx_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$680'.
  Set init value: \main_rxtx_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$679'.
  Set init value: \main_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$678'.
  Set init value: \main_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$677'.
  Set init value: \main_rx_trigger_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$676'.
  Set init value: \main_rx_tick = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$675'.
  Set init value: \main_rx_source_valid = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$674'.
  Set init value: \main_rx_source_payload_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:321$671'.
  Set init value: \main_rx_rx_d = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$670'.
  Set init value: \main_rx_phase = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$669'.
  Set init value: \main_rx_pending = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:314$668'.
  Set init value: \main_rx_fifo_wrport_adr = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$666'.
  Set init value: \main_rx_fifo_readable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$665'.
  Set init value: \main_rx_fifo_produce = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$664'.
  Set init value: \main_rx_fifo_level0 = 5'00000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$663'.
  Set init value: \main_rx_fifo_consume = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$662'.
  Set init value: \main_rx_enable = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:279$661'.
  Set init value: \main_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:278$660'.
  Set init value: \main_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:277$659'.
  Set init value: \main_rx_data = 8'00000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:276$658'.
  Set init value: \main_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:275$657'.
  Set init value: \main_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:274$656'.
  Set init value: \main_rx_count = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:273$655'.
  Set init value: \main_rx_clear = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:269$654'.
  Set init value: \main_reset_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:268$653'.
  Set init value: \main_reset_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$651'.
  Set init value: \main_ram_bus_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:254$650'.
  Set init value: \main_pending_status = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:253$649'.
  Set init value: \main_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:252$648'.
  Set init value: \main_pending_r = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$647'.
  Set init value: \main_mbus_wbusy = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$646'.
  Set init value: \main_mbus_rdata1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:246$645'.
  Set init value: \main_mbus_rdata0 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$644'.
  Set init value: \main_mbus_rbusy = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:243$643'.
  Set init value: \main_latch = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$642'.
  Set init value: \main_idbus_we_next_value_ce3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$641'.
  Set init value: \main_idbus_we_next_value3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$640'.
  Set init value: \main_idbus_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:238$639'.
  Set init value: \main_idbus_stb = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$638'.
  Set init value: \main_idbus_sel_next_value_ce2 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$637'.
  Set init value: \main_idbus_sel_next_value2 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:235$636'.
  Set init value: \main_idbus_sel = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:233$635'.
  Set init value: \main_idbus_dat_w_next_value_ce1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$634'.
  Set init value: \main_idbus_dat_w_next_value1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$633'.
  Set init value: \main_idbus_dat_w = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:229$632'.
  Set init value: \main_idbus_cyc = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$629'.
  Set init value: \main_idbus_adr_next_value_ce0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$628'.
  Set init value: \main_idbus_adr_next_value0 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:224$627'.
  Set init value: \main_idbus_adr = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:222$626'.
  Set init value: \main_enable_storage = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:221$625'.
  Set init value: \main_enable_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:216$624'.
  Set init value: \main_bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$623'.
  Set init value: \main_bus_errors = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:200$621'.
  Set init value: \builder_wishbone2csr_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$620'.
  Set init value: \builder_wishbone2csr_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:196$619'.
  Set init value: \builder_slave_sel_r = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$618'.
  Set init value: \builder_slave_sel = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$617'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$616'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:183$615'.
  Set init value: \builder_rs232phytx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$614'.
  Set init value: \builder_rs232phytx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:181$613'.
  Set init value: \builder_rs232phyrx_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$612'.
  Set init value: \builder_rs232phyrx_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$611'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:177$610'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:175$609'.
  Set init value: \builder_interface1_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$608'.
  Set init value: \builder_interface1_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:173$607'.
  Set init value: \builder_interface1_dat_w = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$606'.
  Set init value: \builder_interface1_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$605'.
  Set init value: \builder_interface1_adr = 14'00000000000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$603'.
  Set init value: \builder_interface0_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$602'.
  Set init value: \builder_interface0_bank_bus_dat_r = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:150$601'.
  Set init value: \builder_interface0_ack = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:148$600'.
  Set init value: \builder_femtorv_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$599'.
  Set init value: \builder_femtorv_next_state = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:146$598'.
  Set init value: \builder_error = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:142$597'.
  Set init value: \builder_csrbank1_txfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:140$596'.
  Set init value: \builder_csrbank1_txfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:138$595'.
  Set init value: \builder_csrbank1_txempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$594'.
  Set init value: \builder_csrbank1_txempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:133$593'.
  Set init value: \builder_csrbank1_rxfull_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$592'.
  Set init value: \builder_csrbank1_rxfull_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$591'.
  Set init value: \builder_csrbank1_rxempty_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$590'.
  Set init value: \builder_csrbank1_rxempty_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$589'.
  Set init value: \builder_csrbank1_ev_status_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$588'.
  Set init value: \builder_csrbank1_ev_status_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$587'.
  Set init value: \builder_csrbank1_ev_pending_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$586'.
  Set init value: \builder_csrbank1_ev_pending_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$585'.
  Set init value: \builder_csrbank1_ev_enable0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$584'.
  Set init value: \builder_csrbank1_ev_enable0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$583'.
  Set init value: \builder_csrbank0_scratch0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$582'.
  Set init value: \builder_csrbank0_scratch0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$581'.
  Set init value: \builder_csrbank0_reset0_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$580'.
  Set init value: \builder_csrbank0_reset0_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:104$579'.
  Set init value: \builder_csrbank0_bus_errors_we = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:102$578'.
  Set init value: \builder_csrbank0_bus_errors_re = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:100$577'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:99$576'.
  Set init value: \builder_array_muxed7 = 2'00
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:98$575'.
  Set init value: \builder_array_muxed6 = 3'000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:97$574'.
  Set init value: \builder_array_muxed5 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:96$573'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:95$572'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:94$571'.
  Set init value: \builder_array_muxed2 = 4'0000
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:93$570'.
  Set init value: \builder_array_muxed1 = 0
Found init rule in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:92$569'.
  Set init value: \builder_array_muxed0 = 30'000000000000000000000000000000

4.4.5. Executing PROC_ARST pass (detect async resets in processes).

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~88 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$852'.
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[31:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$766'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
     1/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$736
     2/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_DATA[31:0]$735
     3/6: $2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_ADDR[4:0]$734
     4/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$732
     5/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_DATA[31:0]$731
     6/6: $1$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_ADDR[4:0]$730
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$712'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$711'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$710'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$709'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$708'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$707'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$706'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$705'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:393$704'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$703'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$702'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$701'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:375$700'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$699'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$698'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$697'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$696'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$695'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$694'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$693'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:355$692'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:354$691'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$690'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$689'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$688'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$687'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$686'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$685'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$684'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$683'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:341$682'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$681'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$680'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$679'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$678'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$677'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$676'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$675'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$674'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$673'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$672'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:321$671'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$670'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$669'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:314$668'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$667'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$666'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$665'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$664'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$663'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$662'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:279$661'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:278$660'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:277$659'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:276$658'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:275$657'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:274$656'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:273$655'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:269$654'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:268$653'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$652'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$651'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:254$650'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:253$649'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:252$648'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$647'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$646'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:246$645'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$644'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:243$643'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$642'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$641'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$640'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:238$639'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$638'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$637'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:235$636'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:233$635'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$634'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$633'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:229$632'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:228$631'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$630'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$629'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$628'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:224$627'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:222$626'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:221$625'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:216$624'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$623'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$622'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:200$621'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$620'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:196$619'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$618'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$617'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$616'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:183$615'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$614'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:181$613'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$612'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$611'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:177$610'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:175$609'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$608'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:173$607'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$606'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$605'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$604'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$603'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$602'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:150$601'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:148$600'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$599'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:146$598'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:142$597'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:140$596'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:138$595'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$594'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:133$593'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$592'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$591'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$590'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$589'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$588'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$587'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$586'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$585'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$584'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$583'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$582'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$581'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$580'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:104$579'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:102$578'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:100$577'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:99$576'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:98$575'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:97$574'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:96$573'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:95$572'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:94$571'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:93$570'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:92$569'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1265$564'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
     1/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$562
     2/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_DATA[9:0]$561
     3/3: $1$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_ADDR[3:0]$560
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$554'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
     1/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$552
     2/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_DATA[9:0]$551
     3/3: $1$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_ADDR[3:0]$550
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1225$544'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
     1/51: $0\main_rx_tick[0:0]
     2/51: $0\main_rx_phase[31:0]
     3/51: $0\main_tx_phase[31:0]
     4/51: $0\main_txempty_re[0:0]
     5/51: $0\main_enable_re[0:0]
     6/51: $0\main_pending_re[0:0]
     7/51: $0\main_status_re[0:0]
     8/51: $0\main_rxempty_re[0:0]
     9/51: $0\main_txfull_re[0:0]
    10/51: $0\builder_interface1_bank_bus_dat_r[31:0]
    11/51: $0\main_bus_errors_re[0:0]
    12/51: $0\main_scratch_re[0:0]
    13/51: $0\main_reset_re[0:0]
    14/51: $0\builder_interface0_bank_bus_dat_r[31:0]
    15/51: $0\builder_wishbone2csr_state[0:0]
    16/51: $0\main_rx_trigger_d[0:0]
    17/51: $0\main_tx_trigger_d[0:0]
    18/51: $0\builder_rs232phyrx_state[0:0]
    19/51: $0\main_tx_tick[0:0]
    20/51: $0\main_rx_rx_d[0:0]
    21/51: $0\builder_rs232phytx_state[0:0]
    22/51: $0\main_rxfull_re[0:0]
    23/51: $0\main_ram_bus_ack[0:0]
    24/51: $0\builder_femtorv_state[0:0]
    25/51: $0\builder_slave_sel_r[1:0]
    26/51: $0\main_tx_pending[0:0]
    27/51: $0\main_tx_fifo_readable[0:0]
    28/51: $0\main_tx_fifo_produce[3:0]
    29/51: $0\main_tx_fifo_level0[4:0]
    30/51: $0\main_tx_fifo_consume[3:0]
    31/51: $0\main_tx_data[7:0]
    32/51: $0\main_tx_count[3:0]
    33/51: $0\main_scratch_storage[31:0]
    34/51: $0\main_rx_pending[0:0]
    35/51: $0\main_rx_fifo_readable[0:0]
    36/51: $0\main_rx_fifo_produce[3:0]
    37/51: $0\main_rx_fifo_level0[4:0]
    38/51: $0\main_rx_fifo_consume[3:0]
    39/51: $0\main_rx_data[7:0]
    40/51: $0\main_rx_count[3:0]
    41/51: $0\main_reset_storage[1:0]
    42/51: $0\main_pending_r[1:0]
    43/51: $0\main_mbus_rdata1[31:0]
    44/51: $0\main_idbus_we[0:0]
    45/51: $0\main_idbus_sel[3:0]
    46/51: $0\main_idbus_dat_w[31:0]
    47/51: $0\main_idbus_adr[31:0]
    48/51: $0\main_enable_storage[1:0]
    49/51: $0\main_bus_errors[31:0]
    50/51: $0\builder_count[19:0]
    51/51: $0\serial_tx[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:950$504'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:942$503'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:934$502'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:882$497'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$496'.
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493'.
     1/2: $0\builder_csrbank1_rxfull_we[0:0]
     2/2: $0\builder_csrbank1_rxfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490'.
     1/2: $0\builder_csrbank1_txempty_we[0:0]
     2/2: $0\builder_csrbank1_txempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487'.
     1/2: $0\builder_csrbank1_ev_enable0_we[0:0]
     2/2: $0\builder_csrbank1_ev_enable0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484'.
     1/2: $0\builder_csrbank1_ev_pending_we[0:0]
     2/2: $0\builder_csrbank1_ev_pending_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481'.
     1/2: $0\builder_csrbank1_ev_status_we[0:0]
     2/2: $0\builder_csrbank1_ev_status_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478'.
     1/2: $0\builder_csrbank1_rxempty_we[0:0]
     2/2: $0\builder_csrbank1_rxempty_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475'.
     1/2: $0\builder_csrbank1_txfull_we[0:0]
     2/2: $0\builder_csrbank1_txfull_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472'.
     1/2: $0\main_rxtx_we[0:0]
     2/2: $0\main_rxtx_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:787$470'.
     1/1: $0\main_soc_rst[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467'.
     1/2: $0\builder_csrbank0_bus_errors_we[0:0]
     2/2: $0\builder_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464'.
     1/2: $0\builder_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csrbank0_scratch0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461'.
     1/2: $0\builder_csrbank0_reset0_we[0:0]
     2/2: $0\builder_csrbank0_reset0_re[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
     1/7: $0\builder_wishbone2csr_next_state[0:0]
     2/7: $0\builder_interface1_we[0:0]
     3/7: $0\builder_interface1_re[0:0]
     4/7: $0\builder_interface1_dat_w[31:0]
     5/7: $0\builder_interface1_adr[13:0]
     6/7: $0\builder_interface0_dat_r[31:0]
     7/7: $0\builder_interface0_ack[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446'.
     1/1: $0\main_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435'.
     1/1: $0\main_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:664$426'.
     1/1: $0\main_rx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:656$424'.
     1/1: $0\main_tx_clear[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
     1/8: $0\builder_rs232phyrx_next_state[0:0]
     2/8: $0\main_rx_source_valid[0:0]
     3/8: $0\main_rx_source_payload_data[7:0]
     4/8: $0\main_rx_enable[0:0]
     5/8: $0\main_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\main_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\main_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\main_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
     1/9: $0\builder_rs232phytx_next_state[0:0]
     2/9: $0\main_tx_sink_ready[0:0]
     3/9: $0\main_tx_enable[0:0]
     4/9: $0\main_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\main_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\main_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\main_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\main_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\main_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
     1/14: $0\builder_femtorv_next_state[0:0]
     2/14: $0\main_mbus_wbusy[0:0]
     3/14: $0\main_mbus_rbusy[0:0]
     4/14: $0\main_latch[0:0]
     5/14: $0\main_idbus_we_next_value_ce3[0:0]
     6/14: $0\main_idbus_we_next_value3[0:0]
     7/14: $0\main_idbus_stb[0:0]
     8/14: $0\main_idbus_sel_next_value_ce2[0:0]
     9/14: $0\main_idbus_sel_next_value2[3:0]
    10/14: $0\main_idbus_dat_w_next_value_ce1[0:0]
    11/14: $0\main_idbus_dat_w_next_value1[31:0]
    12/14: $0\main_idbus_cyc[0:0]
    13/14: $0\main_idbus_adr_next_value_ce0[0:0]
    14/14: $0\main_idbus_adr_next_value0[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403'.
     1/1: $0\main_mbus_rdata0[31:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$388'.

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\vsd_mini_fpga.\sys_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$712'.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_fifo_sink_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$703'.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_fifo_sink_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$702'.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$701'.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_source_last' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$673'.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_source_first' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$672'.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_fifo_replace' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$667'.
No latch inferred for signal `\vsd_mini_fpga.\main_ram_bus_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$652'.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_cti' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:228$631'.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_bte' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$630'.
No latch inferred for signal `\vsd_mini_fpga.\main_adr_burst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$622'.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_err' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$604'.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed7' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed7 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed7 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed6' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed6 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed5' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:950$504'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed5` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:950$504`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed4' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:942$503'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed4` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:942$503`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:934$502'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:934$502`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed1 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500`.
No latch inferred for signal `\vsd_mini_fpga.\builder_array_muxed0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_array_muxed0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499`.
No latch inferred for signal `\vsd_mini_fpga.\main_pending_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:882$497'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_pending_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:882$497`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_pending_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:882$497`.
No latch inferred for signal `\vsd_mini_fpga.\main_status_status' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$496'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_status_status [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$496`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_status_status [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$496`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_rxfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_rxfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_rxfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_rxfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_txempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_txempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_txempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_txempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_enable0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_enable0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_enable0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_enable0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_pending_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_pending_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_pending_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_pending_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_status_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_status_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_ev_status_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_ev_status_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_rxempty_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_rxempty_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_rxempty_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_rxempty_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_txfull_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_txfull_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank1_txfull_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank1_txfull_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475`.
No latch inferred for signal `\vsd_mini_fpga.\main_rxtx_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rxtx_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472`.
No latch inferred for signal `\vsd_mini_fpga.\main_rxtx_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rxtx_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472`.
No latch inferred for signal `\vsd_mini_fpga.\main_soc_rst' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:787$470'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_soc_rst` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:787$470`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_bus_errors_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_scratch0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_scratch0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_scratch0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_scratch0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_reset0_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_reset0_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461`.
No latch inferred for signal `\vsd_mini_fpga.\builder_csrbank0_reset0_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_csrbank0_reset0_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface0_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface0_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_adr [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_dat_w' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_dat_w [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_re' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_re` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_interface1_we' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_interface1_we` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\builder_wishbone2csr_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_wishbone2csr_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_fifo_wrport_adr' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_fifo_wrport_adr [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_fifo_wrport_adr [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_fifo_wrport_adr [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_fifo_wrport_adr [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:664$426'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:664$426`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_clear' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:656$424'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_clear` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:656$424`.
No latch inferred for signal `\vsd_mini_fpga.\builder_rs232phyrx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_rs232phyrx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_count_rs232phyrx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_data_rs232phyrx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_source_payload_data' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_payload_data [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\main_rx_source_valid' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_rx_source_valid` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411`.
No latch inferred for signal `\vsd_mini_fpga.\builder_rs232phytx_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_rs232phytx_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_serial_tx_rs232phytx_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_serial_tx_rs232phytx_next_value1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_serial_tx_rs232phytx_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_serial_tx_rs232phytx_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_count_rs232phytx_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value2 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value_ce2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_data_rs232phytx_next_value_ce2` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_enable' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_enable` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\main_tx_sink_ready' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_tx_sink_ready` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408`.
No latch inferred for signal `\vsd_mini_fpga.\builder_femtorv_next_state' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_femtorv_next_state` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_adr_next_value0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value0 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_adr_next_value_ce0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_adr_next_value_ce0` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_cyc' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_cyc` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value1 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_dat_w_next_value_ce1' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_dat_w_next_value_ce1` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_sel_next_value2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_sel_next_value2 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_sel_next_value2 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_sel_next_value2 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_sel_next_value2 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_sel_next_value_ce2' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_sel_next_value_ce2` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_stb' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_stb` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_we_next_value3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_we_next_value3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_idbus_we_next_value_ce3' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_idbus_we_next_value_ce3` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_latch' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_latch` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_mbus_rbusy' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rbusy` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_mbus_wbusy' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_wbusy` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404`.
No latch inferred for signal `\vsd_mini_fpga.\main_mbus_rdata0' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\main_mbus_rdata0 [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403`.
No latch inferred for signal `\vsd_mini_fpga.\builder_error' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_error` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
No latch inferred for signal `\vsd_mini_fpga.\builder_shared_ack' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_ack` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
No latch inferred for signal `\vsd_mini_fpga.\builder_shared_dat_r' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [2]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [3]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [4]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [5]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [6]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [7]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [8]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [9]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [10]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [11]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [12]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [13]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [14]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [15]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [16]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [17]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [18]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [19]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [20]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [21]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [22]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [23]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [24]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [25]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [26]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [27]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [28]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [29]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [30]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_shared_dat_r [31]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397`.
No latch inferred for signal `\vsd_mini_fpga.\builder_slave_sel' from process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$388'.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_slave_sel [0]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$388`.
Removing init bit 1'0 for non-memory siginal `\vsd_mini_fpga.\builder_slave_sel [1]` in process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$388`.

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\cycles' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$852'.
  created $dff cell `$procdff$1399' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\rs1' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
  created $dff cell `$procdff$1400' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\rs2' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
  created $dff cell `$procdff$1401' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\PC' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\instr' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
  created $dff cell `$procdff$1403' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\state' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\aluReg' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$766'.
  created $dff cell `$procdff$1405' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.\aluShamt' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$766'.
  created $dff cell `$procdff$1406' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_ADDR' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
  created $dff cell `$procdff$1407' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_DATA' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN' using process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1265$564'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_1_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$554'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\storage_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_ADDR' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_DATA' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\rom_dat0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1225$544'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\serial_tx' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_femtorv_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface0_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_interface1_bank_bus_dat_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_regs0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_regs1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_rs232phyrx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_rs232phytx_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_slave_sel_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\builder_wishbone2csr_state' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_bus_errors' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_bus_errors_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_enable_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_enable_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_idbus_adr' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_idbus_dat_w' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_idbus_sel' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_idbus_we' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_mbus_rdata1' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_pending_r' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_pending_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_ram_bus_ack' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_reset_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_reset_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_rx_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rxempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_rxfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_scratch_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_scratch_storage' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_status_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_count' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_data' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_fifo_consume' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_fifo_level0' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_fifo_produce' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_fifo_readable' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_pending' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_phase' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_tick' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_tx_trigger_d' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_txempty_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\vsd_mini_fpga.\main_txfull_re' using process `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
  created $dff cell `$procdff$1473' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$852'.
Found and cleaned up 4 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:335$839'.
Found and cleaned up 3 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$766'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:154$766'.
Found and cleaned up 2 empty switches in `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
Removing empty process `$paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.$proc$/home/skanda/picoEdgeSoC/femtorv32_quark.v:103$726'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:425$712'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:411$711'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:408$710'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:407$709'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:405$708'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:402$707'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:398$706'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:397$705'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:393$704'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:378$703'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:377$702'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:376$701'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:375$700'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:370$699'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:368$698'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:360$697'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:359$696'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:358$695'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:357$694'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:356$693'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:355$692'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:354$691'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:353$690'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:352$689'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:347$688'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:346$687'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:345$686'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:344$685'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:343$684'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:342$683'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:341$682'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:340$681'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:338$680'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:334$679'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:331$678'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:330$677'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:328$676'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:326$675'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:324$674'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:323$673'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:322$672'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:321$671'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:319$670'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:318$669'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:314$668'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:297$667'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:296$666'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:291$665'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:289$664'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:281$663'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:280$662'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:279$661'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:278$660'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:277$659'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:276$658'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:275$657'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:274$656'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:273$655'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:269$654'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:268$653'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:263$652'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:256$651'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:254$650'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:253$649'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:252$648'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:249$647'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:247$646'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:246$645'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:245$644'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:243$643'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:241$642'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:240$641'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:239$640'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:238$639'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:237$638'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:236$637'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:235$636'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:233$635'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:232$634'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:231$633'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:229$632'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:228$631'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:227$630'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:226$629'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:225$628'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:224$627'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:222$626'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:221$625'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:216$624'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:215$623'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:213$622'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:200$621'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:199$620'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:196$619'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:195$618'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:189$617'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:184$616'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:183$615'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:182$614'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:181$613'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:180$612'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:178$611'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:177$610'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:175$609'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:174$608'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:173$607'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:168$606'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:166$605'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:162$604'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:160$603'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:153$602'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:150$601'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:148$600'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:147$599'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:146$598'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:142$597'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:140$596'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:138$595'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:136$594'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:133$593'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:131$592'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:129$591'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:127$590'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:125$589'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:123$588'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:121$587'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:119$586'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:117$585'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:115$584'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:112$583'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:110$582'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:108$581'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:106$580'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:104$579'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:102$578'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:100$577'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:99$576'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:98$575'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:97$574'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:96$573'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:95$572'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:94$571'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:93$570'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:92$569'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1265$564'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1265$564'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1260$556'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$554'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1244$554'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1239$546'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1225$544'.
Found and cleaned up 44 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:981$507'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:966$506'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:958$505'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:950$504'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:942$503'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:934$502'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:926$501'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:918$500'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:910$499'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:882$497'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:875$496'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:863$493'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:854$490'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:845$487'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:836$484'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:827$481'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:818$478'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:809$475'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:800$472'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:787$470'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:787$470'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:779$467'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:770$464'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:761$461'.
Found and cleaned up 2 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:733$453'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:717$446'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:687$435'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:664$426'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:664$426'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:656$424'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:656$424'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:590$411'.
Found and cleaned up 4 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:548$408'.
Found and cleaned up 3 empty switches in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:502$404'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:495$403'.
Found and cleaned up 1 empty switch in `\vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:481$397'.
Removing empty process `vsd_mini_fpga.$proc$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:458$388'.
Cleaned up 88 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
<suppressed ~21 debug messages>
Optimizing module vsd_mini_fpga.
<suppressed ~85 debug messages>

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$45ccdc61520f0f712717636f94877094edbd6789\FemtoRV32.
<suppressed ~1 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 70 unused cells and 800 unused wires.
<suppressed ~96 debug messages>

4.10. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

4.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\FemtoRV32.$procmux$855: \FemtoRV32.state -> { 3'100 \FemtoRV32.state [0] }
      Replacing known input bits on port B of cell $flatten\FemtoRV32.$procmux$860: \FemtoRV32.state -> { 3'001 \FemtoRV32.state [0] }
      Replacing known input bits on port A of cell $procmux$1194: \builder_wishbone2csr_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1238: \builder_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1236: \builder_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1233: \builder_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1284: \builder_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1282: \builder_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1279: \builder_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$1338: \builder_femtorv_state -> 1'1
      Replacing known input bits on port A of cell $procmux$1335: \builder_femtorv_state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$919.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$925.
    dead port 2/2 on $mux $flatten\FemtoRV32.$procmux$931.
    dead port 1/2 on $mux $procmux$1374.
    dead port 1/2 on $mux $procmux$1380.
    dead port 1/2 on $mux $procmux$1389.
Removed 6 multiplexer ports.
<suppressed ~108 debug messages>

4.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$917:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\FemtoRV32.$procmux$917_Y
      New ports: A=1'0, B=1'1, Y=$flatten\FemtoRV32.$procmux$917_Y [0]
      New connections: $flatten\FemtoRV32.$procmux$917_Y [31:1] = { $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] $flatten\FemtoRV32.$procmux$917_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$945:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0]
      New connections: $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [9:1] = { $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] $0$memwr$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1262$382_EN[9:0]$559 [0] }
    Consolidated identical input bits for $mux cell $procmux$956:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0]
      New connections: $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [9:1] = { $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] $0$memwr$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1241$381_EN[9:0]$549 [0] }
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$934:
      Old ports: A=0, B=$flatten\FemtoRV32.$2$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$736, Y=$flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729
      New ports: A=1'0, B=$flatten\FemtoRV32.$procmux$917_Y [0], Y=$flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0]
      New connections: $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [31:1] = { $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] $flatten\FemtoRV32.$0$memwr$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:106$714_EN[31:0]$729 [0] }
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 4 changes.

4.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.11.6. Executing OPT_DFF pass (perform DFF optimizations).

4.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 47 unused wires.
<suppressed ~23 debug messages>

4.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1 debug messages>

4.11.9. Rerunning OPT passes. (Maybe there is more to do..)

4.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

4.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.11.13. Executing OPT_DFF pass (perform DFF optimizations).

4.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.16. Rerunning OPT passes. (Maybe there is more to do..)

4.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

4.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.11.20. Executing OPT_DFF pass (perform DFF optimizations).

4.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.11.23. Finished OPT passes. (There is nothing left to do.)

4.12. Executing FSM pass (extract and optimize FSM).

4.12.1. Executing FSM_DETECT pass (finding FSMs in design).

4.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1470 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1017$516_Y [32], Q = \main_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$1469 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1017$516_Y [31:0], Q = \main_tx_phase, rval = 41231686).
Adding SRST signal on $procdff$1468 ($dff) from module vsd_mini_fpga (D = $procmux$1033_Y, Q = \main_tx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1480 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_tx_pending).
Adding SRST signal on $procdff$1467 ($dff) from module vsd_mini_fpga (D = $procmux$1039_Y, Q = \main_tx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1482 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_tx_fifo_readable).
Adding EN signal on $procdff$1466 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$525_Y, Q = \main_tx_fifo_produce).
Adding EN signal on $procdff$1465 ($dff) from module vsd_mini_fpga (D = $0\main_tx_fifo_level0[4:0], Q = \main_tx_fifo_level0).
Adding EN signal on $procdff$1464 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1066$526_Y, Q = \main_tx_fifo_consume).
Adding EN signal on $procdff$1463 ($dff) from module vsd_mini_fpga (D = \main_tx_data_rs232phytx_next_value2, Q = \main_tx_data).
Adding EN signal on $procdff$1462 ($dff) from module vsd_mini_fpga (D = \main_tx_count_rs232phytx_next_value0, Q = \main_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$1494 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:565$409_Y, Q = \main_tx_count, rval = 4'0000).
Adding EN signal on $procdff$1460 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w, Q = \main_scratch_storage).
Adding SRST signal on $auto$ff.cc:266:slice$1498 ($dffe) from module vsd_mini_fpga (D = \main_idbus_dat_w [31:8], Q = \main_scratch_storage [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$1455 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$517_Y [32], Q = \main_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$1453 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$517_Y [31:0], Q = \main_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$1452 ($dff) from module vsd_mini_fpga (D = $procmux$1071_Y, Q = \main_rx_pending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1503 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_rx_pending).
Adding SRST signal on $procdff$1451 ($dff) from module vsd_mini_fpga (D = $procmux$1077_Y, Q = \main_rx_fifo_readable, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1505 ($sdff) from module vsd_mini_fpga (D = 1'0, Q = \main_rx_fifo_readable).
Adding EN signal on $procdff$1450 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1085$536_Y, Q = \main_rx_fifo_produce).
Adding EN signal on $procdff$1449 ($dff) from module vsd_mini_fpga (D = $0\main_rx_fifo_level0[4:0], Q = \main_rx_fifo_level0).
Adding EN signal on $procdff$1448 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1088$537_Y, Q = \main_rx_fifo_consume).
Adding EN signal on $procdff$1447 ($dff) from module vsd_mini_fpga (D = \main_rx_data_rs232phyrx_next_value1, Q = \main_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$1516 ($dffe) from module vsd_mini_fpga (D = { \builder_regs1 \main_rx_data [7:1] }, Q = \main_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$1446 ($dff) from module vsd_mini_fpga (D = \main_rx_count_rs232phyrx_next_value0, Q = \main_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$1520 ($dffe) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:604$412_Y, Q = \main_rx_count, rval = 4'0000).
Adding EN signal on $procdff$1445 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_reset_storage).
Adding EN signal on $procdff$1441 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_pending_r).
Adding EN signal on $procdff$1439 ($dff) from module vsd_mini_fpga (D = \main_idbus_we_next_value3, Q = \main_idbus_we).
Adding SRST signal on $auto$ff.cc:266:slice$1526 ($dffe) from module vsd_mini_fpga (D = $ne$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:538$405_Y, Q = \main_idbus_we, rval = 1'0).
Adding EN signal on $procdff$1438 ($dff) from module vsd_mini_fpga (D = \main_idbus_sel_next_value2, Q = \main_idbus_sel).
Adding EN signal on $procdff$1437 ($dff) from module vsd_mini_fpga (D = { \main_idbus_dat_w_next_value1 [31:8] \FemtoRV32.rs2 [7:0] }, Q = \main_idbus_dat_w).
Adding EN signal on $procdff$1436 ($dff) from module vsd_mini_fpga (D = \main_idbus_adr_next_value0, Q = \main_idbus_adr).
Adding EN signal on $procdff$1435 ($dff) from module vsd_mini_fpga (D = \builder_interface1_dat_w [1:0], Q = \main_enable_storage).
Adding EN signal on $procdff$1432 ($dff) from module vsd_mini_fpga (D = $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:992$511_Y, Q = \main_bus_errors).
Adding SRST signal on $procdff$1431 ($dff) from module vsd_mini_fpga (D = $procmux$1194_Y, Q = \builder_wishbone2csr_state, rval = 1'0).
Adding SRST signal on $procdff$1425 ($dff) from module vsd_mini_fpga (D = $procmux$984_Y, Q = \builder_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$1424 ($dff) from module vsd_mini_fpga (D = $procmux$1001_Y, Q = \builder_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$1422 ($dff) from module vsd_mini_fpga (D = $procmux$1138_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$1542 ($sdff) from module vsd_mini_fpga (D = $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:985$509_Y, Q = \builder_count).
Adding EN signal on $procdff$1421 ($dff) from module vsd_mini_fpga (D = \main_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$1415 ($dff) from module vsd_mini_fpga (D = $memrd$\storage$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1246$555_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$1410 ($dff) from module vsd_mini_fpga (D = $memrd$\storage_1$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1267$565_DATA, Q = \storage_1_dat1).
Adding EN signal on $flatten\FemtoRV32.$procdff$1406 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$0\aluShamt[4:0], Q = \FemtoRV32.aluShamt).
Adding EN signal on $flatten\FemtoRV32.$procdff$1405 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$0\aluReg[31:0], Q = \FemtoRV32.aluReg).
Adding SRST signal on $flatten\FemtoRV32.$procdff$1404 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$857_Y, Q = \FemtoRV32.state, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$1561 ($sdff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$857_Y [0], Q = \FemtoRV32.state [0]).
Adding EN signal on $flatten\FemtoRV32.$procdff$1403 ($dff) from module vsd_mini_fpga (D = \FemtoRV32.mem_rdata [31:2], Q = \FemtoRV32.instr).
Adding SRST signal on $flatten\FemtoRV32.$procdff$1402 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$878_Y, Q = \FemtoRV32.PC, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1577 ($sdff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$845_Y, Q = \FemtoRV32.PC).
Adding EN signal on $flatten\FemtoRV32.$procdff$1401 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$memrd$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:348$843_DATA, Q = \FemtoRV32.rs2).
Adding EN signal on $flatten\FemtoRV32.$procdff$1400 ($dff) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$memrd$\registerFile$/home/skanda/picoEdgeSoC/femtorv32_quark.v:347$842_DATA, Q = \FemtoRV32.rs1).

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 58 unused cells and 58 unused wires.
<suppressed ~64 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.16. Rerunning OPT passes. (Maybe there is more to do..)

4.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

4.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.13.20. Executing OPT_DFF pass (perform DFF optimizations).

4.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.13.23. Finished OPT passes. (There is nothing left to do.)

4.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port vsd_mini_fpga.$meminit$\rom$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:0$568 (rom).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$auto$opt_dff.cc:195:make_patterns_logic$1566 ($ne).
Removed top 1 bits (of 3) from port B of cell vsd_mini_fpga.$auto$opt_dff.cc:195:make_patterns_logic$1549 ($ne).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$985_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell vsd_mini_fpga.$procmux$984 ($pmux).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$986_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$987_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$988_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$989_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1002_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell vsd_mini_fpga.$procmux$1003_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell vsd_mini_fpga.$procmux$1210 ($mux).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1546 ($dffe).
Removed top 2 bits (of 10) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1545 ($dffe).
Removed top 24 bits (of 32) from FF cell vsd_mini_fpga.$auto$ff.cc:266:slice$1540 ($sdff).
Removed top 1 bits (of 4) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$procmux$860 ($mux).
Removed top 31 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$853 ($add).
Removed top 28 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$846 ($mux).
Removed top 2 bits (of 4) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:286$820 ($mux).
Removed top 1 bits (of 2) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:248$807 ($eq).
Removed top 27 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:213$790 ($mux).
Removed top 1 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787 ($mux).
Removed top 29 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$786 ($add).
Removed top 31 bits (of 32) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768 ($sub).
Removed top 27 bits (of 32) from port Y of cell vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768 ($sub).
Removed top 31 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:146$752 ($mux).
Removed top 31 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:145$750 ($mux).
Removed top 32 bits (of 33) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$743 ($add).
Removed top 1 bits (of 33) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$742 ($add).
Removed top 2 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:88$723 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:87$722 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:83$719 ($eq).
Removed top 1 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:82$718 ($eq).
Removed top 2 bits (of 5) from port B of cell vsd_mini_fpga.$flatten\FemtoRV32.$eq$/home/skanda/picoEdgeSoC/femtorv32_quark.v:81$717 ($eq).
Removed top 7 bits (of 8) from port A of cell vsd_mini_fpga.$flatten\FemtoRV32.$shl$/home/skanda/picoEdgeSoC/femtorv32_quark.v:68$715 ($shl).
Removed top 24 bits (of 32) from port B of cell vsd_mini_fpga.$or$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:909$498 ($or).
Removed top 1 bits (of 32) from mux cell vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$788 ($mux).
Removed top 1 bits (of 4) from wire vsd_mini_fpga.$flatten\FemtoRV32.$procmux$860_Y.
Removed top 27 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768_Y.
Removed top 31 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:145$750_Y.
Removed top 31 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:146$752_Y.
Removed top 2 bits (of 4) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:286$820_Y.
Removed top 28 bits (of 32) from wire vsd_mini_fpga.$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$846_Y.
Removed top 24 bits (of 32) from wire vsd_mini_fpga.$procmux$984_Y.

4.15. Executing PEEPOPT pass (run peephole optimizers).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 19 unused wires.
<suppressed ~13 debug messages>

4.17. Executing SHARE pass (SAT-based resource sharing).

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\FemtoRV32.registerFile'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\FemtoRV32.registerFile'[1] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\rom'[0] in module `\vsd_mini_fpga': merging output FF to cell.
Checking read port `\storage'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\vsd_mini_fpga': merging output FF to cell.
    Write port 0: non-transparent.

4.22. Executing WREDUCE pass (reducing word size of cells).

4.23. Executing TECHMAP pass (map to technology primitives).

4.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

4.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.24. Executing OPT_EXPR pass (perform const folding).

4.25. Executing WREDUCE pass (reducing word size of cells).

4.26. Executing ICE40_DSP pass (map multipliers).

4.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vsd_mini_fpga:
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1017$516 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$517 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$525 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1066$526 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1070$531 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1085$536 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1088$537 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1092$542 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:565$409 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:604$412 ($add).
  creating $macc model for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:992$511 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$740 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$742 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$743 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$786 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$789 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$791 ($add).
  creating $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$853 ($add).
  creating $macc model for $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1074$532 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1096$543 ($sub).
  creating $macc model for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:985$509 ($sub).
  merging $macc model for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$742 into $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$743.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1096$543.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1074$532.
  creating $alu model for $macc $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$853.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$791.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$789.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$786.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$743.
  creating $alu model for $macc $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:985$509.
  creating $alu model for $macc $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$740.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:992$511.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:604$412.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:565$409.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1092$542.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1088$537.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1085$536.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1070$531.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1066$526.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$525.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$517.
  creating $alu model for $macc $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1017$516.
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1017$516: $auto$alumacc.cc:495:replace_alu$1718
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1032$517: $auto$alumacc.cc:495:replace_alu$1721
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1063$525: $auto$alumacc.cc:495:replace_alu$1724
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1066$526: $auto$alumacc.cc:495:replace_alu$1727
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1070$531: $auto$alumacc.cc:495:replace_alu$1730
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1085$536: $auto$alumacc.cc:495:replace_alu$1733
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1088$537: $auto$alumacc.cc:495:replace_alu$1736
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1092$542: $auto$alumacc.cc:495:replace_alu$1739
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:565$409: $auto$alumacc.cc:495:replace_alu$1742
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:604$412: $auto$alumacc.cc:495:replace_alu$1745
  creating $alu cell for $add$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:992$511: $auto$alumacc.cc:495:replace_alu$1748
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:128$740: $auto$alumacc.cc:495:replace_alu$1751
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:985$509: $auto$alumacc.cc:495:replace_alu$1754
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:132$743: $auto$alumacc.cc:495:replace_alu$1757
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:201$786: $auto$alumacc.cc:495:replace_alu$1760
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$789: $auto$alumacc.cc:495:replace_alu$1763
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:212$791: $auto$alumacc.cc:495:replace_alu$1766
  creating $alu cell for $flatten\FemtoRV32.$add$/home/skanda/picoEdgeSoC/femtorv32_quark.v:381$853: $auto$alumacc.cc:495:replace_alu$1769
  creating $alu cell for $flatten\FemtoRV32.$sub$/home/skanda/picoEdgeSoC/femtorv32_quark.v:175$768: $auto$alumacc.cc:495:replace_alu$1772
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1074$532: $auto$alumacc.cc:495:replace_alu$1775
  creating $alu cell for $sub$/home/skanda/picoEdgeSoC/build/gateware/vsd_mini_fpga.v:1096$543: $auto$alumacc.cc:495:replace_alu$1778
  created 21 $alu and 0 $macc cells.

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

4.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.28.6. Executing OPT_DFF pass (perform DFF optimizations).

4.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 6 unused cells and 119 unused wires.
<suppressed ~7 debug messages>

4.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.9. Rerunning OPT passes. (Maybe there is more to do..)

4.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

4.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.28.13. Executing OPT_DFF pass (perform DFF optimizations).

4.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.28.16. Finished OPT passes. (There is nothing left to do.)

4.29. Executing MEMORY pass.

4.29.1. Executing OPT_MEM pass (optimize memories).
vsd_mini_fpga.rom: removing const-0 lane 7
vsd_mini_fpga.rom: removing const-0 lane 15
vsd_mini_fpga.rom: removing const-0 lane 23
vsd_mini_fpga.rom: removing const-0 lane 31
Performed a total of 1 transformations.

4.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory vsd_mini_fpga.FemtoRV32.registerFile by address:

4.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory vsd_mini_fpga.FemtoRV32.registerFile via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.rom via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.storage via $__ICE40_RAM4K_
mapping memory vsd_mini_fpga.storage_1 via $__ICE40_RAM4K_
<suppressed ~263 debug messages>

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$46b78bf211f03b971267211f1f5072d3a3814f96\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$b9778bc8da31ced0723f7e0f9f2619b6bc8a9f40\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~77 debug messages>

4.33. Executing ICE40_BRAMINIT pass.

4.34. Executing OPT pass (performing simple optimizations).

4.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~113 debug messages>

4.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1578 ($sdffe) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$845_Y [1:0], Q = \FemtoRV32.PC [1:0]).
Setting constant 0-bit at position 0 on $auto$opt_mem.cc:128:execute$1781 ($dff) from module vsd_mini_fpga.

4.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 169 unused wires.
<suppressed ~1 debug messages>

4.34.5. Rerunning OPT passes. (Removed registers in this run.)

4.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~14 debug messages>

4.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1623:emulate_read_first$1821 ($dff) from module vsd_mini_fpga (D = \main_rx_data, Q = $auto$mem.cc:1619:emulate_read_first$1818 [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1502 ($sdff) from module vsd_mini_fpga (D = \main_rx_phase [0], Q = \main_rx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$1962 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$1479 ($sdff) from module vsd_mini_fpga (D = \main_tx_phase [0], Q = \main_tx_phase [0]).
Handling D = Q on $auto$ff.cc:266:slice$1966 ($sdffe) from module vsd_mini_fpga (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1966 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1962 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1961 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1961 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1623:emulate_read_first$1802 ($dff) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1623:emulate_read_first$1802 ($dff) from module vsd_mini_fpga.

4.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 5 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

4.34.10. Rerunning OPT passes. (Removed registers in this run.)

4.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~14 debug messages>

4.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$1806 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$1806 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 8 on $auto$mem.cc:1146:emulate_transparency$1825 ($dffe) from module vsd_mini_fpga.
Setting constant 0-bit at position 9 on $auto$mem.cc:1146:emulate_transparency$1825 ($dffe) from module vsd_mini_fpga.

4.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.34.15. Rerunning OPT passes. (Removed registers in this run.)

4.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.34.18. Executing OPT_DFF pass (perform DFF optimizations).

4.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.34.20. Finished fast OPT passes.

4.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.36. Executing OPT pass (performing simple optimizations).

4.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

4.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$procmux$855:
      Old ports: A=4'100x, B=4'0001, Y=$flatten\FemtoRV32.$procmux$855_Y
      New ports: A=2'1x, B=2'01, Y={ $flatten\FemtoRV32.$procmux$855_Y [3] $flatten\FemtoRV32.$procmux$855_Y [0] }
      New connections: $flatten\FemtoRV32.$procmux$855_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787:
      Old ports: A={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [5] \FemtoRV32.instr [28:23] \FemtoRV32.instr [9:6] 1'0 }, B={ \FemtoRV32.instr [28:10] 12'000000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787_Y [30:0]
      New ports: A={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [5] \FemtoRV32.instr [28:23] \FemtoRV32.instr [9:6] }, B={ \FemtoRV32.instr [28:10] 11'00000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787_Y [30:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$795:
      Old ports: A=0, B={ \FemtoRV32.instr [29:10] 12'000000000000 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$795_Y
      New ports: A=20'00000000000000000000, B=\FemtoRV32.instr [29:10], Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$795_Y [31:12]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:228$795_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$819:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$819_Y
      New ports: A=2'01, B=2'10, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$819_Y [3:2]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:285$819_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [0] }
      New connections: { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [3] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [1] } = { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:358$846:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:514:run$1598 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:514:run$1598 [3] $auto$wreduce.cc:514:run$1598 [0] }
      New connections: $auto$wreduce.cc:514:run$1598 [2:1] = 2'00
  Optimizing cells in module \vsd_mini_fpga.
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$788:
      Old ports: A=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787_Y [30:0], B={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [17:10] \FemtoRV32.instr [18] \FemtoRV32.instr [28:19] 1'0 }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$788_Y [30:0]
      New ports: A=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:207$787_Y [30:1], B={ \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [29] \FemtoRV32.instr [17:10] \FemtoRV32.instr [18] \FemtoRV32.instr [28:19] }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$788_Y [30:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:206$788_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823:
      Old ports: A=4'1111, B=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y
      New ports: A=2'11, B={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:289$822_Y [0] }, Y={ $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [0] }
      New connections: { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [3] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [1] } = { $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [2] $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:288$823_Y [0] }
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 8 changes.

4.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.36.6. Executing OPT_DFF pass (perform DFF optimizations).

4.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~6 debug messages>

4.36.9. Rerunning OPT passes. (Maybe there is more to do..)

4.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

4.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1945 ($sdffe) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:355$845_Y [0], Q = \FemtoRV32.PC [0]).

4.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.16. Rerunning OPT passes. (Maybe there is more to do..)

4.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

4.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1980: { $auto$opt_dff.cc:194:make_patterns_logic$1977 \FemtoRV32.state [2] $auto$opt_dff.cc:194:make_patterns_logic$1946 }
    Consolidated identical input bits for $mux cell $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$844:
      Old ports: A={ \FemtoRV32.PCplus4 [31:2] 2'x }, B={ \FemtoRV32.PCplusImm [31:1] 1'x }, Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$844_Y
      New ports: A={ \FemtoRV32.PCplus4 [31:2] 1'x }, B=\FemtoRV32.PCplusImm [31:1], Y=$flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$844_Y [31:1]
      New connections: $flatten\FemtoRV32.$ternary$/home/skanda/picoEdgeSoC/femtorv32_quark.v:356$844_Y [0] = 1'x
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 2 changes.

4.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.20. Executing OPT_DFF pass (perform DFF optimizations).

4.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.23. Rerunning OPT passes. (Maybe there is more to do..)

4.36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

4.36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.36.27. Executing OPT_DFF pass (perform DFF optimizations).

4.36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.36.30. Finished OPT passes. (There is nothing left to do.)

4.37. Executing ICE40_WRAPCARRY pass (wrap carries).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_80_ice40_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$3db153e1a765c5f364a19299b3f3b9fb2ee9fafe\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~973 debug messages>

4.39. Executing OPT pass (performing simple optimizations).

4.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~1327 debug messages>

4.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~750 debug messages>
Removed a total of 250 cells.

4.39.3. Executing OPT_DFF pass (perform DFF optimizations).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 325 unused cells and 763 unused wires.
<suppressed ~331 debug messages>

4.39.5. Finished fast OPT passes.

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1718.slice[0].carry: CO=\main_tx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1718.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1721.slice[0].carry: CO=\main_rx_phase [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1721.slice[31].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1724.slice[0].carry: CO=\main_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1727.slice[0].carry: CO=\main_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1730.slice[0].carry: CO=\main_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1733.slice[0].carry: CO=\main_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1736.slice[0].carry: CO=\main_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1739.slice[0].carry: CO=\main_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1742.slice[0].carry: CO=\main_tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1745.slice[0].carry: CO=\main_rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1748.slice[0].carry: CO=\main_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1754.slice[0].carry: CO=\builder_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1757.slice[32].carry: CO=$auto$alumacc.cc:495:replace_alu$1757.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1760.slice[0].carry: CO=\FemtoRV32.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1769.slice[0].carry: CO=\FemtoRV32.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1772.slice[0].carry: CO=\FemtoRV32.aluShamt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1775.slice[0].carry: CO=\main_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1778.slice[0].carry: CO=\main_rx_fifo_level0 [0]

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~11 debug messages>

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3300 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [63], Q = \builder_interface1_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3299 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [62], Q = \builder_interface1_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3298 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [61], Q = \builder_interface1_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3297 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [60], Q = \builder_interface1_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3296 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [59], Q = \builder_interface1_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3295 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.B_AND_S [58], Q = \builder_interface1_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3294 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.Y_B [1], Q = \builder_interface1_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3293 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$984.Y_B [0], Q = \builder_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3286 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [31], Q = \builder_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3285 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [30], Q = \builder_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3284 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [29], Q = \builder_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3283 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [28], Q = \builder_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3282 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [27], Q = \builder_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3281 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [26], Q = \builder_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3280 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [25], Q = \builder_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3279 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [24], Q = \builder_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3278 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [23], Q = \builder_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3277 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [22], Q = \builder_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3276 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [21], Q = \builder_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3275 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [20], Q = \builder_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3274 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [19], Q = \builder_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3273 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [18], Q = \builder_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3272 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [17], Q = \builder_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3271 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [16], Q = \builder_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3270 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [15], Q = \builder_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3269 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [14], Q = \builder_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3268 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [13], Q = \builder_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3267 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [12], Q = \builder_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3266 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [11], Q = \builder_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3265 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [10], Q = \builder_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3264 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [9], Q = \builder_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3263 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [8], Q = \builder_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3262 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [7], Q = \builder_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3261 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [6], Q = \builder_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3260 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [5], Q = \builder_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3259 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [4], Q = \builder_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3258 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [3], Q = \builder_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3257 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [2], Q = \builder_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3256 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [1], Q = \builder_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3255 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $procmux$1001.Y_B [0], Q = \builder_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2079 ($_SDFF_PP0_) from module vsd_mini_fpga (D = $flatten\FemtoRV32.$procmux$857.B_AND_S [10], Q = \FemtoRV32.state [2], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4196 ($_SDFFE_PP0P_) from module vsd_mini_fpga.

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 44 unused cells and 50 unused wires.
<suppressed ~45 debug messages>

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

4.40.10. Executing OPT_DFF pass (perform DFF optimizations).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 76 unused wires.
<suppressed ~1 debug messages>

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.40.16. Executing OPT_DFF pass (perform DFF optimizations).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~562 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1718.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1721.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1721.slice[31].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1724.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1727.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1730.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1733.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1736.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1739.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1742.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1745.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1748.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1754.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1757.slice[32].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1760.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1769.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1772.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1775.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1778.slice[0].carry ($lut).
Mapping vsd_mini_fpga.$auto$alumacc.cc:495:replace_alu$1718.slice[0].carry ($lut).

4.45. Executing ICE40_OPT pass (performing simple optimizations).

4.45.1. Running ICE40 specific optimizations.

4.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~593 debug messages>

4.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~681 debug messages>
Removed a total of 227 cells.

4.45.4. Executing OPT_DFF pass (perform DFF optimizations).

4.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 3000 unused wires.
<suppressed ~1 debug messages>

4.45.6. Rerunning OPT passes. (Removed registers in this run.)

4.45.7. Running ICE40 specific optimizations.

4.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~2 debug messages>

4.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.45.10. Executing OPT_DFF pass (perform DFF optimizations).

4.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.45.12. Rerunning OPT passes. (Removed registers in this run.)

4.45.13. Running ICE40 specific optimizations.

4.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.45.16. Executing OPT_DFF pass (perform DFF optimizations).

4.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.45.18. Finished OPT passes. (There is nothing left to do.)

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.47. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

4.48. Executing ABC9 pass.

4.48.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module vsd_mini_fpga.
Found 0 SCCs.

4.48.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.5. Executing TECHMAP pass (map to technology primitives).

4.48.5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.48.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~131 debug messages>

4.48.6. Executing OPT pass (performing simple optimizations).

4.48.6.1. Executing OPT_EXPR pass (perform const folding).

4.48.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.48.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.48.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.48.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.48.6.6. Executing OPT_DFF pass (perform DFF optimizations).

4.48.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.48.6.8. Executing OPT_EXPR pass (perform const folding).

4.48.6.9. Finished OPT passes. (There is nothing left to do.)

4.48.7. Executing TECHMAP pass (map to technology primitives).

4.48.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.48.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.48.8. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.48.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1219 debug messages>

4.48.10. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.48.12. Executing TECHMAP pass (map to technology primitives).

4.48.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.48.12.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~158 debug messages>

4.48.13. Executing OPT pass (performing simple optimizations).

4.48.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.
<suppressed ~4 debug messages>

4.48.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

4.48.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.48.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.48.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.48.13.6. Executing OPT_DFF pass (perform DFF optimizations).

4.48.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.48.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.48.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.48.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vsd_mini_fpga..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.48.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vsd_mini_fpga.
Performed a total of 0 changes.

4.48.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vsd_mini_fpga'.
Removed a total of 0 cells.

4.48.13.13. Executing OPT_DFF pass (perform DFF optimizations).

4.48.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vsd_mini_fpga..

4.48.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vsd_mini_fpga.

4.48.13.16. Finished OPT passes. (There is nothing left to do.)

4.48.14. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

4.48.15. Executing AIGMAP pass (map logic to AIG).
Module vsd_mini_fpga: replaced 1373 cells with 7621 new cells, skipped 2846 cells.
  replaced 4 cell types:
     662 $_OR_
      40 $_XOR_
       1 $_ORNOT_
     670 $_MUX_
  not replaced 21 cell types:
       1 $scopeinfo
     197 $_NOT_
     548 $_AND_
      95 SB_DFF
     232 SB_DFFE
     102 SB_DFFSR
      14 SB_DFFSS
      84 SB_DFFESR
      13 SB_DFFESS
     540 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       1 $paramod$6c9b8af0343a016df5e156ace5094f29a2d68518\SB_RAM40_4K
     128 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
       8 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      16 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      88 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
     128 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
       8 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
     301 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
       1 $paramod$f7efbfdb9e829ac3d22ba5ab91e4324eb19a8726\SB_RAM40_4K
       6 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K
     335 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

4.48.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.48.15.3. Executing XAIGER backend.
<suppressed ~679 debug messages>
Extracted 3341 AND gates and 11252 wires from module `vsd_mini_fpga' to a netlist network with 650 inputs and 1246 outputs.

4.48.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.48.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    650/   1246  and =    2810  lev =   23 (1.50)  mem = 0.14 MB  box = 1552  bb = 1217
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    650/   1246  and =    3911  lev =   21 (1.25)  mem = 0.15 MB  ch =  560  box = 1552  bb = 1217
ABC: cst =       0  cls =    484  lit =     560  unused =    5404  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    3911.  Ch =   484.  Total mem =    1.53 MB. Peak cut mem =    0.08 MB.
ABC: P:  Del = 9415.00.  Ar =    1137.0.  Edge =     4043.  Cut =    23058.  T =     0.00 sec
ABC: P:  Del = 9415.00.  Ar =    1082.0.  Edge =     3998.  Cut =    21945.  T =     0.00 sec
ABC: P:  Del = 9415.00.  Ar =     958.0.  Edge =     3407.  Cut =    23087.  T =     0.00 sec
ABC: F:  Del = 9415.00.  Ar =     938.0.  Edge =     3355.  Cut =    22563.  T =     0.00 sec
ABC: A:  Del = 9415.00.  Ar =     920.0.  Edge =     3244.  Cut =    22442.  T =     0.00 sec
ABC: A:  Del = 9415.00.  Ar =     920.0.  Edge =     3243.  Cut =    22414.  T =     0.00 sec
ABC: Total time =     0.02 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    650/   1246  and =    2767  lev =   20 (1.25)  mem = 0.13 MB  box = 1552  bb = 1217
ABC: Mapping (K=4)  :  lut =    920  edge =    3240  lev =   14 (0.79)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   20  mem = 0.06 MB
ABC: LUT = 920 : 2=83 9.0 %  3=274 29.8 %  4=563 61.2 %  Ave = 3.52
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.35 seconds, total: 0.35 seconds

4.48.15.6. Executing AIGER frontend.
<suppressed ~3804 debug messages>
Removed 4024 unused cells and 10756 unused wires.

4.48.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      961
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      335
ABC RESULTS:           input signals:       92
ABC RESULTS:          output signals:     1246
Removing temp directory.

4.48.16. Executing TECHMAP pass (map to technology primitives).

4.48.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.48.16.2. Continuing TECHMAP pass.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$6c9b8af0343a016df5e156ace5094f29a2d68518\SB_RAM40_4K for cells of type $paramod$6c9b8af0343a016df5e156ace5094f29a2d68518\SB_RAM40_4K.
Using template $paramod$f7efbfdb9e829ac3d22ba5ab91e4324eb19a8726\SB_RAM40_4K for cells of type $paramod$f7efbfdb9e829ac3d22ba5ab91e4324eb19a8726\SB_RAM40_4K.
No more expansions possible.
<suppressed ~352 debug messages>

4.49. Executing ICE40_WRAPCARRY pass (wrap carries).

4.50. Executing TECHMAP pass (map to technology primitives).

4.50.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 214 unused cells and 13863 unused wires.

4.51. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1332
  1-LUT               41
  2-LUT              103
  3-LUT              622
  4-LUT              566
  with \SB_CARRY    (#0)  314
  with \SB_CARRY    (#1)  314

Eliminating LUTs.
Number of LUTs:     1332
  1-LUT               41
  2-LUT              103
  3-LUT              622
  4-LUT              566
  with \SB_CARRY    (#0)  314
  with \SB_CARRY    (#1)  314

Combining LUTs.
Number of LUTs:     1319
  1-LUT               33
  2-LUT               98
  3-LUT              617
  4-LUT              571
  with \SB_CARRY    (#0)  314
  with \SB_CARRY    (#1)  314

Eliminated 0 LUTs.
Combined 13 LUTs.
<suppressed ~8683 debug messages>

4.52. Executing TECHMAP pass (map to technology primitives).

4.52.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.52.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$4834046533425f54583d6bd31e49deb63455e1a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$02fbe8c67d33eabc42a06d471f5fbd85b121dbcc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$54ef21ccddfa27629768f219f304bb4163ac6894\$lut for cells of type $lut.
Using template $paramod$368ece0cbe0dd8813956f5c0ea41432c34a980c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$f41ad5097d9f0f76cacde91c023873087e38be33\$lut for cells of type $lut.
Using template $paramod$d6fad69df4b6793100fda03bb83504fe9b335c70\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$480d3b9fc7c6a57575657fd8f0dc2a86c4cc650e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$99d83c3a805aa9e9a8582ae82a1636e49ca1dc3c\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$1f9991b7d220a1444c81118371531284fe6401b3\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$c52228221673cb40e85e683314eb992be6bc9613\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$cc2c73b4a486d6847dcd620841ed542a241d8998\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$c20e9cdb8ce0b0008600da6cf3b4e69036652cf2\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$9ef5d48c9a0480a6ba11ee13bbd01c2730f1a1d2\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$4b83df1f0080aa3ab346656b011cba0b72d4ca9a\$lut for cells of type $lut.
Using template $paramod$c91dc3bc3c1c461ebb3186b4fe54c4e0e0dffd4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$414362eda09f9d3970299f0e16877ee0fc18f729\$lut for cells of type $lut.
Using template $paramod$3f83809cb0f84defec716c206740c2596b07425e\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$286ed3273cbe066b6afe10d043ec3b66405aa78e\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$b40ed8783cd24943f4c31bddb9063d9895eb569a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$863f41f551a5816159b16156be2ce40a67f3ea1f\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$88433ebfb4d698fe0a845fd0a518078e0471ea2e\$lut for cells of type $lut.
Using template $paramod$cf52221ef2d451442dd7d72d5c8ad598e89310e9\$lut for cells of type $lut.
Using template $paramod$7c3833e617307006af30409ed68b65a011a1121e\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$e5761adfcc530461835be17350166b9d43dfadee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$da8506f47f742e881b922814186ffb6479b7a435\$lut for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
Using template $paramod$325e90edf97670f9dea57833ae1f51a5e8bcddea\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$440c55e9b86a4d19d2d9af4513ac1f3c626292af\$lut for cells of type $lut.
Using template $paramod$e3232e0a90c8340ac10328f8e4e3ccd56fa7779b\$lut for cells of type $lut.
Using template $paramod$452071dd5b4d2cf3c491a87328b95851097aed44\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$b65d0403b0f956da2bd57b71ca9697ee859b5439\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$e098d38d00670bf1f66f3fff32b3e8f0f799bc39\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$35747c4193cc59c2095f0a415365bd2a443730a2\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod$c2ec04e79a837992e22a44516a441e33767962c2\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3389 debug messages>
Removed 0 unused cells and 2946 unused wires.

4.53. Executing AUTONAME pass.
Renamed 31618 objects in module vsd_mini_fpga (86 iterations).
<suppressed ~3561 debug messages>

4.54. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `vsd_mini_fpga'. Setting top module to vsd_mini_fpga.

4.54.1. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga

4.54.2. Analyzing design hierarchy..
Top module:  \vsd_mini_fpga
Removed 0 unused modules.

4.55. Printing statistics.

=== vsd_mini_fpga ===

   Number of wires:               1606
   Number of wire bits:           5225
   Number of public wires:        1606
   Number of public wire bits:    5225
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2185
     $scopeinfo                      1
     SB_CARRY                      317
     SB_DFF                         95
     SB_DFFE                       232
     SB_DFFESR                      84
     SB_DFFESS                      13
     SB_DFFSR                      102
     SB_DFFSS                       14
     SB_LUT4                      1319
     SB_RAM40_4K                     8

4.56. Executing CHECK pass (checking for obvious problems).
Checking module vsd_mini_fpga...
Found and reported 0 problems.

5. Executing JSON backend.

End of script. Logfile hash: dab5399662, CPU: user 2.17s system 0.03s, MEM: 60.57 MB peak
Yosys 0.55+8 (git sha1 9334a5c27, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 23% 12x techmap (0 sec), 14% 1x abc9_exe (0 sec), ...
