#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 13 16:24:08 2020
# Process ID: 9652
# Current directory: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11316 C:\Users\Gordoncrew\Documents\GitHub\DL202010_Gordon\Lab10\Lab10.xpr
# Log file: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/vivado.log
# Journal file: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Gordoncrew/Desktop/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 618.617 ; gain = 77.887
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 638.531 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Gordoncrew/Desktop/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 582320c6336c45bd973ea3755d9a888a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(N=4)
Compiling module xil_defaultlib.counter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim/xsim.dir/counter_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 13 16:42:50 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 638.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_test_behav -key {Behavioral:sim_1:Functional:counter_test} -tclbatch {counter_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" Line 30
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 667.070 ; gain = 28.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 667.070 ; gain = 28.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 674.012 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Gordoncrew/Desktop/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 582320c6336c45bd973ea3755d9a888a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(N=4)
Compiling module xil_defaultlib.counter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_test_behav -key {Behavioral:sim_1:Functional:counter_test} -tclbatch {counter_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 674.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Gordoncrew/Desktop/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 582320c6336c45bd973ea3755d9a888a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(N=4)
Compiling module xil_defaultlib.counter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_test_behav -key {Behavioral:sim_1:Functional:counter_test} -tclbatch {counter_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sim_1/new/counter_test.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 674.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files -norecurse C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/sseg4.sv
close [ open C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv w ]
add_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/an_decode.sv C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/sseg4_manual.sv C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/mux4.sv C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/Lab08.srcs/sources_1/new/mux2.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv
import_files -norecurse C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/Lab08/disp.sv
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/MyLab7/MyLab7.srcs/sources_1/new/bcd11.sv C:/Users/Gordoncrew/Documents/GitHub/DL202010_GMLA/MyLab7/MyLab7.srcs/sources_1/new/add3.sv}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg4_TDM.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/timer.sv w ]
add_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/timer.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/counter2.sv w ]
add_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/counter2.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg_decoder.sv w ]
add_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/sseg_decoder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/calc_lab10.sv w ]
add_files C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/Lab10/Lab10.srcs/sources_1/new/calc_lab10.sv
