head	1.3;
access;
symbols
	OMAP3-1_18:1.3
	OMAP3-1_17:1.3
	OMAP3-1_16:1.3
	OMAP3-1_15:1.3
	OMAP3-1_14:1.3
	SMP:1.3.0.2
	SMP_bp:1.3
	OMAP3-1_13:1.3
	OMAP3-1_12:1.3
	OMAP3-1_11:1.3
	OMAP3-1_10:1.3
	OMAP3-1_09:1.3
	OMAP3-1_08:1.3
	OMAP3-1_07:1.3
	OMAP3-1_06:1.3
	OMAP3-1_05:1.3
	OMAP3-1_04:1.3
	OMAP3-1_03:1.3
	OMAP3-1_02:1.3
	OMAP3-1_01:1.3
	OMAP3-1_00:1.3
	OMAP3-0_99:1.3
	OMAP3-0_98:1.3
	OMAP3-0_97:1.3
	OMAP3-0_96:1.3
	OMAP3-0_95:1.3
	OMAP3-0_94:1.3
	OMAP3-0_93:1.3
	OMAP3-0_92:1.3
	OMAP3-0_91:1.3
	OMAP3-0_90:1.3
	OMAP3-0_89:1.3
	OMAP3-0_88:1.3
	OMAP3-0_87:1.3
	OMAP3-0_86:1.3
	OMAP3-0_85:1.3
	OMAP3-0_84:1.3
	OMAP3-0_83:1.3
	OMAP3-0_82:1.3
	OMAP3-0_81:1.3
	OMAP3-0_80:1.3
	OMAP3-0_79:1.3
	OMAP3-0_78:1.3
	OMAP3-0_77:1.3
	OMAP3-0_76:1.3
	OMAP3-0_75:1.3
	OMAP3-0_74:1.3
	OMAP3-0_73:1.3
	OMAP3-0_72:1.3
	OMAP3-0_71:1.3
	OMAP3-0_70:1.3
	OMAP3-0_69:1.3
	OMAP3-0_68:1.3
	OMAP3-0_67:1.3
	OMAP3-0_66:1.3
	OMAP3-0_65:1.3
	OMAP3-0_64:1.3
	OMAP3-0_63:1.3
	OMAP3-0_62:1.3
	OMAP3-0_61:1.3
	OMAP3-0_60:1.2
	OMAP3-0_59:1.2
	OMAP3-0_58:1.2
	OMAP3-0_57:1.2
	OMAP3-0_56:1.2
	OMAP3-0_55:1.2
	OMAP3-0_54:1.2
	OMAP3-0_53:1.2
	OMAP3-0_52:1.2
	OMAP3-0_51:1.2
	OMAP3-0_50:1.2
	OMAP3-0_49:1.2
	OMAP3-0_48:1.2
	OMAP3-0_47:1.2
	OMAP3-0_46:1.2
	OMAP3-0_45:1.2
	OMAP3-0_44:1.2
	OMAP3-0_43:1.2
	OMAP3-0_42:1.2
	OMAP3-0_41:1.2
	OMAP3-0_40:1.2
	OMAP3-0_39:1.2
	OMAP3-0_38:1.2
	OMAP3-0_37:1.2
	OMAP3-0_36:1.2
	OMAP3-0_35:1.2
	OMAP3-0_34:1.2
	OMAP3-0_33:1.2
	OMAP3-0_32:1.2
	OMAP3-0_31:1.2
	OMAP3-0_30:1.2
	OMAP3-0_29:1.2
	OMAP3-0_28:1.2
	OMAP3-0_27:1.2
	OMAP3-0_26:1.1
	OMAP3-0_25:1.1
	OMAP3-0_24:1.1
	OMAP3-0_23:1.1
	OMAP3-0_22:1.1
	OMAP3-0_21:1.1
	OMAP3-0_20:1.1
	OMAP3-0_19:1.1
	OMAP3-0_18:1.1
	OMAP3-0_17:1.1
	OMAP3-0_16:1.1
	OMAP3-0_15:1.1
	OMAP3-0_14:1.1
	OMAP3-0_13:1.1
	OMAP3-0_12:1.1
	OMAP3-0_11:1.1
	OMAP3-0_10:1.1
	OMAP3-0_09:1.1
	OMAP3-0_08:1.1
	OMAP3-0_07:1.1
	OMAP3-0_06:1.1
	OMAP3-0_05:1.1
	OMAP3-0_04:1.1
	OMAP3-0_03:1.1
	OMAP3-0_02:1.1
	OMAP3-0_01:1.1;
locks; strict;
comment	@# @;


1.3
date	2012.03.25.11.49.02;	author rsprowson;	state Exp;
branches;
next	1.2;
commitid	c99VvmwezV2J8gYv;

1.2
date	2010.04.03.20.23.28;	author jlee;	state Exp;
branches;
next	1.1;

1.1
date	2009.02.01.13.58.04;	author jlee;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Line some things up.
To help OMAP4 tracking changes a number of the changes were purely cosmetic lining up differences, this change is where OMAP3 wasn't on a conventional column layout.

Version 0.61. Tagged as 'OMAP3-0_61'
@
text
@; Copyright 2009 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

INTCPS_SYSCONFIG        *                &010
INTCPS_SYSSTATUS        *                &014
INTCPS_SIR_IRQ          *                &040
INTCPS_SIR_FIQ          *                &044
INTCPS_CONTROL          *                &048
INTCPS_PROTECTION       *                &04C
INTCPS_IDLE             *                &050
INTCPS_IRQ_PRIORITY     *                &060
INTCPS_FIQ_PRIORITY     *                &064
INTCPS_THRESHOLD        *                &068
INTCPS_BITS             *                &080 ; Start of interleaved bit arrays
INTCPS_ILR              *                &100 ; Start of ILR array

INTCPS_BITS_SIZE        *                &020 ; Each BITS is 32 bytes long
INTCPS_BITS_COUNT       *                &003 ; 3 BITS structures
INTCPS_BITS_ITR         *                &000 ; ITR offset in a BITS struct
INTCPS_BITS_MIR         *                &004 ; MIR offset in a BITS struct
INTCPS_BITS_MIR_CLEAR   *                &008 ; MIR_CLEAR offset in a BITS
INTCPS_BITS_MIR_SET     *                &00C ; MIR_SET offset in a BITS struct
INTCPS_BITS_ISR_SET     *                &010 ; ISR_SET offset in a BITS struct
INTCPS_BITS_ISR_CLEAR   *                &014 ; ISR_CLEAR offset in a BITS
INTCPS_BITS_PENDING_IRQ *                &018 ; PENDING_IRQ offset in a BITS
INTCPS_BITS_PENDING_FIQ *                &01C ; PENDING_FIQ offset in a BITS

INTCPS_ILR_SIZE         *                &004 ; 4 bytes per entry
INTCPS_ILR_COUNT        *                &060 ; 96 entries total

INTERRUPT_MAX           *                  96 ; 96 interrupt lines

INTC_INIT_REGISTER1     *  L4_Modem_INTC+&010
INTC_INIT_REGISTER2     *  L4_Modem_INTC+&050              

        END
@


1.2
log
@Reduce amount of IO space requested by OMAP HAL
Detail:
  hdr/Interrupts - moved MPU_INTC values into hdr/omap3530
  hdr/omap3530 - Revised L3_Size, L4_Size, etc. so that they indicate the size of the used area of the interconnects, rather than the size of the address space
  s/Boot - reworked HAL setup to take into account the fact that mapping in L4_Core no longer maps in L4_Wakeup and MPU_INTC. Also fixed DevKit NIC setup to request correct IO space size
Admin:
  Tested on rev C2 beagleboard. Should now use ~4MB of IO space instead of >=33MB


Version 0.27. Tagged as 'OMAP3-0_27'
@
text
@d48 1
a48 1
                END
@


1.1
log
@Basic OMAP3 HAL
Detail:
  Performs startup procedure suitable for any location in ROM or RAM. UART, timer, counter, interrupt & debug functionality implemented. Video support incomplete and nonfunctional.
Admin:
  Tested with HALTester & RISC OS kernel under qemu-omap3


Version 0.01. Tagged as 'OMAP3-0_01'
@
text
@a15 3
MPU_INTC                *       L4_Core+&200000
MPU_INTC_SIZE           *                4096

@

