###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Mar  2 12:27:13 2023
#  Design:            minimips
#  Command:           opt_design -post_cts -drv
###############################################################
Path 1: MET (4.507 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.669 (P)          0.000 (I)
          Arrival:=          5.669              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.669
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.962
            Slack:=          4.507
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.023    0.223  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.046   0.208    0.431  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.197   0.175    0.606  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.080   0.391    0.997  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.146   0.166    1.162  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.059   0.000    1.162  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                     -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                       -      -      -     (net)          39      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN     F     DLLQX1         39  0.102   0.014    5.669  
#-------------------------------------------------------------------------------------------------
Path 2: MET (4.768 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.669 (P)          0.000 (I)
          Arrival:=          5.669              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.669
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.702
            Slack:=          4.768
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.023    0.223  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.046   0.208    0.431  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.197   0.175    0.606  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     F     OR2X1           1  0.080   0.147    0.753  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.058   0.148    0.902  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.062   0.000    0.902  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                     -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                       -      -      -     (net)          39      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN     F     DLLQX1         39  0.102   0.014    5.669  
#-------------------------------------------------------------------------------------------------
Path 3: MET (4.880 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.669 (P)          0.000 (I)
          Arrival:=          5.669              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.669
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.590
            Slack:=          4.880
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.023    0.223  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.046   0.283    0.506  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.326   0.169    0.675  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.095   0.115    0.790  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.075   0.000    0.790  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                               -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                      -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                        -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                      -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                        -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                      -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                        -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                      -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                        -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                      -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                        -      -      -     (net)          39      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN     F     DLLQX1         39  0.102   0.014    5.669  
#--------------------------------------------------------------------------------------------------
Path 4: MET (5.041 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.669 (P)          0.000 (I)
          Arrival:=          5.669              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.669
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.429
            Slack:=          5.041
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.023    0.223  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.046   0.252    0.476  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.104   0.153    0.629  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.057   0.000    0.629  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                     -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                       -      -      -     (net)          39      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN     F     DLLQX1         39  0.102   0.014    5.669  
#-------------------------------------------------------------------------------------------------
Path 5: MET (5.113 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.669 (P)          0.000 (I)
          Arrival:=          5.669              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.669
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.356
            Slack:=          5.113
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.023    0.223  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.046   0.104    0.327  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.240   0.054    0.381  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.177   0.175    0.556  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.060   0.000    0.556  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)       1  0.003   0.003    5.003  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   R     INX16           2  0.006   0.167    5.170  
  clock__L1_N0                       -      -      -     (net)           2      -       -        -  
  clock__L2_I0/Q                     -      A->Q   F     INX8           21  0.069   0.063    5.233  
  clock__L2_N0                       -      -      -     (net)          21      -       -        -  
  clock__L3_I0/Q                     -      A->Q   R     INX16           1  0.095   0.162    5.395  
  clock__L3_N0                       -      -      -     (net)           1      -       -        -  
  clock__L4_I0/Q                     -      A->Q   F     INX16           3  0.035   0.152    5.548  
  clock__L4_N0                       -      -      -     (net)           3      -       -        -  
  clock__L5_I2/Q                     -      A->Q   F     BUX16          39  0.068   0.122    5.669  
  clock__L5_N2                       -      -      -     (net)          39      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN     F     DLLQX1         39  0.102   0.014    5.669  
#-------------------------------------------------------------------------------------------------
Path 6: MET (9.796 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.691 (P)          0.000 (I)
          Arrival:=         10.691              0.000
 
            Setup:-          0.131
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.565
            Slack:=          9.796
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.016   0.168    0.376  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.227   0.166    0.543  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.367   0.222    0.765  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.326   0.001    0.765  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.186   10.579  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I3/Q               -      A->Q   R     INX6           23  0.098   0.112   10.691  
  rc_gclk__L2_N3                 -      -      -     (net)          23      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1         23  0.148   0.014   10.691  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.878 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.407
            Slack:=          9.878
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g2667/Q                   -      A->Q          R     AND2X1          3  0.007   0.199    0.402  
  n_212                     -      -             -     (net)           3      -       -        -  
  g2434/Q                   -      D->Q          F     AN22X1          1  0.280   0.072    0.475  
  n_270                     -      -             -     (net)           1      -       -        -  
  g2266/Q                   -      A->Q          R     NO2X1           1  0.326   0.132    0.607  
  n_302                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX1          1  0.200   0.000    0.607  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[24]/C      -      C      R     DFRQX1         33  0.152   0.009   10.612  
#--------------------------------------------------------------------------------------------
Path 8: MET (9.878 ns) Setup Check with Pin U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.127
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          9.878
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[17]              -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]              -      -             -     (net)           2      -       -        -  
  g2675/Q                   -      A->Q          R     AND2X1          3  0.006   0.200    0.402  
  n_228                     -      -             -     (net)           3      -       -        -  
  g2426/Q                   -      D->Q          F     AN22X1          1  0.280   0.071    0.473  
  n_277                     -      -             -     (net)           1      -       -        -  
  g2258/Q                   -      A->Q          R     NO2X1           1  0.323   0.133    0.606  
  n_304                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[17]/D  -      D             R     DFRQX1          1  0.209   0.000    0.606  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[17]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 9: MET (9.882 ns) Setup Check with Pin U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.128
    Required Time:=         10.483
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.402
            Slack:=          9.882
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[18]              -      ram_data[18]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[18]              -      -             -     (net)           2      -       -        -  
  g2674/Q                   -      A->Q          R     AND2X1          3  0.016   0.168    0.376  
  n_224                     -      -             -     (net)           3      -       -        -  
  g2427/Q                   -      D->Q          F     AN22X1          1  0.227   0.075    0.451  
  n_276                     -      -             -     (net)           1      -       -        -  
  g2259/Q                   -      A->Q          R     NO2X1           1  0.336   0.150    0.602  
  n_303                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[18]/D  -      D             R     DFRQX1          1  0.229   0.000    0.602  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[18]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 10: MET (9.883 ns) Setup Check with Pin U2_ei_EI_instr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.128
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.401
            Slack:=          9.883
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[23]              -      ram_data[23]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[23]              -      -             -     (net)           2      -       -        -  
  g2668/Q                   -      A->Q          R     AND2X1          3  0.009   0.178    0.382  
  n_214                     -      -             -     (net)           3      -       -        -  
  g2433/Q                   -      D->Q          F     AN22X1          1  0.243   0.070    0.452  
  n_271                     -      -             -     (net)           1      -       -        -  
  g2265/Q                   -      A->Q          R     NO2X1           1  0.325   0.148    0.601  
  n_290                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[23]/D  -      D             R     DFRQX1          1  0.223   0.000    0.601  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[23]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 11: MET (9.884 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.128
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.400
            Slack:=          9.884
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g2663/Q                   -      A->Q          R     AND2X1          3  0.006   0.179    0.382  
  n_204                     -      -             -     (net)           3      -       -        -  
  g2438/Q                   -      D->Q          F     AN22X1          1  0.246   0.078    0.460  
  n_266                     -      -             -     (net)           1      -       -        -  
  g2270/Q                   -      A->Q          R     NO2X1           1  0.341   0.140    0.600  
  n_297                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.212   0.000    0.600  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[28]/C      -      C      R     DFRQX1         33  0.152   0.008   10.612  
#--------------------------------------------------------------------------------------------
Path 12: MET (9.893 ns) Setup Check with Pin U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.128
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.392
            Slack:=          9.893
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[20]              -      ram_data[20]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[20]              -      -             -     (net)           2      -       -        -  
  g2671/Q                   -      A->Q          R     AND2X1          3  0.013   0.182    0.389  
  n_220                     -      -             -     (net)           3      -       -        -  
  g2430/Q                   -      D->Q          F     AN22X1          1  0.251   0.066    0.454  
  n_274                     -      -             -     (net)           1      -       -        -  
  g2262/Q                   -      A->Q          R     NO2X1           1  0.315   0.138    0.592  
  n_291                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[20]/D  -      D             R     DFRQX1          1  0.218   0.000    0.592  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[20]/C      -      C      R     DFRQX1         33  0.152   0.009   10.613  
#--------------------------------------------------------------------------------------------
Path 13: MET (9.896 ns) Setup Check with Pin U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.389
            Slack:=          9.896
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[22]              -      ram_data[22]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[22]              -      -             -     (net)           2      -       -        -  
  g2669/Q                   -      A->Q          R     AND2X1          3  0.008   0.184    0.388  
  n_216                     -      -             -     (net)           3      -       -        -  
  g2432/Q                   -      D->Q          F     AN22X1          1  0.254   0.070    0.458  
  n_272                     -      -             -     (net)           1      -       -        -  
  g2264/Q                   -      A->Q          R     NO2X1           1  0.324   0.131    0.589  
  n_289                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[22]/D  -      D             R     DFRQX1          1  0.200   0.000    0.589  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[22]/C      -      C      R     DFRQX1         33  0.152   0.009   10.612  
#--------------------------------------------------------------------------------------------
Path 14: MET (9.898 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.691 (P)          0.000 (I)
          Arrival:=         10.691              0.000
 
            Setup:-          0.127
    Required Time:=         10.564
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.465
            Slack:=          9.898
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.006   0.200    0.402  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.280   0.137    0.540  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.310   0.126    0.665  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.203   0.000    0.665  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.186   10.579  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I3/Q               -      A->Q   R     INX6           23  0.098   0.112   10.691  
  rc_gclk__L2_N3                 -      -      -     (net)          23      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1         23  0.148   0.014   10.691  
#---------------------------------------------------------------------------------------------
Path 15: MET (9.901 ns) Setup Check with Pin U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.127
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.383
            Slack:=          9.901
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[21]              -      ram_data[21]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[21]              -      -             -     (net)           2      -       -        -  
  g2670/Q                   -      A->Q          R     AND2X1          3  0.009   0.183    0.387  
  n_218                     -      -             -     (net)           3      -       -        -  
  g2431/Q                   -      D->Q          F     AN22X1          1  0.252   0.069    0.456  
  n_273                     -      -             -     (net)           1      -       -        -  
  g2263/Q                   -      A->Q          R     NO2X1           1  0.321   0.127    0.583  
  n_288                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[21]/D  -      D             R     DFRQX1          1  0.195   0.000    0.583  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[21]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 16: MET (9.908 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.377
            Slack:=          9.908
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g2662/Q                   -      A->Q          R     AND2X1          3  0.005   0.172    0.375  
  n_202                     -      -             -     (net)           3      -       -        -  
  g2439/Q                   -      D->Q          F     AN22X1          1  0.234   0.069    0.444  
  n_265                     -      -             -     (net)           1      -       -        -  
  g2271/Q                   -      A->Q          R     NO2X1           1  0.323   0.133    0.577  
  n_294                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.207   0.000    0.577  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[29]/C      -      C      R     DFRQX1         33  0.152   0.009   10.612  
#--------------------------------------------------------------------------------------------
Path 17: MET (9.909 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.608 (P)          0.000 (I)
          Arrival:=         10.608              0.000
 
            Setup:-          0.125
    Required Time:=         10.483
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.373
            Slack:=          9.909
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[17]                     -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]                     -      -             -     (net)           2      -       -        -  
  g2675/Q                          -      A->Q          R     AND2X1          3  0.006   0.199    0.402  
  n_228                            -      -             -     (net)           3      -       -        -  
  g2587/Q                          -      A->Q          R     AND2X1          1  0.280   0.172    0.573  
  n_155                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[17]/D  -      D             R     DFRQX1          1  0.170   0.001    0.573  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.065   0.098   10.246  
  clock__L2_N1                         -      -      -     (net)          21      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1          1  0.146   0.141   10.387  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_rc_gclk__L1_I0/Q         -      A->Q   F     INX16           2  0.125   0.154   10.541  
  U9_bus_ctrl_rc_gclk__L1_N0           -      -      -     (net)           2      -       -        -  
  U9_bus_ctrl_rc_gclk__L2_I0/Q         -      A->Q   R     INX8           16  0.049   0.067   10.608  
  U9_bus_ctrl_rc_gclk__L2_N0           -      -      -     (net)          16      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[17]/C      -      C      R     DFRQX1         16  0.095   0.007   10.608  
#---------------------------------------------------------------------------------------------------
Path 18: MET (9.911 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.688 (P)          0.000 (I)
          Arrival:=         10.688              0.000
 
            Setup:-          0.127
    Required Time:=         10.560
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.449
            Slack:=          9.911
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  R     (arrival)       2  0.003   0.005    0.205  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          R     AND2X1          3  0.009   0.182    0.387  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          F     AN22X1          1  0.252   0.130    0.517  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          R     NO2X1           1  0.306   0.132    0.649  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.213   0.000    0.649  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.106   10.688  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1         24  0.145   0.012   10.688  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.912 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.688 (P)          0.000 (I)
          Arrival:=         10.688              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.449
            Slack:=          9.912
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.005   0.172    0.375  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.234   0.144    0.518  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.331   0.130    0.649  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.203   0.000    0.649  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.106   10.688  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1         24  0.145   0.012   10.688  
#---------------------------------------------------------------------------------------------
Path 20: MET (9.914 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.000 (I)
          Arrival:=         10.689              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.447
            Slack:=          9.914
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          R     AND2X1          3  0.007   0.199    0.402  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          F     AN22X1          1  0.280   0.121    0.523  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          R     NO2X1           1  0.285   0.124    0.647  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.208   0.000    0.647  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.107   10.689  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1         24  0.145   0.013   10.689  
#---------------------------------------------------------------------------------------------
Path 21: MET (9.919 ns) Setup Check with Pin U2_ei_EI_instr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.610 (P)          0.000 (I)
          Arrival:=         10.610              0.000
 
            Setup:-          0.127
    Required Time:=         10.483
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.363
            Slack:=          9.919
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[14]              -      ram_data[14]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[14]              -      -             -     (net)           2      -       -        -  
  g2983/Q                   -      A->Q          R     AND2X1          3  0.005   0.152    0.353  
  n_190                     -      -             -     (net)           3      -       -        -  
  g2423/Q                   -      D->Q          F     AN22X1          1  0.199   0.076    0.429  
  n_280                     -      -             -     (net)           1      -       -        -  
  g2255/Q                   -      A->Q          R     NO2X1           1  0.343   0.134    0.563  
  n_307                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[14]/D  -      D             R     DFRQX1          1  0.204   0.000    0.563  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.111   10.610  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[14]/C      -      C      R     DFRQX1         33  0.152   0.007   10.610  
#--------------------------------------------------------------------------------------------
Path 22: MET (9.923 ns) Setup Check with Pin U2_ei_EI_instr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.362
            Slack:=          9.923
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[30]              -      ram_data[30]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[30]              -      -             -     (net)           2      -       -        -  
  g2660/Q                   -      A->Q          R     AND2X1          3  0.005   0.155    0.357  
  n_200                     -      -             -     (net)           3      -       -        -  
  g2441/Q                   -      D->Q          F     AN22X1          1  0.205   0.073    0.430  
  n_264                     -      -             -     (net)           1      -       -        -  
  g2273/Q                   -      A->Q          R     NO2X1           1  0.336   0.132    0.562  
  n_295                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[30]/D  -      D             R     DFRQX1          1  0.202   0.000    0.562  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[30]/C      -      C      R     DFRQX1         33  0.152   0.009   10.613  
#--------------------------------------------------------------------------------------------
Path 23: MET (9.923 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.688 (P)          0.000 (I)
          Arrival:=         10.688              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.438
            Slack:=          9.923
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          R     AND2X1          3  0.008   0.184    0.388  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          F     AN22X1          1  0.254   0.122    0.510  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          R     NO2X1           1  0.294   0.128    0.638  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.210   0.000    0.638  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.107   10.688  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1         24  0.145   0.013   10.688  
#---------------------------------------------------------------------------------------------
Path 24: MET (9.925 ns) Setup Check with Pin U2_ei_EI_instr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.360
            Slack:=          9.925
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[27]              -      ram_data[27]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[27]              -      -             -     (net)           2      -       -        -  
  g2664/Q                   -      A->Q          R     AND2X1          3  0.005   0.165    0.367  
  n_180                     -      -             -     (net)           3      -       -        -  
  g2437/Q                   -      D->Q          F     AN22X1          1  0.221   0.067    0.434  
  n_267                     -      -             -     (net)           1      -       -        -  
  g2269/Q                   -      A->Q          R     NO2X1           1  0.321   0.126    0.560  
  n_293                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[27]/D  -      D             R     DFRQX1          1  0.198   0.000    0.560  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[27]/C      -      C      R     DFRQX1         33  0.152   0.009   10.612  
#--------------------------------------------------------------------------------------------
Path 25: MET (9.925 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.686 (P)          0.000 (I)
          Arrival:=         10.686              0.000
 
            Setup:-          0.127
    Required Time:=         10.560
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.434
            Slack:=          9.925
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.006   0.179    0.382  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.246   0.134    0.516  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.314   0.118    0.634  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.192   0.000    0.634  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.105   10.686  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1         24  0.145   0.011   10.686  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.927 ns) Setup Check with Pin U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[2]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=         10.609              0.000
 
            Setup:-          0.127
    Required Time:=         10.482
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.355
            Slack:=          9.927
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[2]              -      ram_data[2]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[2]              -      -            -     (net)           2      -       -        -  
  g2661/Q                  -      A->Q         R     AND2X1          3  0.004   0.152    0.353  
  n_527                    -      -            -     (net)           3      -       -        -  
  g2440/Q                  -      D->Q         F     AN22X1          1  0.199   0.067    0.420  
  n_546                    -      -            -     (net)           1      -       -        -  
  g2272/Q                  -      A->Q         R     NO2X1           1  0.322   0.135    0.555  
  n_549                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[2]/D  -      D            R     DFRQX1          1  0.211   0.000    0.555  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.609  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[2]/C       -      C      R     DFRQX1         33  0.152   0.006   10.609  
#--------------------------------------------------------------------------------------------
Path 27: MET (9.929 ns) Setup Check with Pin U2_ei_EI_instr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.128
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.356
            Slack:=          9.929
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[9]              -      ram_data[9]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[9]              -      -            -     (net)           2      -       -        -  
  g2979/Q                  -      A->Q         R     AND2X1          3  0.005   0.150    0.352  
  n_186                    -      -            -     (net)           3      -       -        -  
  g2419/Q                  -      D->Q         F     AN22X1          1  0.197   0.066    0.418  
  n_283                    -      -            -     (net)           1      -       -        -  
  g2251/Q                  -      A->Q         R     NO2X1           1  0.320   0.138    0.556  
  n_310                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[9]/D  -      D            R     DFRQX1          1  0.231   0.000    0.556  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[9]/C       -      C      R     DFRQX1         33  0.152   0.010   10.613  
#--------------------------------------------------------------------------------------------
Path 28: MET (9.931 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.688 (P)          0.000 (I)
          Arrival:=         10.688              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.430
            Slack:=          9.931
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.009   0.177    0.382  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.243   0.126    0.508  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.302   0.122    0.630  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.200   0.000    0.630  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.107   10.688  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1         24  0.145   0.013   10.688  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.932 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.687 (P)          0.000 (I)
          Arrival:=         10.688              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.428
            Slack:=          9.932
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.004   0.150    0.351  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.196   0.145    0.496  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.344   0.132    0.628  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.196   0.000    0.628  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.106   10.688  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1         24  0.145   0.012   10.688  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.934 ns) Setup Check with Pin U2_ei_EI_instr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.128
    Required Time:=         10.486
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.351
            Slack:=          9.934
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[10]              -      ram_data[10]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[10]              -      -             -     (net)           2      -       -        -  
  g2977/Q                   -      A->Q          R     AND2X1          3  0.005   0.141    0.343  
  n_206                     -      -             -     (net)           3      -       -        -  
  g2421/Q                   -      D->Q          F     AN22X1          1  0.181   0.070    0.413  
  n_282                     -      -             -     (net)           1      -       -        -  
  g2253/Q                   -      A->Q          R     NO2X1           1  0.332   0.138    0.551  
  n_309                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[10]/D  -      D             R     DFRQX1          1  0.213   0.000    0.551  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[10]/C      -      C      R     DFRQX1         33  0.152   0.010   10.613  
#--------------------------------------------------------------------------------------------
Path 31: MET (9.936 ns) Setup Check with Pin U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.127
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.348
            Slack:=          9.936
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[19]              -      ram_data[19]  R     (arrival)       2  0.003   0.008    0.208  
  ram_data[19]              -      -             -     (net)           2      -       -        -  
  g2673/Q                   -      A->Q          R     AND2X1          3  0.016   0.151    0.359  
  n_222                     -      -             -     (net)           3      -       -        -  
  g2428/Q                   -      D->Q          F     AN22X1          1  0.197   0.064    0.423  
  n_275                     -      -             -     (net)           1      -       -        -  
  g2260/Q                   -      A->Q          R     NO2X1           1  0.316   0.126    0.548  
  n_296                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[19]/D  -      D             R     DFRQX1          1  0.201   0.000    0.548  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[19]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 32: MET (9.937 ns) Setup Check with Pin U2_ei_EI_instr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.127
    Required Time:=         10.486
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.348
            Slack:=          9.937
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[8]              -      ram_data[8]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[8]              -      -            -     (net)           2      -       -        -  
  g2984/Q                  -      A->Q         R     AND2X1          3  0.005   0.152    0.354  
  n_188                    -      -            -     (net)           3      -       -        -  
  g2418/Q                  -      D->Q         F     AN22X1          1  0.199   0.068    0.422  
  n_284                    -      -            -     (net)           1      -       -        -  
  g2250/Q                  -      A->Q         R     NO2X1           1  0.325   0.126    0.548  
  n_311                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[8]/D  -      D            R     DFRQX1          1  0.199   0.000    0.548  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[8]/C       -      C      R     DFRQX1         33  0.152   0.009   10.613  
#--------------------------------------------------------------------------------------------
Path 33: MET (9.937 ns) Setup Check with Pin U2_ei_EI_instr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=         10.609              0.000
 
            Setup:-          0.127
    Required Time:=         10.482
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.345
            Slack:=          9.937
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[13]              -      ram_data[13]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[13]              -      -             -     (net)           2      -       -        -  
  g2954/Q                   -      A->Q          R     AND2X1          3  0.005   0.144    0.346  
  n_230                     -      -             -     (net)           3      -       -        -  
  g2942/Q                   -      D->Q          F     AN22X1          1  0.187   0.066    0.412  
  n_286                     -      -             -     (net)           1      -       -        -  
  g2935/Q                   -      A->Q          R     NO2X1           1  0.321   0.133    0.545  
  n_313                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[13]/D  -      D             R     DFRQX1          1  0.209   0.000    0.545  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.609  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[13]/C      -      C      R     DFRQX1         33  0.152   0.006   10.609  
#--------------------------------------------------------------------------------------------
Path 34: MET (9.938 ns) Setup Check with Pin U2_ei_EI_instr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.127
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.346
            Slack:=          9.938
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[25]              -      ram_data[25]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[25]              -      -             -     (net)           2      -       -        -  
  g2666/Q                   -      A->Q          R     AND2X1          3  0.007   0.155    0.358  
  n_210                     -      -             -     (net)           3      -       -        -  
  g2435/Q                   -      D->Q          F     AN22X1          1  0.204   0.065    0.423  
  n_269                     -      -             -     (net)           1      -       -        -  
  g2267/Q                   -      A->Q          R     NO2X1           1  0.318   0.123    0.546  
  n_301                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[25]/D  -      D             R     DFRQX1          1  0.196   0.000    0.546  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[25]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 35: MET (9.939 ns) Setup Check with Pin U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.127
    Required Time:=         10.486
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.347
            Slack:=          9.939
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[26]              -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]              -      -             -     (net)           2      -       -        -  
  g2665/Q                   -      A->Q          R     AND2X1          3  0.006   0.154    0.356  
  n_208                     -      -             -     (net)           3      -       -        -  
  g2436/Q                   -      D->Q          F     AN22X1          1  0.202   0.070    0.426  
  n_268                     -      -             -     (net)           1      -       -        -  
  g2268/Q                   -      A->Q          R     NO2X1           1  0.329   0.121    0.547  
  n_292                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX1          1  0.190   0.000    0.547  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[26]/C      -      C      R     DFRQX1         33  0.152   0.009   10.613  
#--------------------------------------------------------------------------------------------
Path 36: MET (9.939 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.687 (P)          0.000 (I)
          Arrival:=         10.687              0.000
 
            Setup:-          0.128
    Required Time:=         10.559
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.420
            Slack:=          9.939
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.006   0.154    0.356  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.202   0.111    0.467  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.288   0.154    0.620  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.243   0.001    0.620  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.106   10.687  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1         24  0.145   0.012   10.687  
#---------------------------------------------------------------------------------------------
Path 37: MET (9.939 ns) Setup Check with Pin U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[5]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.127
    Required Time:=         10.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.345
            Slack:=          9.939
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[5]              -      ram_data[5]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[5]              -      -            -     (net)           2      -       -        -  
  g2656/Q                  -      A->Q         R     AND2X1          3  0.004   0.158    0.359  
  n_196                    -      -            -     (net)           3      -       -        -  
  g2445/Q                  -      D->Q         F     AN22X1          1  0.208   0.068    0.427  
  n_262                    -      -            -     (net)           1      -       -        -  
  g2277/Q                  -      A->Q         R     NO2X1           1  0.323   0.118    0.545  
  n_300                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[5]/D  -      D            R     DFRQX1          1  0.189   0.000    0.545  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.111   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[5]/C       -      C      R     DFRQX1         33  0.152   0.007   10.611  
#--------------------------------------------------------------------------------------------
Path 38: MET (9.940 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.600 (P)          0.000 (I)
          Arrival:=         10.600              0.000
 
            Setup:-          0.124
    Required Time:=         10.477
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.337
            Slack:=          9.940
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[24]                     -      ram_data[24]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[24]                     -      -             -     (net)           2      -       -        -  
  g2667/Q                          -      A->Q          R     AND2X1          3  0.007   0.199    0.402  
  n_212                            -      -             -     (net)           3      -       -        -  
  g2570/Q                          -      A->Q          R     AND2X1          1  0.280   0.135    0.537  
  n_169                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[24]/D  -      D             R     DFRQX1          1  0.118   0.000    0.537  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                       -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                         -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                       -      A->Q   R     INX8           21  0.065   0.098   10.246  
  clock__L2_N1                         -      -      -     (net)          21      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1          1  0.146   0.141   10.387  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_rc_gclk__L1_I0/Q         -      A->Q   F     INX16           2  0.125   0.154   10.541  
  U9_bus_ctrl_rc_gclk__L1_N0           -      -      -     (net)           2      -       -        -  
  U9_bus_ctrl_rc_gclk__L2_I1/Q         -      A->Q   R     INX8           16  0.049   0.059   10.600  
  U9_bus_ctrl_rc_gclk__L2_N1           -      -      -     (net)          16      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[24]/C      -      C      R     DFRQX1         16  0.082   0.008   10.600  
#---------------------------------------------------------------------------------------------------
Path 39: MET (9.941 ns) Setup Check with Pin U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=         10.609              0.000
 
            Setup:-          0.127
    Required Time:=         10.481
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.340
            Slack:=          9.941
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[1]              -      ram_data[1]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[1]              -      -            -     (net)           2      -       -        -  
  g2672/Q                  -      A->Q         R     AND2X1          3  0.004   0.142    0.343  
  n_531                    -      -            -     (net)           3      -       -        -  
  g2429/Q                  -      D->Q         F     AN22X1          1  0.183   0.066    0.410  
  n_545                    -      -            -     (net)           1      -       -        -  
  g2261/Q                  -      A->Q         R     NO2X1           1  0.324   0.130    0.540  
  n_550                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[1]/D  -      D            R     DFRQX1          1  0.204   0.000    0.540  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.609  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[1]/C       -      C      R     DFRQX1         33  0.152   0.005   10.609  
#--------------------------------------------------------------------------------------------
Path 40: MET (9.941 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.000 (I)
          Arrival:=         10.689              0.000
 
            Setup:-          0.127
    Required Time:=         10.561
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.420
            Slack:=          9.941
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.006    0.206  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.013   0.182    0.388  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.251   0.116    0.504  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.284   0.116    0.620  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.210   0.000    0.620  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.107   10.689  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1         24  0.145   0.013   10.689  
#---------------------------------------------------------------------------------------------
Path 41: MET (9.942 ns) Setup Check with Pin U2_ei_EI_instr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.612 (P)          0.000 (I)
          Arrival:=         10.612              0.000
 
            Setup:-          0.127
    Required Time:=         10.485
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.343
            Slack:=          9.942
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[31]              -      ram_data[31]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[31]              -      -             -     (net)           2      -       -        -  
  g2659/Q                   -      A->Q          R     AND2X1          3  0.004   0.150    0.351  
  n_198                     -      -             -     (net)           3      -       -        -  
  g2442/Q                   -      D->Q          F     AN22X1          1  0.196   0.068    0.419  
  n_263                     -      -             -     (net)           1      -       -        -  
  g2274/Q                   -      A->Q          R     NO2X1           1  0.325   0.124    0.543  
  n_298                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[31]/D  -      D             R     DFRQX1          1  0.195   0.000    0.543  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.113   10.612  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[31]/C      -      C      R     DFRQX1         33  0.152   0.009   10.612  
#--------------------------------------------------------------------------------------------
Path 42: MET (9.944 ns) Setup Check with Pin U2_ei_EI_instr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[15]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=         10.609              0.000
 
            Setup:-          0.127
    Required Time:=         10.481
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.338
            Slack:=          9.944
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[15]              -      ram_data[15]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[15]              -      -             -     (net)           2      -       -        -  
  g2980/Q                   -      A->Q          R     AND2X1          3  0.005   0.140    0.342  
  n_184                     -      -             -     (net)           3      -       -        -  
  g2424/Q                   -      D->Q          F     AN22X1          1  0.180   0.066    0.408  
  n_279                     -      -             -     (net)           1      -       -        -  
  g2256/Q                   -      A->Q          R     NO2X1           1  0.323   0.130    0.538  
  n_306                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[15]/D  -      D             R     DFRQX1          1  0.204   0.000    0.538  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.609  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[15]/C      -      C      R     DFRQX1         33  0.152   0.005   10.609  
#--------------------------------------------------------------------------------------------
Path 43: MET (9.944 ns) Setup Check with Pin U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[4]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.609 (P)          0.000 (I)
          Arrival:=         10.609              0.000
 
            Setup:-          0.127
    Required Time:=         10.482
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.338
            Slack:=          9.944
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[4]              -      ram_data[4]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[4]              -      -            -     (net)           2      -       -        -  
  g2657/Q                  -      A->Q         R     AND2X1          3  0.004   0.143    0.344  
  n_523                    -      -            -     (net)           3      -       -        -  
  g2444/Q                  -      D->Q         F     AN22X1          1  0.184   0.068    0.412  
  n_540                    -      -            -     (net)           1      -       -        -  
  g2276/Q                  -      A->Q         R     NO2X1           1  0.327   0.126    0.538  
  n_547                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[4]/D  -      D            R     DFRQX1          1  0.197   0.000    0.538  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.609  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[4]/C       -      C      R     DFRQX1         33  0.152   0.006   10.609  
#--------------------------------------------------------------------------------------------
Path 44: MET (9.945 ns) Setup Check with Pin U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.611 (P)          0.000 (I)
          Arrival:=         10.611              0.000
 
            Setup:-          0.128
    Required Time:=         10.483
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.338
            Slack:=          9.945
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[16]              -      ram_data[16]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[16]              -      -             -     (net)           2      -       -        -  
  g2676/Q                   -      A->Q          R     AND2X1          3  0.005   0.135    0.337  
  n_226                     -      -             -     (net)           3      -       -        -  
  g2425/Q                   -      D->Q          F     AN22X1          1  0.171   0.065    0.401  
  n_278                     -      -             -     (net)           1      -       -        -  
  g2257/Q                   -      A->Q          R     NO2X1           1  0.321   0.137    0.538  
  n_305                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[16]/D  -      D             R     DFRQX1          1  0.215   0.000    0.538  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.112   10.611  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[16]/C      -      C      R     DFRQX1         33  0.152   0.008   10.611  
#--------------------------------------------------------------------------------------------
Path 45: MET (9.948 ns) Setup Check with Pin U2_ei_EI_instr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.608 (P)          0.000 (I)
          Arrival:=         10.608              0.000
 
            Setup:-          0.127
    Required Time:=         10.481
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.333
            Slack:=          9.948
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[11]              -      ram_data[11]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[11]              -      -             -     (net)           2      -       -        -  
  g2953/Q                   -      A->Q          R     AND2X1          3  0.005   0.139    0.341  
  n_232                     -      -             -     (net)           3      -       -        -  
  g2941/Q                   -      D->Q          F     AN22X1          1  0.178   0.071    0.412  
  n_287                     -      -             -     (net)           1      -       -        -  
  g2934/Q                   -      A->Q          R     NO2X1           1  0.335   0.121    0.533  
  n_314                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[11]/D  -      D             R     DFRQX1          1  0.189   0.000    0.533  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.109   10.608  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[11]/C      -      C      R     DFRQX1         33  0.152   0.005   10.608  
#--------------------------------------------------------------------------------------------
Path 46: MET (9.948 ns) Setup Check with Pin U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.127
    Required Time:=         10.486
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.338
            Slack:=          9.948
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[7]              -      ram_data[7]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[7]              -      -            -     (net)           2      -       -        -  
  g2978/Q                  -      A->Q         R     AND2X1          3  0.005   0.137    0.338  
  n_182                    -      -            -     (net)           3      -       -        -  
  g2417/Q                  -      D->Q         F     AN22X1          1  0.174   0.067    0.406  
  n_285                    -      -            -     (net)           1      -       -        -  
  g2249/Q                  -      A->Q         R     NO2X1           1  0.327   0.132    0.538  
  n_312                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.207   0.000    0.538  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[7]/C       -      C      R     DFRQX1         33  0.152   0.010   10.613  
#--------------------------------------------------------------------------------------------
Path 47: MET (9.949 ns) Setup Check with Pin U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[3]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.607 (P)          0.000 (I)
          Arrival:=         10.607              0.000
 
            Setup:-          0.127
    Required Time:=         10.480
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.332
            Slack:=          9.949
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[3]              -      ram_data[3]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[3]              -      -            -     (net)           2      -       -        -  
  g2658/Q                  -      A->Q         R     AND2X1          3  0.004   0.139    0.340  
  n_525                    -      -            -     (net)           3      -       -        -  
  g2443/Q                  -      D->Q         F     AN22X1          1  0.178   0.068    0.408  
  n_541                    -      -            -     (net)           1      -       -        -  
  g2275/Q                  -      A->Q         R     NO2X1           1  0.328   0.124    0.532  
  n_548                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[3]/D  -      D            R     DFRQX1          1  0.194   0.000    0.532  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.108   10.607  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[3]/C       -      C      R     DFRQX1         33  0.152   0.004   10.607  
#--------------------------------------------------------------------------------------------
Path 48: MET (9.952 ns) Setup Check with Pin U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.610 (P)          0.000 (I)
          Arrival:=         10.610              0.000
 
            Setup:-          0.127
    Required Time:=         10.483
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.331
            Slack:=          9.952
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[0]              -      ram_data[0]  R     (arrival)       2  0.003   0.001    0.201  
  ram_data[0]              -      -            -     (net)           2      -       -        -  
  g2655/Q                  -      A->Q         R     AND2X1          3  0.004   0.136    0.337  
  n_533                    -      -            -     (net)           3      -       -        -  
  g2420/Q                  -      D->Q         F     AN22X1          1  0.173   0.069    0.406  
  n_542                    -      -            -     (net)           1      -       -        -  
  g2252/Q                  -      A->Q         R     NO2X1           1  0.331   0.125    0.531  
  n_551                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[0]/D  -      D            R     DFRQX1          1  0.195   0.000    0.531  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.110   10.610  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[0]/C       -      C      R     DFRQX1         33  0.152   0.006   10.610  
#--------------------------------------------------------------------------------------------
Path 49: MET (9.952 ns) Setup Check with Pin U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.613 (P)          0.000 (I)
          Arrival:=         10.613              0.000
 
            Setup:-          0.127
    Required Time:=         10.486
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.334
            Slack:=          9.952
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[12]              -      ram_data[12]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[12]              -      -             -     (net)           2      -       -        -  
  g2982/Q                   -      A->Q          R     AND2X1          3  0.007   0.143    0.346  
  n_192                     -      -             -     (net)           3      -       -        -  
  g2422/Q                   -      D->Q          F     AN22X1          1  0.184   0.066    0.412  
  n_281                     -      -             -     (net)           1      -       -        -  
  g2254/Q                   -      A->Q          R     NO2X1           1  0.323   0.122    0.534  
  n_308                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.187   0.000    0.534  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                  -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                  -      -      -     (net)          21      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.157   10.405  
  U2_ei_rc_gclk                 -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L1_I0/Q        -      A->Q   F     INX2            1  0.153   0.094   10.499  
  U2_ei_rc_gclk__L1_N0          -      -      -     (net)           1      -       -        -  
  U2_ei_rc_gclk__L2_I0/Q        -      A->Q   R     INX8           33  0.110   0.114   10.613  
  U2_ei_rc_gclk__L2_N0          -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[12]/C      -      C      R     DFRQX1         33  0.152   0.009   10.613  
#--------------------------------------------------------------------------------------------
Path 50: MET (9.955 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.689 (P)          0.000 (I)
          Arrival:=         10.689              0.000
 
            Setup:-          0.128
    Required Time:=         10.560
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.405
            Slack:=          9.955
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[9]                   -      ram_data[9]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[9]                   -      -            -     (net)           2      -       -        -  
  g2979/Q                       -      A->Q         R     AND2X1          3  0.005   0.150    0.352  
  n_186                         -      -            -     (net)           3      -       -        -  
  g2974/Q                       -      A->Q         F     AN22X1          1  0.197   0.109    0.462  
  n_187                         -      -            -     (net)           1      -       -        -  
  g2964/Q                       -      A->Q         R     NO2X1           1  0.287   0.143    0.605  
  n_254                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/D  -      D            R     DFRQX1          1  0.249   0.000    0.605  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.003   10.003  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           2  0.006   0.146   10.149  
  clock__L1_N0                   -      -      -     (net)           2      -       -        -  
  clock__L2_I1/Q                 -      A->Q   R     INX8           21  0.065   0.099   10.248  
  clock__L2_N1                   -      -      -     (net)          21      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1          1  0.146   0.145   10.393  
  rc_gclk                        -      -      -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q               -      A->Q   F     INX16           8  0.132   0.188   10.581  
  rc_gclk__L1_N0                 -      -      -     (net)           8      -       -        -  
  rc_gclk__L2_I2/Q               -      A->Q   R     INX6           24  0.099   0.107   10.689  
  rc_gclk__L2_N2                 -      -      -     (net)          24      -       -        -  
  U5_mem_MEM_data_ecr_reg[9]/C   -      C      R     DFRQX1         24  0.145   0.013   10.689  
#---------------------------------------------------------------------------------------------

