#include "mytm4c123gh6pm.h"

void INIT_PLL(void) {
    SYSCTLb->RCC2 |= 0x80000000;     // Use RCC2
    SYSCTLb->RCC2 |= 0x00000800;   // bypass PLL while initializing
    SYSCTLb->RCC = (SYSCTLb->RCC &~0x000007C0) + 0x00000540;  // 16 MHz
    SYSCTLb->RCC2 &= ~0x00000070;  // Cfg for main OSC
    SYSCTLb->RCC2 &= ~0x00002000;  // activate PLL by clearing PWRDN
    //SYSCTLb->RCC2 |= 0x40000000;   // use 400 MHz PLL   
    SYSCTLb->RCC2 = (SYSCTLb->RCC2 & ~0x1FC00000) + (4<<23);  // 80 MHz
	  //SYSCTLb->RCC2 = (SYSCTLb->RCC2 & ~0x1FC00000) + (9<<23);  // 40 MHz
    while((SYSCTLb->RIS & 0x00000040)==0){};  // Wait for PLL to lock
    SYSCTLb->RCC2 &= ~0x00000800;  // enable PLL by clearing bypass
}

void GPIO_INIT(void) {
	  SYSCTLb->RCGCSSI |= 0x01;     //   same as below
    SYSCTLb->RCGCGPIO |= 0x000B;  // activate port A, B, D
    while((SYSCTLb->PRGPIO&0x000B) == 0){};  // ready?

		// Port A
		// PA2 = SSI0CLK  = SDO, LCD_SCK, pin 23
    // PA3 = SSI0Fss  = CSX, LCD_CS, pin 24
	  // PA4 = SSI0Rx = TP_SO, pin 21
    // PA5 = SSI0Tx   = LCD_SI, pin 19
		// GPIOA->DIR |= 0x2C;          // PA2,3,4,5 output
		GPIOA->AFSEL |= 0x3C;        // Enable alt func on PA2,3,4,5
    GPIOA->DEN |= 0x3C;          // enable digital I/O on PA2,3,4,5

		// Port B
		// PB[0] = Data/CMD Pin for LCD (LCD_RS)
		GPIOB->DIR |= 0x01;          // PB[0] output
		GPIOB->AFSEL |= 0x00;        // disable alt func on PB0
		GPIOB->PUR |= 0x01;          // default to data Tx
    GPIOB->DEN |= 0x01;          // enable digital I/O on PB0

		// Port D
    // PD0 = RED LED
    // PD1 = GREEN LED
    // PD2 = Yellow LED
		GPIOD->DIR |= 0x00;          // PD[2:0] input, we sink current to turn on
		GPIOD->AFSEL |= 0x00;        // disable alt func on PB0
		GPIOD->PUR |= 0x07;          // default off, write 0 to turn on LED
    GPIOD->DEN |= 0x07;          // enable digital I/O on PB0
}

void INIT_SSI0(void) {
	
	// SYSCTLb->RCGC1 |= 0x10;       // Activate clk for SSI0
	SSI0b->CR1 &= 0xFFFFFFFD;        // Disable SSI while configuring
	SSI0b->CR1 &= 0xFFFFFFFB;        // Set to Master mode
	// Time for ludicrous speed
	// 80 MHz SysClk SSIClk = SysClk / (CPSDVSR * (1 + SCR)) 
	//               10 MHz = 40 MHz / (CPSDVSR * (1 + ))
  // CPSDVSR from 2 to 254 (SSICPSR REG) SCR is a value from 0-255
  // from above, 4 = (CPSDVSR * (1 + SCR)) = 2 * (1+SCR)
	// we choose CPSDVSR = 1, then SCR = 1
	// so CPSR = 0x02, SSI0->CR0 = 0x0107
	SSI0b->CPSR = 0x02;             // see above
	SSI0b->CR0  = 0x0107;           // see above
	SSI0b->CR1 |= 0x2;              // Enable SSI
}
