// Seed: 3914795819
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8,
    input tri1 id_9
);
  assign id_7 = id_9;
  assign id_7 = $unsigned(17);
  ;
  assign id_7 = 1'b0 - id_8;
  assign id_4 = id_0#(.id_3(1));
  assign id_7 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    input supply0 id_0,
    output tri0 id_1
    , id_9,
    input wand _id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7
);
  always @(negedge 1) begin : LABEL_0
    id_10;
  end
  assign id_1 = -1 - 1;
  wire id_11;
  logic [id_2 : 1  +  -1] id_12;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_1,
      id_5,
      id_7,
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_8 = 0;
  assign id_1 = id_13;
endmodule
