\doxysection{UART Private Macros}
\label{group___u_a_r_t___private___macros}\index{UART Private Macros@{UART Private Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ UART\+\_\+\+GET\+\_\+\+DIV\+\_\+\+FACTOR}(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get UART clok division factor from clock prescaler value. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+LPUART}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em BRR division operation to set BRR register with LPUART. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING8}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)~  (((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/UARTPresc\+Table[(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)])$\ast$2U) + ((\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+)/2U)) / (\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em BRR division operation to set BRR register in 8-\/bit oversampling mode. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+DIV\+\_\+\+SAMPLING16}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)~  ((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/UARTPresc\+Table[(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)]) + ((\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+)/2U)) / (\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em BRR division operation to set BRR register in 16-\/bit oversampling mode. \end{DoxyCompactList}\item 
\#define \textbf{ UART\+\_\+\+INSTANCE\+\_\+\+LOWPOWER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(IS\+\_\+\+LPUART\+\_\+\+INSTANCE((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))
\begin{DoxyCompactList}\small\item\em Check whether or not UART instance is Low Power UART. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+BAUDRATE}(\+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+) $<$ 18750001U)
\begin{DoxyCompactList}\small\item\em Check UART Baud rate. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ASSERTIONTIME}(\+\_\+\+\_\+\+TIME\+\_\+\+\_\+)~((\+\_\+\+\_\+\+TIME\+\_\+\+\_\+) $<$= 0x1\+FU)
\begin{DoxyCompactList}\small\item\em Check UART assertion time. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DEASSERTIONTIME}(\+\_\+\+\_\+\+TIME\+\_\+\+\_\+)~((\+\_\+\+\_\+\+TIME\+\_\+\+\_\+) $<$= 0x1\+FU)
\begin{DoxyCompactList}\small\item\em Check UART deassertion time. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STOPBITS}(\+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame number of stop bits is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+LPUART\+\_\+\+STOPBITS}(\+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that LPUART frame number of stop bits is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+PARITY}(\+\_\+\+\_\+\+PARITY\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame parity is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}(\+\_\+\+\_\+\+CONTROL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART hardware flow control is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+MODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) \& ($\sim$((uint32\+\_\+t)(\textbf{ UART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX})))) == 0x00U) \&\& ((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) != 0x00U))
\begin{DoxyCompactList}\small\item\em Ensure that UART communication mode is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+STATE}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+OVERSAMPLING}(\+\_\+\+\_\+\+SAMPLING\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART oversampling is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE}(\+\_\+\+\_\+\+ONEBIT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame sampling is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATEMODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART auto Baud rate detection mode is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+RECEIVER\+\_\+\+TIMEOUT}(\+\_\+\+\_\+\+TIMEOUT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART receiver timeout setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+RECEIVER\+\_\+\+TIMEOUT\+\_\+\+VALUE}(\+\_\+\+\_\+\+TIMEOUTVALUE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+TIMEOUTVALUE\+\_\+\+\_\+) $<$= 0x\+FFFFFFU)
\begin{DoxyCompactList}\small\item\em Check the receiver timeout value. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN}(\+\_\+\+\_\+\+LIN\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART LIN state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART LIN break detection length is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+TX}(\+\_\+\+\_\+\+DMATX\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART DMA TX state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+RX}(\+\_\+\+\_\+\+DMARX\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART DMA RX state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+HALF\+\_\+\+DUPLEX}(\+\_\+\+\_\+\+HDSEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART half-\/duplex state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD}(\+\_\+\+\_\+\+WAKEUP\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART wake-\/up method is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+REQUEST\+\_\+\+PARAMETER}(\+\_\+\+\_\+\+PARAM\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART request parameter is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+INIT}(\+\_\+\+\_\+\+INIT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART advanced features initialization is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV}(\+\_\+\+\_\+\+TXINV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame TX inversion setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV}(\+\_\+\+\_\+\+RXINV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame RX inversion setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+DATAINV}(\+\_\+\+\_\+\+DATAINV\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame data inversion setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+SWAP}(\+\_\+\+\_\+\+SWAP\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame RX/\+TX pins swap setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+OVERRUN}(\+\_\+\+\_\+\+OVERRUN\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame overrun setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATE}(\+\_\+\+\_\+\+AUTOBAUDRATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART auto Baud rate state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+DMAONRXERROR}(\+\_\+\+\_\+\+DMA\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART DMA enabling or disabling on error setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+MSBFIRST}(\+\_\+\+\_\+\+MSBFIRST\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame MSB first setting is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+STOPMODE}(\+\_\+\+\_\+\+STOPMODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART stop mode state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+MUTE\+\_\+\+MODE}(\+\_\+\+\_\+\+MUTE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART mute mode state is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+SELECTION}(\+\_\+\+\_\+\+WAKE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART wake-\/up selection is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+DE\+\_\+\+POLARITY}(\+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART driver enable polarity is valid. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+UART\+\_\+\+PRESCALER}(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART Prescaler is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___u_a_r_t___private___macros_ga165adc0070f15c78424d279cb1ea70fc}} 
\index{UART Private Macros@{UART Private Macros}!IS\_LPUART\_STOPBITS@{IS\_LPUART\_STOPBITS}}
\index{IS\_LPUART\_STOPBITS@{IS\_LPUART\_STOPBITS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_LPUART\_STOPBITS}
{\footnotesize\ttfamily \#define IS\+\_\+\+LPUART\+\_\+\+STOPBITS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((\_\_STOPBITS\_\_) == UART\_STOPBITS\_1) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_STOPBITS\_\_) == UART\_STOPBITS\_2))}

\end{DoxyCode}


Ensure that LPUART frame number of stop bits is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+} & LPUART frame number of stop bits. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{STOPBITS}} is valid) or RESET ({\bfseries{STOPBITS}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1298} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga7318c3e5c175b896444697a0a9407b2f}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_AUTOBAUDRATE@{IS\_UART\_ADVFEATURE\_AUTOBAUDRATE}}
\index{IS\_UART\_ADVFEATURE\_AUTOBAUDRATE@{IS\_UART\_ADVFEATURE\_AUTOBAUDRATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_AUTOBAUDRATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+AUTOBAUDRATE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                            (((\_\_AUTOBAUDRATE\_\_) == \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_AUTOBAUDRATE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                                           ((\_\_AUTOBAUDRATE\_\_) == UART\_ADVFEATURE\_AUTOBAUDRATE\_ENABLE))}

\end{DoxyCode}


Ensure that UART auto Baud rate state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+AUTOBAUDRATE\+\_\+\+\_\+} & UART auto Baud rate state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{AUTOBAUDRATE}} is valid) or RESET ({\bfseries{AUTOBAUDRATE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1496} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga88f07bdfe1fcdff17edbbba2f196110d}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_AUTOBAUDRATEMODE@{IS\_UART\_ADVFEATURE\_AUTOBAUDRATEMODE}}
\index{IS\_UART\_ADVFEATURE\_AUTOBAUDRATEMODE@{IS\_UART\_ADVFEATURE\_AUTOBAUDRATEMODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_AUTOBAUDRATEMODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+AUTOBAUDRATEMODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                        (((\_\_MODE\_\_) == UART\_ADVFEATURE\_AUTOBAUDRATE\_ONSTARTBIT)    || \(\backslash\)}
\DoxyCodeLine{                                                        ((\_\_MODE\_\_) == UART\_ADVFEATURE\_AUTOBAUDRATE\_ONFALLINGEDGE) || \(\backslash\)}
\DoxyCodeLine{                                                        ((\_\_MODE\_\_) == UART\_ADVFEATURE\_AUTOBAUDRATE\_ON0X7FFRAME)   || \(\backslash\)}
\DoxyCodeLine{                                                        ((\_\_MODE\_\_) == UART\_ADVFEATURE\_AUTOBAUDRATE\_ON0X55FRAME))}

\end{DoxyCode}


Ensure that UART auto Baud rate detection mode is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MODE\+\_\+\+\_\+} & UART auto Baud rate detection mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{MODE}} is valid) or RESET ({\bfseries{MODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1357} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga8f6cd85ae5ce7f8dd0ed9227ef5154f6}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_DATAINV@{IS\_UART\_ADVFEATURE\_DATAINV}}
\index{IS\_UART\_ADVFEATURE\_DATAINV@{IS\_UART\_ADVFEATURE\_DATAINV}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_DATAINV}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+DATAINV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DATAINV\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_DATAINV\_\_) == UART\_ADVFEATURE\_DATAINV\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                                 ((\_\_DATAINV\_\_) == UART\_ADVFEATURE\_DATAINV\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame data inversion setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+DATAINV\+\_\+\+\_\+} & UART frame data inversion setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{DATAINV}} is valid) or RESET ({\bfseries{DATAINV}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1472} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga15b46dfa0d80a4583864a31da73e3c99}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_DMAONRXERROR@{IS\_UART\_ADVFEATURE\_DMAONRXERROR}}
\index{IS\_UART\_ADVFEATURE\_DMAONRXERROR@{IS\_UART\_ADVFEATURE\_DMAONRXERROR}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_DMAONRXERROR}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+DMAONRXERROR(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DMA\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                   (((\_\_DMA\_\_) == UART\_ADVFEATURE\_DMA\_ENABLEONRXERROR) || \(\backslash\)}
\DoxyCodeLine{                                                   ((\_\_DMA\_\_) == UART\_ADVFEATURE\_DMA\_DISABLEONRXERROR))}

\end{DoxyCode}


Ensure that UART DMA enabling or disabling on error setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+DMA\+\_\+\+\_\+} & UART DMA enabling or disabling on error setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{DMA}} is valid) or RESET ({\bfseries{DMA}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1505} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gad91bec43fbbaa25cec138ef8fcfbdad5}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_INIT@{IS\_UART\_ADVFEATURE\_INIT}}
\index{IS\_UART\_ADVFEATURE\_INIT@{IS\_UART\_ADVFEATURE\_INIT}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_INIT}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+INIT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INIT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                            ((\_\_INIT\_\_) <= (UART\_ADVFEATURE\_NO\_INIT                | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_TXINVERT\_INIT          | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_RXINVERT\_INIT          | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_DATAINVERT\_INIT        | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_SWAP\_INIT              | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_RXOVERRUNDISABLE\_INIT  | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_DMADISABLEONERROR\_INIT | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_AUTOBAUDRATE\_INIT      | \(\backslash\)}
\DoxyCodeLine{                                                            UART\_ADVFEATURE\_MSBFIRST\_INIT))}

\end{DoxyCode}


Ensure that UART advanced features initialization is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INIT\+\_\+\+\_\+} & UART advanced features initialization. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{INIT}} is valid) or RESET ({\bfseries{INIT}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1441} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga82289de330949918b037acf94fb12aef}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_MSBFIRST@{IS\_UART\_ADVFEATURE\_MSBFIRST}}
\index{IS\_UART\_ADVFEATURE\_MSBFIRST@{IS\_UART\_ADVFEATURE\_MSBFIRST}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_MSBFIRST}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+MSBFIRST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MSBFIRST\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                   (((\_\_MSBFIRST\_\_) == UART\_ADVFEATURE\_MSBFIRST\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                                   ((\_\_MSBFIRST\_\_) == UART\_ADVFEATURE\_MSBFIRST\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame MSB first setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MSBFIRST\+\_\+\+\_\+} & UART frame MSB first setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{MSBFIRST}} is valid) or RESET ({\bfseries{MSBFIRST}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1513} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga7f53ad0eca57b7ffabcae9007b7bbfa6}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_RXINV@{IS\_UART\_ADVFEATURE\_RXINV}}
\index{IS\_UART\_ADVFEATURE\_RXINV@{IS\_UART\_ADVFEATURE\_RXINV}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_RXINV}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RXINV\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                             (((\_\_RXINV\_\_) == UART\_ADVFEATURE\_RXINV\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                             ((\_\_RXINV\_\_) == UART\_ADVFEATURE\_RXINV\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame RX inversion setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RXINV\+\_\+\+\_\+} & UART frame RX inversion setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{RXINV}} is valid) or RESET ({\bfseries{RXINV}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1464} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gae0055233b6372a290fe69c811d307c5e}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_STOPMODE@{IS\_UART\_ADVFEATURE\_STOPMODE}}
\index{IS\_UART\_ADVFEATURE\_STOPMODE@{IS\_UART\_ADVFEATURE\_STOPMODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_STOPMODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+STOPMODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STOPMODE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                   (((\_\_STOPMODE\_\_) == UART\_ADVFEATURE\_STOPMODE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                                   ((\_\_STOPMODE\_\_) == UART\_ADVFEATURE\_STOPMODE\_ENABLE))}

\end{DoxyCode}


Ensure that UART stop mode state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STOPMODE\+\_\+\+\_\+} & UART stop mode state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{STOPMODE}} is valid) or RESET ({\bfseries{STOPMODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1521} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaf095ad39d3035f722c6976921a84dbea}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_SWAP@{IS\_UART\_ADVFEATURE\_SWAP}}
\index{IS\_UART\_ADVFEATURE\_SWAP@{IS\_UART\_ADVFEATURE\_SWAP}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_SWAP}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+SWAP(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SWAP\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                           (((\_\_SWAP\_\_) == UART\_ADVFEATURE\_SWAP\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_SWAP\_\_) == UART\_ADVFEATURE\_SWAP\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame RX/\+TX pins swap setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SWAP\+\_\+\+\_\+} & UART frame RX/\+TX pins swap setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{SWAP}} is valid) or RESET ({\bfseries{SWAP}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1480} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga4295a61b0afe152975609cedb9034fdc}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ADVFEATURE\_TXINV@{IS\_UART\_ADVFEATURE\_TXINV}}
\index{IS\_UART\_ADVFEATURE\_TXINV@{IS\_UART\_ADVFEATURE\_TXINV}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ADVFEATURE\_TXINV}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TXINV\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                             (((\_\_TXINV\_\_) == UART\_ADVFEATURE\_TXINV\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                             ((\_\_TXINV\_\_) == UART\_ADVFEATURE\_TXINV\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame TX inversion setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TXINV\+\_\+\+\_\+} & UART frame TX inversion setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{TXINV}} is valid) or RESET ({\bfseries{TXINV}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1456} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga8acf6b6648717b7192439f1b426321a4}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ASSERTIONTIME@{IS\_UART\_ASSERTIONTIME}}
\index{IS\_UART\_ASSERTIONTIME@{IS\_UART\_ASSERTIONTIME}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ASSERTIONTIME}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ASSERTIONTIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIME\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+TIME\+\_\+\+\_\+) $<$= 0x1\+FU)}



Check UART assertion time. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIME\+\_\+\+\_\+} & 5-\/bit value assertion time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Test} & result (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1275} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaa8f50c3cc4c04875ea490fb81a08731d}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}}
\index{IS\_UART\_BAUDRATE@{IS\_UART\_BAUDRATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_BAUDRATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+BAUDRATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+) $<$ 18750001U)}



Check UART Baud rate. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+BAUDRATE\+\_\+\+\_\+} & Baudrate specified by the user. The maximum Baud Rate is derived from the maximum clock on G4 (i.\+e. 150 MHz) divided by the smallest oversampling used on the USART (i.\+e. 8) \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{BAUDRATE}} is valid) or RESET ({\bfseries{BAUDRATE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1269} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaecf169f01673ae67b12b3155e074bf12}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_DE\_POLARITY@{IS\_UART\_DE\_POLARITY}}
\index{IS\_UART\_DE\_POLARITY@{IS\_UART\_DE\_POLARITY}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_DE\_POLARITY}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+DE\+\_\+\+POLARITY(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((\_\_POLARITY\_\_) == UART\_DE\_POLARITY\_HIGH) || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_POLARITY\_\_) == UART\_DE\_POLARITY\_LOW))}

\end{DoxyCode}


Ensure that UART driver enable polarity is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+POLARITY\+\_\+\+\_\+} & UART driver enable polarity. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{POLARITY}} is valid) or RESET ({\bfseries{POLARITY}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1546} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga7e060b24713e3fb49f4f0f4fa71dd85f}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_DEASSERTIONTIME@{IS\_UART\_DEASSERTIONTIME}}
\index{IS\_UART\_DEASSERTIONTIME@{IS\_UART\_DEASSERTIONTIME}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_DEASSERTIONTIME}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+DEASSERTIONTIME(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIME\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+TIME\+\_\+\+\_\+) $<$= 0x1\+FU)}



Check UART deassertion time. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIME\+\_\+\+\_\+} & 5-\/bit value deassertion time. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Test} & result (TRUE or FALSE). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1281} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga85c4c9339de2076106942cd9ab61ad77}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_DMA\_RX@{IS\_UART\_DMA\_RX}}
\index{IS\_UART\_DMA\_RX@{IS\_UART\_DMA\_RX}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_DMA\_RX}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+RX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DMARX\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       (((\_\_DMARX\_\_) == UART\_DMA\_RX\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_DMARX\_\_) == UART\_DMA\_RX\_ENABLE))}

\end{DoxyCode}


Ensure that UART DMA RX state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+DMARX\+\_\+\+\_\+} & UART DMA RX state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{DMARX}} is valid) or RESET ({\bfseries{DMARX}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1406} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga433107c59f6d1c66a38e53e38fdc0a57}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_DMA\_TX@{IS\_UART\_DMA\_TX}}
\index{IS\_UART\_DMA\_TX@{IS\_UART\_DMA\_TX}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_DMA\_TX}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+TX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+DMATX\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       (((\_\_DMATX\_\_) == UART\_DMA\_TX\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                       ((\_\_DMATX\_\_) == UART\_DMA\_TX\_ENABLE))}

\end{DoxyCode}


Ensure that UART DMA TX state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+DMATX\+\_\+\+\_\+} & UART DMA TX state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{DMATX}} is valid) or RESET ({\bfseries{DMATX}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1398} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga2298a324be00d275d98b336569ee3f97}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_HALF\_DUPLEX@{IS\_UART\_HALF\_DUPLEX}}
\index{IS\_UART\_HALF\_DUPLEX@{IS\_UART\_HALF\_DUPLEX}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_HALF\_DUPLEX}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+HALF\+\_\+\+DUPLEX(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HDSEL\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((\_\_HDSEL\_\_) == UART\_HALF\_DUPLEX\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                            ((\_\_HDSEL\_\_) == UART\_HALF\_DUPLEX\_ENABLE))}

\end{DoxyCode}


Ensure that UART half-\/duplex state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HDSEL\+\_\+\+\_\+} & UART half-\/duplex state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{HDSEL}} is valid) or RESET ({\bfseries{HDSEL}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1414} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga92977d9daf0c39d875df200ae0ae6acd}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}}
\index{IS\_UART\_HARDWARE\_FLOW\_CONTROL@{IS\_UART\_HARDWARE\_FLOW\_CONTROL}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_HARDWARE\_FLOW\_CONTROL}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CONTROL\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  (((\_\_CONTROL\_\_) == UART\_HWCONTROL\_NONE) || \(\backslash\)}
\DoxyCodeLine{   ((\_\_CONTROL\_\_) == UART\_HWCONTROL\_RTS)  || \(\backslash\)}
\DoxyCodeLine{   ((\_\_CONTROL\_\_) == UART\_HWCONTROL\_CTS)  || \(\backslash\)}
\DoxyCodeLine{   ((\_\_CONTROL\_\_) == UART\_HWCONTROL\_RTS\_CTS))}

\end{DoxyCode}


Ensure that UART hardware flow control is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CONTROL\+\_\+\+\_\+} & UART hardware flow control. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{CONTROL}} is valid) or RESET ({\bfseries{CONTROL}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1315} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga13d7f9876db68d9d6316204a8a2588de}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN@{IS\_UART\_LIN}}
\index{IS\_UART\_LIN@{IS\_UART\_LIN}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_LIN}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LIN\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                     (((\_\_LIN\_\_) == UART\_LIN\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                     ((\_\_LIN\_\_) == UART\_LIN\_ENABLE))}

\end{DoxyCode}


Ensure that UART LIN state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LIN\+\_\+\+\_\+} & UART LIN state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{LIN}} is valid) or RESET ({\bfseries{LIN}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1382} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gac8ac0d0dc7fad5edf53150ce05d902ee}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}}
\index{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH@{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_LIN\_BREAK\_DETECT\_LENGTH}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+BREAK\+\_\+\+DETECT\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                     (((\_\_LENGTH\_\_) == UART\_LINBREAKDETECTLENGTH\_10B) || \(\backslash\)}
\DoxyCodeLine{                                                     ((\_\_LENGTH\_\_) == UART\_LINBREAKDETECTLENGTH\_11B))}

\end{DoxyCode}


Ensure that UART LIN break detection length is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+} & UART LIN break detection length. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{LENGTH}} is valid) or RESET ({\bfseries{LENGTH}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1390} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gae5b637b9191dea1f8fd3846b886dd38b}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_MODE@{IS\_UART\_MODE}}
\index{IS\_UART\_MODE@{IS\_UART\_MODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_MODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MODE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) \& ($\sim$((uint32\+\_\+t)(\textbf{ UART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX})))) == 0x00U) \&\& ((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) != 0x00U))}



Ensure that UART communication mode is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MODE\+\_\+\+\_\+} & UART communication mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{MODE}} is valid) or RESET ({\bfseries{MODE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1326} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga9df22e11f8bc82847fbe16b6f073ae04}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_MUTE\_MODE@{IS\_UART\_MUTE\_MODE}}
\index{IS\_UART\_MUTE\_MODE@{IS\_UART\_MUTE\_MODE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_MUTE\_MODE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+MUTE\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MUTE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                           (((\_\_MUTE\_\_) == UART\_ADVFEATURE\_MUTEMODE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                           ((\_\_MUTE\_\_) == UART\_ADVFEATURE\_MUTEMODE\_ENABLE))}

\end{DoxyCode}


Ensure that UART mute mode state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MUTE\+\_\+\+\_\+} & UART mute mode state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{MUTE}} is valid) or RESET ({\bfseries{MUTE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1529} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga6452a4420dac4abd4f0ea0e1677f37a9}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_ONE\_BIT\_SAMPLE@{IS\_UART\_ONE\_BIT\_SAMPLE}}
\index{IS\_UART\_ONE\_BIT\_SAMPLE@{IS\_UART\_ONE\_BIT\_SAMPLE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_ONE\_BIT\_SAMPLE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ONE\+\_\+\+BIT\+\_\+\+SAMPLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ONEBIT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((\_\_ONEBIT\_\_) == UART\_ONE\_BIT\_SAMPLE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                            ((\_\_ONEBIT\_\_) == UART\_ONE\_BIT\_SAMPLE\_ENABLE))}

\end{DoxyCode}


Ensure that UART frame sampling is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ONEBIT\+\_\+\+\_\+} & UART frame sampling. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ONEBIT}} is valid) or RESET ({\bfseries{ONEBIT}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1349} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga57b4229ecb4387a0bb9137fed8de13b8}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_OVERRUN@{IS\_UART\_OVERRUN}}
\index{IS\_UART\_OVERRUN@{IS\_UART\_OVERRUN}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_OVERRUN}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+OVERRUN(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+OVERRUN\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((\_\_OVERRUN\_\_) == UART\_ADVFEATURE\_OVERRUN\_ENABLE) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_OVERRUN\_\_) == UART\_ADVFEATURE\_OVERRUN\_DISABLE))}

\end{DoxyCode}


Ensure that UART frame overrun setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+OVERRUN\+\_\+\+\_\+} & UART frame overrun setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{OVERRUN}} is valid) or RESET ({\bfseries{OVERRUN}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1488} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga8d918253e015c4a8aa07316a89f8265e}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}}
\index{IS\_UART\_OVERSAMPLING@{IS\_UART\_OVERSAMPLING}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_OVERSAMPLING}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+OVERSAMPLING(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+SAMPLING\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((\_\_SAMPLING\_\_) == UART\_OVERSAMPLING\_16) || \(\backslash\)}
\DoxyCodeLine{                                            ((\_\_SAMPLING\_\_) == UART\_OVERSAMPLING\_8))}

\end{DoxyCode}


Ensure that UART oversampling is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+SAMPLING\+\_\+\+\_\+} & UART oversampling. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{SAMPLING}} is valid) or RESET ({\bfseries{SAMPLING}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1341} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga57b0798bfa43d210f492eb3c5e218a86}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_PARITY@{IS\_UART\_PARITY}}
\index{IS\_UART\_PARITY@{IS\_UART\_PARITY}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_PARITY}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+PARITY(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PARITY\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((\_\_PARITY\_\_) == UART\_PARITY\_NONE) || \(\backslash\)}
\DoxyCodeLine{                                    ((\_\_PARITY\_\_) == UART\_PARITY\_EVEN) || \(\backslash\)}
\DoxyCodeLine{                                    ((\_\_PARITY\_\_) == UART\_PARITY\_ODD))}

\end{DoxyCode}


Ensure that UART frame parity is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PARITY\+\_\+\+\_\+} & UART frame parity. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{PARITY}} is valid) or RESET ({\bfseries{PARITY}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1306} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga9d8c59b67eaeb7e5f112e7c9123039ae}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_PRESCALER@{IS\_UART\_PRESCALER}}
\index{IS\_UART\_PRESCALER@{IS\_UART\_PRESCALER}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_PRESCALER}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+PRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                               (((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV1)   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV2)   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV4)   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV6)   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV8)   || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV10)  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV12)  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV16)  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV32)  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV64)  || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV128) || \(\backslash\)}
\DoxyCodeLine{                                               ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV256))}

\end{DoxyCode}


Ensure that UART Prescaler is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+} & UART Prescaler value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{CLOCKPRESCALER}} is valid) or RESET ({\bfseries{CLOCKPRESCALER}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1554} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaa2ad21da17caf46375c7bd4efbde8b17}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_RECEIVER\_TIMEOUT@{IS\_UART\_RECEIVER\_TIMEOUT}}
\index{IS\_UART\_RECEIVER\_TIMEOUT@{IS\_UART\_RECEIVER\_TIMEOUT}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_RECEIVER\_TIMEOUT}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+RECEIVER\+\_\+\+TIMEOUT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIMEOUT\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                (((\_\_TIMEOUT\_\_) == UART\_RECEIVER\_TIMEOUT\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                                ((\_\_TIMEOUT\_\_) == UART\_RECEIVER\_TIMEOUT\_ENABLE))}

\end{DoxyCode}


Ensure that UART receiver timeout setting is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIMEOUT\+\_\+\+\_\+} & UART receiver timeout setting. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{TIMEOUT}} is valid) or RESET ({\bfseries{TIMEOUT}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1367} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaee43ee42a5b1ba061322ab0763c6ef4f}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_RECEIVER\_TIMEOUT\_VALUE@{IS\_UART\_RECEIVER\_TIMEOUT\_VALUE}}
\index{IS\_UART\_RECEIVER\_TIMEOUT\_VALUE@{IS\_UART\_RECEIVER\_TIMEOUT\_VALUE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_RECEIVER\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+RECEIVER\+\_\+\+TIMEOUT\+\_\+\+VALUE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+TIMEOUTVALUE\+\_\+\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+\_\+\+TIMEOUTVALUE\+\_\+\+\_\+) $<$= 0x\+FFFFFFU)}



Check the receiver timeout value. 

\begin{DoxyNote}{Note}
The maximum UART receiver timeout value is 0x\+FFFFFF. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+TIMEOUTVALUE\+\_\+\+\_\+} & receiver timeout value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Test} & result (TRUE or FALSE) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1375} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga5cf62c9c598753525888cc7c24be3cb2}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_REQUEST\_PARAMETER@{IS\_UART\_REQUEST\_PARAMETER}}
\index{IS\_UART\_REQUEST\_PARAMETER@{IS\_UART\_REQUEST\_PARAMETER}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_REQUEST\_PARAMETER}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+REQUEST\+\_\+\+PARAMETER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PARAM\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((\_\_PARAM\_\_) == UART\_AUTOBAUD\_REQUEST)     || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_PARAM\_\_) == UART\_SENDBREAK\_REQUEST)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_PARAM\_\_) == UART\_MUTE\_MODE\_REQUEST)    || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_PARAM\_\_) == UART\_RXDATA\_FLUSH\_REQUEST) || \(\backslash\)}
\DoxyCodeLine{                                              ((\_\_PARAM\_\_) == UART\_TXDATA\_FLUSH\_REQUEST))}

\end{DoxyCode}


Ensure that UART request parameter is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PARAM\+\_\+\+\_\+} & UART request parameter. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{PARAM}} is valid) or RESET ({\bfseries{PARAM}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1430} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga754855879401ab846803a03eec2f7f10}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STATE@{IS\_UART\_STATE}}
\index{IS\_UART\_STATE@{IS\_UART\_STATE}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_STATE}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STATE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((\_\_STATE\_\_) == UART\_STATE\_DISABLE) || \(\backslash\)}
\DoxyCodeLine{                                  ((\_\_STATE\_\_) == UART\_STATE\_ENABLE))}

\end{DoxyCode}


Ensure that UART state is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & UART state. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{STATE}} is valid) or RESET ({\bfseries{STATE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1333} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga0fa4dec621a59f8c07f42548cdbb7f18}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}}
\index{IS\_UART\_STOPBITS@{IS\_UART\_STOPBITS}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_STOPBITS}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+STOPBITS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        (((\_\_STOPBITS\_\_) == UART\_STOPBITS\_0\_5) || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_STOPBITS\_\_) == UART\_STOPBITS\_1)   || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_STOPBITS\_\_) == UART\_STOPBITS\_1\_5) || \(\backslash\)}
\DoxyCodeLine{                                        ((\_\_STOPBITS\_\_) == UART\_STOPBITS\_2))}

\end{DoxyCode}


Ensure that UART frame number of stop bits is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STOPBITS\+\_\+\+\_\+} & UART frame number of stop bits. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{STOPBITS}} is valid) or RESET ({\bfseries{STOPBITS}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1288} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gaab6d7b59cffaf070ac3db100c76f4654}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WAKEUP\_SELECTION@{IS\_UART\_WAKEUP\_SELECTION}}
\index{IS\_UART\_WAKEUP\_SELECTION@{IS\_UART\_WAKEUP\_SELECTION}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_WAKEUP\_SELECTION}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+SELECTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+WAKE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((\_\_WAKE\_\_) == UART\_WAKEUP\_ON\_ADDRESS)           || \(\backslash\)}
\DoxyCodeLine{                                            ((\_\_WAKE\_\_) == UART\_WAKEUP\_ON\_STARTBIT)          || \(\backslash\)}
\DoxyCodeLine{                                            ((\_\_WAKE\_\_) == UART\_WAKEUP\_ON\_READDATA\_NONEMPTY))}

\end{DoxyCode}


Ensure that UART wake-\/up selection is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+WAKE\+\_\+\+\_\+} & UART wake-\/up selection. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{WAKE}} is valid) or RESET ({\bfseries{WAKE}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1537} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga144aecf3ad6ca3ce6653ae113c9a6141}} 
\index{UART Private Macros@{UART Private Macros}!IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}}
\index{IS\_UART\_WAKEUPMETHOD@{IS\_UART\_WAKEUPMETHOD}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{IS\_UART\_WAKEUPMETHOD}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WAKEUPMETHOD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+WAKEUP\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((\_\_WAKEUP\_\_) == UART\_WAKEUPMETHOD\_IDLELINE) || \(\backslash\)}
\DoxyCodeLine{                                          ((\_\_WAKEUP\_\_) == UART\_WAKEUPMETHOD\_ADDRESSMARK))}

\end{DoxyCode}


Ensure that UART wake-\/up method is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+WAKEUP\+\_\+\+\_\+} & UART wake-\/up method . \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{WAKEUP}} is valid) or RESET ({\bfseries{WAKEUP}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1422} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gacdbf9c41318d542f8fe3841d6981e89f}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_LPUART@{UART\_DIV\_LPUART}}
\index{UART\_DIV\_LPUART@{UART\_DIV\_LPUART}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIV\_LPUART}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+LPUART(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  ((uint32\_t)((((((uint64\_t)(\_\_PCLK\_\_))/(UARTPrescTable[(\_\_CLOCKPRESCALER\_\_)]))*256U)+ \(\backslash\)}
\DoxyCodeLine{               (uint32\_t)((\_\_BAUD\_\_)/2U)) / (\_\_BAUD\_\_))                                \(\backslash\)}
\DoxyCodeLine{  )}

\end{DoxyCode}


BRR division operation to set BRR register with LPUART. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PCLK\+\_\+\+\_\+} & LPUART clock. \\
\hline
{\em \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+} & Baud rate set by the user. \\
\hline
{\em \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+} & UART prescaler value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Division} & result \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1234} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga5321c542a31ad6a0dff145a71e55c1c2}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}}
\index{UART\_DIV\_SAMPLING16@{UART\_DIV\_SAMPLING16}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIV\_SAMPLING16}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING16(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+ }\end{DoxyParamCaption})~  ((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/UARTPresc\+Table[(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)]) + ((\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+)/2U)) / (\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+))}



BRR division operation to set BRR register in 16-\/bit oversampling mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PCLK\+\_\+\+\_\+} & UART clock. \\
\hline
{\em \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+} & Baud rate set by the user. \\
\hline
{\em \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+} & UART prescaler value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Division} & result \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1254} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gae18b02b9da2d07b28bfc070fec4225a4}} 
\index{UART Private Macros@{UART Private Macros}!UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}}
\index{UART\_DIV\_SAMPLING8@{UART\_DIV\_SAMPLING8}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_DIV\_SAMPLING8}
{\footnotesize\ttfamily \#define UART\+\_\+\+DIV\+\_\+\+SAMPLING8(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (((((\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)/UARTPresc\+Table[(\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+)])$\ast$2U) + ((\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+)/2U)) / (\+\_\+\+\_\+\+BAUD\+\_\+\+\_\+))}



BRR division operation to set BRR register in 8-\/bit oversampling mode. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PCLK\+\_\+\+\_\+} & UART clock. \\
\hline
{\em \+\_\+\+\_\+\+BAUD\+\_\+\+\_\+} & Baud rate set by the user. \\
\hline
{\em \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+} & UART prescaler value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Division} & result \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1245} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_ga3899c4107cac809b69d99f0efeb6a0b7}} 
\index{UART Private Macros@{UART Private Macros}!UART\_GET\_DIV\_FACTOR@{UART\_GET\_DIV\_FACTOR}}
\index{UART\_GET\_DIV\_FACTOR@{UART\_GET\_DIV\_FACTOR}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_GET\_DIV\_FACTOR}
{\footnotesize\ttfamily \#define UART\+\_\+\+GET\+\_\+\+DIV\+\_\+\+FACTOR(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  (((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV1)   ? 1U :       \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV2)   ? 2U :       \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV4)   ? 4U :       \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV6)   ? 6U :       \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV8)   ? 8U :       \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV10)  ? 10U :      \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV12)  ? 12U :      \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV16)  ? 16U :      \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV32)  ? 32U :      \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV64)  ? 64U :      \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV128) ? 128U :     \(\backslash\)}
\DoxyCodeLine{   ((\_\_CLOCKPRESCALER\_\_) == UART\_PRESCALER\_DIV256) ? 256U : 1U)}

\end{DoxyCode}


Get UART clok division factor from clock prescaler value. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CLOCKPRESCALER\+\_\+\+\_\+} & UART prescaler value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em UART} & clock division factor \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1214} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

\mbox{\label{group___u_a_r_t___private___macros_gac0df0132f5d0ad91a86f2ee9489ba699}} 
\index{UART Private Macros@{UART Private Macros}!UART\_INSTANCE\_LOWPOWER@{UART\_INSTANCE\_LOWPOWER}}
\index{UART\_INSTANCE\_LOWPOWER@{UART\_INSTANCE\_LOWPOWER}!UART Private Macros@{UART Private Macros}}
\doxysubsubsection{UART\_INSTANCE\_LOWPOWER}
{\footnotesize\ttfamily \#define UART\+\_\+\+INSTANCE\+\_\+\+LOWPOWER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(IS\+\_\+\+LPUART\+\_\+\+INSTANCE((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance))}



Check whether or not UART instance is Low Power UART. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (instance is LPUART) or RESET (instance isn\textquotesingle{}t LPUART) \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1261} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+uart.\+h}.

