Flow report for PBL3
Tue May 25 19:20:56 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Tue May 25 19:20:56 2021       ;
; Quartus Prime Version ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name         ; PBL3                                        ;
; Top-level Entity Name ; circuito_principal                          ;
; Family                ; MAX II                                      ;
; Device                ; EPM240T100C5                                ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 6 / 240 ( 3 % )                             ;
; Total pins            ; 9 / 80 ( 11 % )                             ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/25/2021 19:16:27 ;
; Main task         ; Compilation         ;
; Revision Name     ; PBL3                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                          ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                       ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                 ; 141448471625817.162198098702187 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                        ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                ; 85                              ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                ; 0                               ; --            ; --          ; --                                ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                            ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air     ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                    ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                      ; circuito_principal              ; PBL3          ; --          ; --                                ;
+---------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:32     ; 1.0                     ; 337 MB              ; 00:00:51                           ;
; Fitter               ; 00:00:03     ; 1.0                     ; 519 MB              ; 00:00:03                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 327 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 336 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 577 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 569 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 577 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 570 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 577 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 571 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 575 MB              ; 00:00:01                           ;
; Total                ; 00:00:47     ; --                      ; --                  ; 00:01:04                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+----------------------+------------------+------------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name          ; OS Version ; Processor type ;
+----------------------+------------------+------------------+------------+----------------+
; Analysis & Synthesis ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; Fitter               ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; Assembler            ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; Timing Analyzer      ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
; EDA Netlist Writer   ; antony-pc        ; Debian GNU/Linux ; 10         ; x86_64         ;
+----------------------+------------------+------------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3
quartus_fit --read_settings_files=off --write_settings_files=off PBL3 -c PBL3
quartus_asm --read_settings_files=off --write_settings_files=off PBL3 -c PBL3
quartus_sta PBL3 -c PBL3
quartus_eda --read_settings_files=off --write_settings_files=off PBL3 -c PBL3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PBL3 -c PBL3 --vector_source="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/Waveform2.vwf" --testbench_file="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/Waveform2.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/" PBL3 -c PBL3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PBL3 -c PBL3 --vector_source="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/Waveform2.vwf" --testbench_file="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/Waveform2.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/" PBL3 -c PBL3
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PBL3 -c PBL3 --vector_source="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/Waveform2.vwf" --testbench_file="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/Waveform2.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/simulation/qsim/" PBL3 -c PBL3



