Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit xfft_v7_1 is verilog ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench.prj
Compiling verilog file
"/opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench.prj"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testben
ch.v"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/xfft_v7
_1.v"
Module <testbench> compiled
Module <xfft_v7_1> compiled
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 232 Connection to input port 'xn0_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 233 Connection to input port 'xn1_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 234 Connection to input port 'xn2_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 235 Connection to input port 'xn3_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 222 Connection to input port 'scale_sch0' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 223 Connection to input port 'scale_sch1' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 224 Connection to input port 'scale_sch2' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 225 Connection to input port 'scale_sch3' does not match port
   size


Analyzing Verilog code ...
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
PARAMETER NUMBER_OF_INPUT_WORDS has localparam
PARAMETER NUMBER_OF_OUTPUT_WORDS has localparam
PARAMETER Idle has localparam
PARAMETER Read_Inputs has localparam
PARAMETER Busy has localparam
PARAMETER Write_Outputs has localparam
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
HDL language for the peripheral (top level) design unit xfft_v7_1 is verilog ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/cc/cs150/sp13/class/cs150-ad/pcores/testbench.prj
Compiling verilog file
"/opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench.prj"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/testben
ch.v"
Compiling verilog include file
"/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/xfft_v7
_1.v"
Module <testbench> compiled
Module <xfft_v7_1> compiled
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 232 Connection to input port 'xn0_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 233 Connection to input port 'xn1_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 234 Connection to input port 'xn2_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 235 Connection to input port 'xn3_im' does not match port size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 222 Connection to input port 'scale_sch0' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 223 Connection to input port 'scale_sch1' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 224 Connection to input port 'scale_sch2' does not match port
   size
WARNING:HDLCompilers:259 -
   "/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/test
   bench.v" line 225 Connection to input port 'scale_sch3' does not match port
   size


Analyzing Verilog code ...
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
PARAMETER NUMBER_OF_INPUT_WORDS has localparam
PARAMETER NUMBER_OF_OUTPUT_WORDS has localparam
PARAMETER Idle has localparam
PARAMETER Read_Inputs has localparam
PARAMETER Busy has localparam
PARAMETER Write_Outputs has localparam
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
Copying file testbench.v to
/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/ ...
Copying file xfft_v7_1.v to
/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a/hdl/verilog/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/cc/cs150/sp13/class/cs150-ad/pcores/testbench_v1_00_a.

Summary:

  Logical library     : testbench_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - testbench_v1_00_a/data
  - testbench_v1_00_a/hdl
  - testbench_v1_00_a/hdl/verilog
  - testbench_v1_00_a/hdl/vhdl
  - testbench_v1_00_a/netlist

The following HDL source files will be copied into the
testbench_v1_00_a/hdl/verilog directory:

  - testbench.v
  - xfft_v7_1.v


The following files will be created under the testbench_v1_00_a/data directory:

  - testbench_v2_1_0.mpd
  - testbench_v2_1_0.pao

  - testbench_v2_1_0.bbd

The following netlist file(s) will be copied into the testbench_v1_00_a/netlist
directory:

  - xfft_v7_1.ngc


