// Seed: 181478412
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_5 = 32'd57
) (
    output wire id_0,
    output wire id_1,
    input  wire _id_2
    , id_4
);
  logic _id_5;
  ;
  xor primCall (id_0, id_4, id_6, id_7, id_8);
  assign id_4 = 1;
  wire [id_2 : 1 'h0 -  (  -1  -  id_5  ?  1 'd0 : -1  )] id_6;
  logic id_7;
  ;
  wire id_8;
  ;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    input wire id_7,
    output wor id_8,
    output uwire void id_9,
    input supply0 id_10,
    output tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    output wire id_15
    , id_26,
    output tri1 id_16,
    output supply1 id_17
    , id_27,
    input wor id_18,
    input supply0 id_19,
    output supply1 id_20,
    input wand id_21,
    input supply1 id_22,
    output supply0 module_2,
    output supply1 id_24
);
  wire  id_28;
  logic id_29;
  ;
  logic id_30;
  ;
  module_0 modCall_1 ();
endmodule
