INFO:sim:172 - Generating IP...
Resolving generics for 'D_mem'...
Applying external generics to 'D_mem'...
Delivering associated files for 'D_mem'...
Delivering EJava files for 'D_mem'...
Generating implementation netlist for 'D_mem'...
INFO:sim - Pre-processing HDL files for 'D_mem'...
Running synthesis for 'D_mem'
Running ngcbuild...
Writing VHO instantiation template for 'D_mem'...
Writing VHDL behavioral simulation model for 'D_mem'...
WARNING:sim - Overwriting existing file
   Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'D_mem'...
Generating metadata file...
Generating ISE project file for 'D_mem'...
Generating ISE project...
XCO file found: D_mem.xco
XMDF file found: D_mem_xmdf.tcl
Adding Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.asy -view all -origin_type
imported
Adding Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.ngc -view all -origin_type
created
Checking file "Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.ngc" for project
device match ...
File "Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.ngc" device information
matches project device.
Adding Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.sym -view all -origin_type
imported
Adding Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/Share/PPCPU_Final/ipcore_dir/tmp/_cg/D_mem.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/D_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'D_mem'.
