// Seed: 1530343061
module module_0 (
    output tri id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    output tri0 id_4
);
  id_6();
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    output uwire id_4,
    inout wand id_5,
    output tri0 id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    input wor id_11,
    output wor id_12,
    output wire id_13,
    output supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    output tri id_17
);
  wire id_19;
  always @(negedge 1) begin : LABEL_0$display
    ;
  end
  or primCall (id_3, id_7, id_11, id_5, id_15, id_8, id_9, id_2, id_16, id_19);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1,
      id_5,
      id_3
  );
endmodule
