============================================================
   Tang Dynasty, V6.0.117864
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = C:/D/software/TD6.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     24540
   Run Date =   Sun Dec  8 09:29:27 2024

   Run on =     LZL
============================================================
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  7.345169s wall, 4.968750s user + 0.171875s system = 5.140625s CPU (70.0%)

RUN-1004 : used memory is 1327 MB, reserved memory is 1364 MB, peak memory is 1359 MB
RUN-1002 : start command "open_project fpga_prj.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.117864.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.117864 , DB_VERSION=46203
RUN-1003 : finish command "import_db ../syn_1/fpga_prj_gate.db" in  2.208011s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (55.2%)

RUN-1004 : used memory is 1687 MB, reserved memory is 1736 MB, peak memory is 1734 MB
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        effort        |   medium   |      medium      |        
RUN-1001 :    hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt   |    off     |       off        |        
RUN-1001 :   macro_performance  |    auto    |       auto       |        
RUN-1001 :      max_fanout      |   999999   |      999999      |        
RUN-1001 :      opt_timing      |   medium   |      medium      |        
RUN-1001 :    post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy     |     1      |        1         |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "read_sdc ../../../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "read_sdc -ip ddr_ip ../../al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 32 thread(s).
RUN-1001 : Place is running with logic level mode: 2
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X81Y39Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X81Y40Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X65Y40Z0"
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[30] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[31] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[24]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[20]
SYN-5055 Similar messages will be suppressed.
SYN-1032 : 27120/17 useful/useless nets, 21597/0 useful/useless insts
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 6654 is similar to or less than reg number 12340
OPT-1001 : Start high-fanout net optimization ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 1688, reserved = 1737, peak = 1734.
OPT-1001 : End physical optimization;  0.160058s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (87.9%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 120543, tnet num: 32882, tinst num: 27759, tnode num: 157853, tedge num: 172532.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  12.863136s wall, 10.343750s user + 0.578125s system = 10.921875s CPU (84.9%)

RUN-1004 : used memory is 1877 MB, reserved memory is 1948 MB, peak memory is 2847 MB
TMR-2504 : Update delay of 32882 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net u_pll/clk0_buf, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1016 : User specified PLL reference clock net I_sys_clk_dup_1
PHY-1011 : Create GCLK instance on global clock net I_sys_clk_dup_1
PHY-1016 : User specified PLL reference clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1007 : Generated global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o with 1006 clock fanouts
PHY-1007 : Generated global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk with 54 clock fanouts
PHY-1011 : Create GCLK instance on global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1011 : Create GCLK instance on global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_pll/clk0_buf
PHY-1009 : Tag global clock net u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf
PHY-1009 : Tag global clock net I_sys_clk_syn_3
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2]
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1]
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]
PHY-1017 : Tag PLL clock net I_sys_clk_dup_1
PHY-1017 : Tag PLL clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 27766 instances
RUN-0007 : 6654 luts, 12340 seqs, 336 mslices, 1831 lslices, 60 pads(hr:11 hp:49), 32 brams, 0 dsps
RUN-1001 : There are total 33289 nets
RUN-6004 WARNING: There are 18 nets with only 1 pin.
RUN-1001 : 23485 nets have 2 pins
RUN-1001 : 7734 nets have [3 - 5] pins
RUN-1001 : 1436 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 39 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    2537     
RUN-1001 :   No   |  No   |  Yes  |    2846     
RUN-1001 :   No   |  Yes  |  No   |     192     
RUN-1001 :   Yes  |  No   |  No   |    5344     
RUN-1001 :   Yes  |  No   |  Yes  |    1092     
RUN-1001 :   Yes  |  Yes  |  No   |     361     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    6    |  111  |     40     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 150
PHY-3001 : Initial placement ...
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3; location = x81y59z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2; location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5; location = x81y19z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4; location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0; location = x81y19z0,  sectorID = 0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1; location = x81y19z1,  sectorID = 0.
PHY-1001 : Internal bound Intnl_39_0_43_40 is being created.
PHY-1001 : Internal bound Intnl_39_40_43_40 is being created.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                    Clock GCLK                                    |  Location  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk      |  x37y99z1  
RUN-1001 :     2    |                               u_pll/bufg_feedback                                |  x37y99z2  
RUN-1001 :     3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst  |  x37y99z3  
RUN-1001 :     4    |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst   |  x37y99z4  
RUN-1001 :     5    |                         I_sys_clk_dup_1_created_gclkinst                         |  x37y99z5  
RUN-1001 :     6    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback  |  x37y99z0  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |        8835/0/0/0         
RUN-1001 :     2    |                      u_pll/clk0_buf                       |          1/0/0/0          |      u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk      |        1432/0/0/0         
RUN-1001 :     3    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |        1006/11/0/0        
RUN-1001 :     4    | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |          1/0/0/0          | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         50/0/0/0          
RUN-1001 :     5    |                      I_sys_clk_dup_1                      |          3/0/0/0          |                      I_sys_clk_syn_3                      |         17/0/0/0          
RUN-1001 :     6    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : design contains 27762 instances, 6654 luts, 12340 seqs, 2167 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1146 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1838 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[1] with 1032 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[0] with 1032 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4104 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.117647]
PHY-3001 : Target density is 60%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 120549, tnet num: 32885, tinst num: 27762, tnode num: 157859, tedge num: 172538.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.104166s wall, 10.625000s user + 0.546875s system = 11.171875s CPU (74.0%)

RUN-1004 : used memory is 2152 MB, reserved memory is 2229 MB, peak memory is 2968 MB
TMR-2504 : Update delay of 32885 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : tot_pins 307673 tot_hfn_pins 78176 perc. 25 tot_hhfn_pins 51496 perc. 16
PHY-3001 : End timing update;  17.668265s wall, 12.468750s user + 0.578125s system = 13.046875s CPU (73.8%)

PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-0007 : Cell area utilization is 12%
PHY-3001 : placement step: 1.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.36575e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 27762.
PHY-3001 : Level 1 #clusters 10936.
PHY-3001 : Level 2 #clusters 8223.
PHY-3001 : End clustering;  0.124472s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.3%)

PHY-3001 : Run with size of 8
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4.41397e+06, overlap = 428.5
PHY-3002 : Step(2): len = 3.60849e+06, overlap = 563.812
PHY-3002 : Step(3): len = 3.0872e+06, overlap = 665.125
PHY-3002 : Step(4): len = 2.72596e+06, overlap = 655.031
PHY-3002 : Step(5): len = 2.49712e+06, overlap = 656.875
PHY-3002 : Step(6): len = 2.30946e+06, overlap = 673.25
PHY-3002 : Step(7): len = 2.17494e+06, overlap = 678.562
PHY-3002 : Step(8): len = 2.05381e+06, overlap = 663.719
PHY-3002 : Step(9): len = 1.95948e+06, overlap = 676.188
PHY-3002 : Step(10): len = 1.876e+06, overlap = 699.375
PHY-3002 : Step(11): len = 1.805e+06, overlap = 733.375
PHY-3002 : Step(12): len = 1.72791e+06, overlap = 797.188
PHY-3002 : Step(13): len = 1.66612e+06, overlap = 788.5
PHY-3002 : Step(14): len = 1.60355e+06, overlap = 739.75
PHY-3002 : Step(15): len = 1.56222e+06, overlap = 782.844
PHY-3002 : Step(16): len = 1.52358e+06, overlap = 809.062
PHY-3002 : Step(17): len = 1.5029e+06, overlap = 821.25
PHY-3002 : Step(18): len = 1.48598e+06, overlap = 821.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.50704e-07
PHY-3002 : Step(19): len = 1.49418e+06, overlap = 821.156
PHY-3002 : Step(20): len = 1.55877e+06, overlap = 711.281
PHY-3002 : Step(21): len = 1.54166e+06, overlap = 619.906
PHY-3002 : Step(22): len = 1.49963e+06, overlap = 608.5
PHY-3002 : Step(23): len = 1.46757e+06, overlap = 542.031
PHY-3002 : Step(24): len = 1.44295e+06, overlap = 539.438
PHY-3002 : Step(25): len = 1.42859e+06, overlap = 557.062
PHY-3002 : Step(26): len = 1.41412e+06, overlap = 571.062
PHY-3002 : Step(27): len = 1.40658e+06, overlap = 588.875
PHY-3002 : Step(28): len = 1.40138e+06, overlap = 635.25
PHY-3002 : Step(29): len = 1.39565e+06, overlap = 669.875
PHY-3002 : Step(30): len = 1.39088e+06, overlap = 673.312
PHY-3002 : Step(31): len = 1.38718e+06, overlap = 668.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.01409e-07
PHY-3002 : Step(32): len = 1.38969e+06, overlap = 670.375
PHY-3002 : Step(33): len = 1.40178e+06, overlap = 670
PHY-3002 : Step(34): len = 1.4088e+06, overlap = 644.375
PHY-3002 : Step(35): len = 1.41412e+06, overlap = 630.406
PHY-3002 : Step(36): len = 1.41409e+06, overlap = 621.844
PHY-3002 : Step(37): len = 1.41595e+06, overlap = 610.688
PHY-3002 : Step(38): len = 1.41691e+06, overlap = 608.125
PHY-3002 : Step(39): len = 1.42121e+06, overlap = 555.438
PHY-3002 : Step(40): len = 1.42212e+06, overlap = 547.375
PHY-3002 : Step(41): len = 1.42544e+06, overlap = 553.906
PHY-3002 : Step(42): len = 1.42454e+06, overlap = 555.531
PHY-3002 : Step(43): len = 1.42828e+06, overlap = 552.469
PHY-3002 : Step(44): len = 1.42889e+06, overlap = 550.812
PHY-3002 : Step(45): len = 1.43773e+06, overlap = 567.406
PHY-3002 : Step(46): len = 1.44316e+06, overlap = 563.625
PHY-3002 : Step(47): len = 1.44483e+06, overlap = 564.938
PHY-3002 : Step(48): len = 1.44597e+06, overlap = 561.562
PHY-3002 : Step(49): len = 1.44909e+06, overlap = 550.906
PHY-3002 : Step(50): len = 1.44963e+06, overlap = 535.875
PHY-3002 : Step(51): len = 1.44897e+06, overlap = 546.188
PHY-3002 : Step(52): len = 1.45199e+06, overlap = 530.719
PHY-3002 : Step(53): len = 1.45714e+06, overlap = 507.438
PHY-3002 : Step(54): len = 1.46127e+06, overlap = 521.25
PHY-3002 : Step(55): len = 1.46179e+06, overlap = 527.969
PHY-3002 : Step(56): len = 1.46037e+06, overlap = 532.5
PHY-3002 : Step(57): len = 1.45866e+06, overlap = 536.25
PHY-3002 : Step(58): len = 1.45771e+06, overlap = 523.312
PHY-3002 : Step(59): len = 1.44625e+06, overlap = 497.938
PHY-3002 : Step(60): len = 1.44499e+06, overlap = 467.281
PHY-3002 : Step(61): len = 1.4427e+06, overlap = 428.781
PHY-3002 : Step(62): len = 1.43704e+06, overlap = 449.344
PHY-3002 : Step(63): len = 1.43519e+06, overlap = 449.125
PHY-3002 : Step(64): len = 1.43409e+06, overlap = 458.906
PHY-3002 : Step(65): len = 1.43135e+06, overlap = 472
PHY-3002 : Step(66): len = 1.4284e+06, overlap = 475.188
PHY-3002 : Step(67): len = 1.41905e+06, overlap = 492.062
PHY-3002 : Step(68): len = 1.40767e+06, overlap = 520.719
PHY-3002 : Step(69): len = 1.39883e+06, overlap = 521.469
PHY-3002 : Step(70): len = 1.39136e+06, overlap = 529.25
PHY-3002 : Step(71): len = 1.38506e+06, overlap = 521.062
PHY-3002 : Step(72): len = 1.38099e+06, overlap = 495.188
PHY-3002 : Step(73): len = 1.37905e+06, overlap = 492.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80282e-06
PHY-3002 : Step(74): len = 1.38897e+06, overlap = 477.5
PHY-3002 : Step(75): len = 1.40294e+06, overlap = 458.344
PHY-3002 : Step(76): len = 1.40691e+06, overlap = 455.969
PHY-3002 : Step(77): len = 1.40691e+06, overlap = 457.062
PHY-3002 : Step(78): len = 1.40633e+06, overlap = 454.062
PHY-3002 : Step(79): len = 1.40386e+06, overlap = 455.75
PHY-3002 : Step(80): len = 1.40077e+06, overlap = 405.719
PHY-3002 : Step(81): len = 1.40141e+06, overlap = 399.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.60564e-06
PHY-3002 : Step(82): len = 1.41459e+06, overlap = 411.062
PHY-3002 : Step(83): len = 1.42369e+06, overlap = 407.875
PHY-3002 : Step(84): len = 1.42881e+06, overlap = 430.031
PHY-3002 : Step(85): len = 1.43309e+06, overlap = 409.188
PHY-3002 : Step(86): len = 1.43459e+06, overlap = 417.5
PHY-3002 : Step(87): len = 1.43385e+06, overlap = 369.406
PHY-3002 : Step(88): len = 1.43251e+06, overlap = 366.156
PHY-3002 : Step(89): len = 1.43439e+06, overlap = 363.188
PHY-3002 : Step(90): len = 1.43694e+06, overlap = 361.281
PHY-3002 : Step(91): len = 1.43749e+06, overlap = 361.25
PHY-3002 : Step(92): len = 1.43784e+06, overlap = 363.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.21127e-06
PHY-3002 : Step(93): len = 1.45664e+06, overlap = 356.062
PHY-3002 : Step(94): len = 1.46927e+06, overlap = 348.906
PHY-3002 : Step(95): len = 1.47131e+06, overlap = 322.969
PHY-3002 : Step(96): len = 1.47432e+06, overlap = 322.844
PHY-3002 : Step(97): len = 1.47985e+06, overlap = 323.875
PHY-3002 : Step(98): len = 1.48385e+06, overlap = 323.688
PHY-3002 : Step(99): len = 1.48265e+06, overlap = 323.719
PHY-3002 : Step(100): len = 1.4844e+06, overlap = 324.938
PHY-3002 : Step(101): len = 1.48819e+06, overlap = 314.531
PHY-3002 : Step(102): len = 1.49122e+06, overlap = 310.969
PHY-3002 : Step(103): len = 1.48929e+06, overlap = 335
PHY-3002 : Step(104): len = 1.48787e+06, overlap = 315.438
PHY-3002 : Step(105): len = 1.49165e+06, overlap = 292.219
PHY-3002 : Step(106): len = 1.48754e+06, overlap = 294.312
PHY-3002 : Step(107): len = 1.48643e+06, overlap = 286.281
PHY-3002 : Step(108): len = 1.48179e+06, overlap = 259.156
PHY-3002 : Step(109): len = 1.47876e+06, overlap = 247.531
PHY-3002 : Step(110): len = 1.47198e+06, overlap = 289.125
PHY-3002 : Step(111): len = 1.46639e+06, overlap = 307.219
PHY-3002 : Step(112): len = 1.45965e+06, overlap = 316.344
PHY-3002 : Step(113): len = 1.45332e+06, overlap = 332.219
PHY-3002 : Step(114): len = 1.45084e+06, overlap = 322.531
PHY-3002 : Step(115): len = 1.44848e+06, overlap = 326.156
PHY-3002 : Step(116): len = 1.44624e+06, overlap = 324.062
PHY-3002 : Step(117): len = 1.44333e+06, overlap = 316.656
PHY-3002 : Step(118): len = 1.44289e+06, overlap = 319.156
PHY-3002 : Step(119): len = 1.44306e+06, overlap = 319.656
PHY-3002 : Step(120): len = 1.44244e+06, overlap = 319.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.44225e-05
PHY-3002 : Step(121): len = 1.4514e+06, overlap = 294.062
PHY-3002 : Step(122): len = 1.45606e+06, overlap = 249.906
PHY-3002 : Step(123): len = 1.45275e+06, overlap = 275.25
PHY-3002 : Step(124): len = 1.45192e+06, overlap = 275.219
PHY-3002 : Step(125): len = 1.45176e+06, overlap = 278.531
PHY-3002 : Step(126): len = 1.45215e+06, overlap = 279.062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.88451e-05
PHY-3002 : Step(127): len = 1.45993e+06, overlap = 270.469
PHY-3002 : Step(128): len = 1.46423e+06, overlap = 257.781
PHY-3002 : Step(129): len = 1.46574e+06, overlap = 256.156
PHY-3002 : Step(130): len = 1.46942e+06, overlap = 245.281
PHY-3002 : Step(131): len = 1.47239e+06, overlap = 236.562
PHY-3002 : Step(132): len = 1.47364e+06, overlap = 237.312
PHY-3002 : Step(133): len = 1.47468e+06, overlap = 243.656
PHY-3002 : Step(134): len = 1.47468e+06, overlap = 243.656
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.76902e-05
PHY-3002 : Step(135): len = 1.48338e+06, overlap = 239.656
PHY-3002 : Step(136): len = 1.4877e+06, overlap = 234.625
PHY-3002 : Step(137): len = 1.49049e+06, overlap = 234.625
PHY-3002 : Step(138): len = 1.49245e+06, overlap = 232.75
PHY-3002 : Step(139): len = 1.49575e+06, overlap = 232.406
PHY-3002 : Step(140): len = 1.49808e+06, overlap = 232.875
PHY-3002 : Step(141): len = 1.49936e+06, overlap = 239.031
PHY-3002 : Step(142): len = 1.49982e+06, overlap = 243
PHY-3002 : Step(143): len = 1.5004e+06, overlap = 244.75
PHY-3002 : Step(144): len = 1.4981e+06, overlap = 260.781
PHY-3002 : Step(145): len = 1.4978e+06, overlap = 260.781
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000109125
PHY-3002 : Step(146): len = 1.50492e+06, overlap = 251.344
PHY-3002 : Step(147): len = 1.50889e+06, overlap = 249.562
PHY-3002 : Step(148): len = 1.51085e+06, overlap = 245.906
PHY-3002 : Step(149): len = 1.50832e+06, overlap = 245.219
PHY-3002 : Step(150): len = 1.50917e+06, overlap = 254.938
PHY-3002 : Step(151): len = 1.51064e+06, overlap = 236.062
PHY-3002 : Step(152): len = 1.51254e+06, overlap = 236.094
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00021825
PHY-3002 : Step(153): len = 1.51391e+06, overlap = 258.594
PHY-3002 : Step(154): len = 1.51513e+06, overlap = 266.625
PHY-3002 : Step(155): len = 1.51736e+06, overlap = 252.75
PHY-3002 : Step(156): len = 1.51917e+06, overlap = 242.719
PHY-3002 : Step(157): len = 1.52118e+06, overlap = 228.938
PHY-3002 : Step(158): len = 1.5186e+06, overlap = 246.688
PHY-3002 : Step(159): len = 1.51875e+06, overlap = 241.219
PHY-3002 : Step(160): len = 1.51894e+06, overlap = 240.125
PHY-3002 : Step(161): len = 1.5208e+06, overlap = 227.094
PHY-3002 : Step(162): len = 1.52165e+06, overlap = 230.656
PHY-3002 : Step(163): len = 1.52336e+06, overlap = 228.438
PHY-3002 : Step(164): len = 1.52281e+06, overlap = 219.562
PHY-3002 : Step(165): len = 1.52319e+06, overlap = 223.062
PHY-3002 : Step(166): len = 1.52417e+06, overlap = 214.5
PHY-3002 : Step(167): len = 1.52547e+06, overlap = 215.969
PHY-3002 : Step(168): len = 1.52514e+06, overlap = 215.188
PHY-3002 : Step(169): len = 1.52596e+06, overlap = 211.75
PHY-3002 : Step(170): len = 1.52353e+06, overlap = 211.719
PHY-3002 : Step(171): len = 1.52317e+06, overlap = 209.781
PHY-3002 : Step(172): len = 1.52302e+06, overlap = 217.75
PHY-3002 : Step(173): len = 1.52152e+06, overlap = 215.688
PHY-3002 : Step(174): len = 1.52074e+06, overlap = 215.688
PHY-3002 : Step(175): len = 1.52034e+06, overlap = 216.969
PHY-3002 : Step(176): len = 1.52055e+06, overlap = 216.969
PHY-3002 : Step(177): len = 1.52155e+06, overlap = 215.031
PHY-3002 : Step(178): len = 1.52155e+06, overlap = 215.031
PHY-3002 : Step(179): len = 1.52155e+06, overlap = 215.031
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000436501
PHY-3002 : Step(180): len = 1.52321e+06, overlap = 215.031
PHY-3002 : Step(181): len = 1.52588e+06, overlap = 215
PHY-3002 : Step(182): len = 1.52714e+06, overlap = 210.969
PHY-3002 : Step(183): len = 1.52749e+06, overlap = 211
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000873001
PHY-3002 : Step(184): len = 1.52948e+06, overlap = 211
PHY-3002 : Step(185): len = 1.53143e+06, overlap = 211
PHY-3002 : Step(186): len = 1.53183e+06, overlap = 211
PHY-3002 : Step(187): len = 1.5324e+06, overlap = 211
PHY-3002 : Step(188): len = 1.53257e+06, overlap = 209.75
PHY-3002 : Step(189): len = 1.53345e+06, overlap = 209.75
PHY-3002 : Step(190): len = 1.53428e+06, overlap = 209.75
PHY-3002 : Step(191): len = 1.53457e+06, overlap = 208.438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00165798
PHY-3002 : Step(192): len = 1.53569e+06, overlap = 208.438
PHY-3002 : Step(193): len = 1.53695e+06, overlap = 208.438
PHY-3002 : Step(194): len = 1.53729e+06, overlap = 208.438
PHY-3002 : Step(195): len = 1.53819e+06, overlap = 208.438
PHY-3002 : Step(196): len = 1.53945e+06, overlap = 208.438
PHY-3002 : Step(197): len = 1.53981e+06, overlap = 208.438
PHY-3002 : Step(198): len = 1.54007e+06, overlap = 208.438
PHY-3002 : Step(199): len = 1.54048e+06, overlap = 209.719
PHY-3002 : Step(200): len = 1.54079e+06, overlap = 209.719
PHY-3002 : Step(201): len = 1.54088e+06, overlap = 209.75
PHY-3002 : Step(202): len = 1.54094e+06, overlap = 209.719
PHY-3002 : Step(203): len = 1.54114e+06, overlap = 208.375
PHY-3002 : Step(204): len = 1.54137e+06, overlap = 208.375
PHY-3002 : Step(205): len = 1.54116e+06, overlap = 214.312
PHY-3002 : Step(206): len = 1.54118e+06, overlap = 219.094
PHY-3002 : Step(207): len = 1.54141e+06, overlap = 217.781
PHY-3002 : Step(208): len = 1.5416e+06, overlap = 211.812
PHY-3002 : Step(209): len = 1.54167e+06, overlap = 211.812
PHY-3001 : Run with size of 4
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68436e-06
PHY-3002 : Step(210): len = 1.60373e+06, overlap = 630.188
PHY-3002 : Step(211): len = 1.6354e+06, overlap = 543.375
PHY-3002 : Step(212): len = 1.61852e+06, overlap = 441.031
PHY-3002 : Step(213): len = 1.60247e+06, overlap = 464.875
PHY-3002 : Step(214): len = 1.59546e+06, overlap = 465.438
PHY-3002 : Step(215): len = 1.57975e+06, overlap = 450.719
PHY-3002 : Step(216): len = 1.56873e+06, overlap = 460.219
PHY-3002 : Step(217): len = 1.56555e+06, overlap = 465.188
PHY-3002 : Step(218): len = 1.55207e+06, overlap = 473.969
PHY-3002 : Step(219): len = 1.54429e+06, overlap = 456.594
PHY-3002 : Step(220): len = 1.53669e+06, overlap = 447.844
PHY-3002 : Step(221): len = 1.53239e+06, overlap = 454.844
PHY-3002 : Step(222): len = 1.53075e+06, overlap = 455.219
PHY-3002 : Step(223): len = 1.53023e+06, overlap = 446.656
PHY-3002 : Step(224): len = 1.52558e+06, overlap = 444.594
PHY-3002 : Step(225): len = 1.5208e+06, overlap = 422.5
PHY-3002 : Step(226): len = 1.51948e+06, overlap = 425.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.36871e-06
PHY-3002 : Step(227): len = 1.53499e+06, overlap = 419.406
PHY-3002 : Step(228): len = 1.55308e+06, overlap = 387.875
PHY-3002 : Step(229): len = 1.55828e+06, overlap = 355.469
PHY-3002 : Step(230): len = 1.55853e+06, overlap = 345.562
PHY-3002 : Step(231): len = 1.55517e+06, overlap = 356.938
PHY-3002 : Step(232): len = 1.54998e+06, overlap = 357.375
PHY-3002 : Step(233): len = 1.54886e+06, overlap = 360.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.07374e-05
PHY-3002 : Step(234): len = 1.56371e+06, overlap = 319.75
PHY-3002 : Step(235): len = 1.58119e+06, overlap = 299.25
PHY-3002 : Step(236): len = 1.59715e+06, overlap = 273.094
PHY-3002 : Step(237): len = 1.60079e+06, overlap = 267.125
PHY-3002 : Step(238): len = 1.59086e+06, overlap = 273.812
PHY-3002 : Step(239): len = 1.58122e+06, overlap = 275.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.14748e-05
PHY-3002 : Step(240): len = 1.59284e+06, overlap = 268.469
PHY-3002 : Step(241): len = 1.60204e+06, overlap = 262
PHY-3002 : Step(242): len = 1.60951e+06, overlap = 261.25
PHY-3002 : Step(243): len = 1.61167e+06, overlap = 259.688
PHY-3002 : Step(244): len = 1.60825e+06, overlap = 255.188
PHY-3002 : Step(245): len = 1.60457e+06, overlap = 266.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.29497e-05
PHY-3002 : Step(246): len = 1.61614e+06, overlap = 252.031
PHY-3002 : Step(247): len = 1.62679e+06, overlap = 231.25
PHY-3002 : Step(248): len = 1.63266e+06, overlap = 210.375
PHY-3002 : Step(249): len = 1.63276e+06, overlap = 198.812
PHY-3002 : Step(250): len = 1.6289e+06, overlap = 198.188
PHY-3002 : Step(251): len = 1.625e+06, overlap = 196.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.58994e-05
PHY-3002 : Step(252): len = 1.62993e+06, overlap = 179.969
PHY-3002 : Step(253): len = 1.64033e+06, overlap = 176.312
PHY-3002 : Step(254): len = 1.64571e+06, overlap = 183.344
PHY-3002 : Step(255): len = 1.64547e+06, overlap = 187.531
PHY-3002 : Step(256): len = 1.64295e+06, overlap = 189.938
PHY-3002 : Step(257): len = 1.6403e+06, overlap = 190.906
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000151684
PHY-3002 : Step(258): len = 1.6457e+06, overlap = 196.906
PHY-3002 : Step(259): len = 1.65021e+06, overlap = 190.781
PHY-3002 : Step(260): len = 1.65314e+06, overlap = 187.094
PHY-3002 : Step(261): len = 1.65384e+06, overlap = 185.625
PHY-3002 : Step(262): len = 1.65296e+06, overlap = 191.719
PHY-3002 : Step(263): len = 1.65099e+06, overlap = 190.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000263846
PHY-3002 : Step(264): len = 1.6537e+06, overlap = 190.688
PHY-3002 : Step(265): len = 1.65595e+06, overlap = 193.469
PHY-3002 : Step(266): len = 1.65867e+06, overlap = 190.156
PHY-3002 : Step(267): len = 1.65985e+06, overlap = 189.969
PHY-3002 : Step(268): len = 1.6599e+06, overlap = 189.969
PHY-3002 : Step(269): len = 1.65901e+06, overlap = 197.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000447093
PHY-3002 : Step(270): len = 1.66116e+06, overlap = 192.062
PHY-3002 : Step(271): len = 1.66398e+06, overlap = 189.219
PHY-3002 : Step(272): len = 1.66519e+06, overlap = 193.219
PHY-3002 : Step(273): len = 1.66551e+06, overlap = 193.688
PHY-3002 : Step(274): len = 1.66492e+06, overlap = 189.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000878837
PHY-3002 : Step(275): len = 1.66626e+06, overlap = 185.656
PHY-3002 : Step(276): len = 1.66879e+06, overlap = 185.219
PHY-3002 : Step(277): len = 1.67049e+06, overlap = 187.594
PHY-3002 : Step(278): len = 1.67119e+06, overlap = 187.094
PHY-3002 : Step(279): len = 1.67082e+06, overlap = 183.406
PHY-3001 : End global placement;  8.276920s wall, 6.375000s user + 0.171875s system = 6.546875s CPU (79.1%)

PHY-3001 : Before Legalized: Len = 1.68313e+06
PHY-3001 : Legalization ...
RUN-1001 : The dsp, ram overlap_ratio is 0.000000, 0.468750
PHY-3001 : The tot_disp. : 78.76, max_disp. : 14.98 for 32 insts including 32 unbounded insts and 0 hard bounded insts in this model.
PHY-3001 : End legalization;  0.012778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 1.70359e+06, Over = 124.062
PHY-3001 : placement step: 2.
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10084.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.84931e+06, over cnt = 1934(0%), over = 13911, worst = 179
PHY-1001 : End global iterations;  0.633211s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (79.0%)

PHY-1001 : Congestion index: top1 = 115.30, top5 = 59.06, top10 = 39.43, top15 = 28.59.
PHY-3001 : End congestion estimation;  1.909598s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (78.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 32885 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.495947s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (89.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.40974e-06
PHY-3002 : Step(280): len = 1.75808e+06, overlap = 285.344
PHY-3002 : Step(281): len = 1.80262e+06, overlap = 275.906
PHY-3002 : Step(282): len = 1.66925e+06, overlap = 278.844
PHY-3002 : Step(283): len = 1.67314e+06, overlap = 276.188
PHY-3002 : Step(284): len = 1.64995e+06, overlap = 271.344
PHY-3002 : Step(285): len = 1.6474e+06, overlap = 271.969
PHY-3002 : Step(286): len = 1.62652e+06, overlap = 265.688
PHY-3002 : Step(287): len = 1.62837e+06, overlap = 264.125
PHY-3002 : Step(288): len = 1.61653e+06, overlap = 262.469
PHY-3002 : Step(289): len = 1.61498e+06, overlap = 262.031
PHY-3002 : Step(290): len = 1.60609e+06, overlap = 257.156
PHY-3002 : Step(291): len = 1.6022e+06, overlap = 254.5
PHY-3002 : Step(292): len = 1.59662e+06, overlap = 250.594
PHY-3002 : Step(293): len = 1.59666e+06, overlap = 250.906
PHY-3002 : Step(294): len = 1.59313e+06, overlap = 245.406
PHY-3002 : Step(295): len = 1.59397e+06, overlap = 245.188
PHY-3002 : Step(296): len = 1.59731e+06, overlap = 242.719
PHY-3002 : Step(297): len = 1.60752e+06, overlap = 236.938
PHY-3002 : Step(298): len = 1.61172e+06, overlap = 238.375
PHY-3002 : Step(299): len = 1.6068e+06, overlap = 230.281
PHY-3002 : Step(300): len = 1.60266e+06, overlap = 219.094
PHY-3002 : Step(301): len = 1.60003e+06, overlap = 216.781
PHY-3002 : Step(302): len = 1.5998e+06, overlap = 208.469
PHY-3002 : Step(303): len = 1.59686e+06, overlap = 207.781
PHY-3002 : Step(304): len = 1.59392e+06, overlap = 200.344
PHY-3002 : Step(305): len = 1.59083e+06, overlap = 194.406
PHY-3002 : Step(306): len = 1.58992e+06, overlap = 191.344
PHY-3002 : Step(307): len = 1.59037e+06, overlap = 187.438
PHY-3002 : Step(308): len = 1.58804e+06, overlap = 189
PHY-3002 : Step(309): len = 1.58645e+06, overlap = 188.406
PHY-3002 : Step(310): len = 1.58325e+06, overlap = 193.812
PHY-3002 : Step(311): len = 1.58248e+06, overlap = 187.656
PHY-3002 : Step(312): len = 1.57891e+06, overlap = 179.844
PHY-3002 : Step(313): len = 1.57609e+06, overlap = 179.969
PHY-3002 : Step(314): len = 1.57133e+06, overlap = 180.406
PHY-3002 : Step(315): len = 1.56987e+06, overlap = 183.062
PHY-3002 : Step(316): len = 1.56863e+06, overlap = 184.562
PHY-3002 : Step(317): len = 1.56221e+06, overlap = 189.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28195e-05
PHY-3002 : Step(318): len = 1.56214e+06, overlap = 188.75
PHY-3002 : Step(319): len = 1.56322e+06, overlap = 188.625
PHY-3002 : Step(320): len = 1.56559e+06, overlap = 187.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2473e-05
PHY-3002 : Step(321): len = 1.57431e+06, overlap = 183.656
PHY-3002 : Step(322): len = 1.57871e+06, overlap = 182.688
PHY-3002 : Step(323): len = 1.58653e+06, overlap = 178.906
PHY-3002 : Step(324): len = 1.62042e+06, overlap = 162.031
PHY-3002 : Step(325): len = 1.62304e+06, overlap = 158.906
PHY-3002 : Step(326): len = 1.6242e+06, overlap = 157.25
PHY-3002 : Step(327): len = 1.62745e+06, overlap = 150.344
PHY-3002 : Step(328): len = 1.63636e+06, overlap = 142.781
PHY-3002 : Step(329): len = 1.62133e+06, overlap = 143.719
PHY-3002 : Step(330): len = 1.61891e+06, overlap = 144.031
PHY-3002 : Step(331): len = 1.6031e+06, overlap = 148.594
PHY-3002 : Step(332): len = 1.6031e+06, overlap = 148.594
PHY-3002 : Step(333): len = 1.59743e+06, overlap = 149.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.49459e-05
PHY-3002 : Step(334): len = 1.6089e+06, overlap = 147.625
PHY-3002 : Step(335): len = 1.6089e+06, overlap = 147.625
PHY-3002 : Step(336): len = 1.60742e+06, overlap = 145.156
PHY-3002 : Step(337): len = 1.60742e+06, overlap = 145.156
PHY-3002 : Step(338): len = 1.60663e+06, overlap = 144.406
PHY-3002 : Step(339): len = 1.60663e+06, overlap = 144.406
PHY-3002 : Step(340): len = 1.6083e+06, overlap = 140.938
PHY-3002 : Step(341): len = 1.6083e+06, overlap = 140.938
PHY-3002 : Step(342): len = 1.60632e+06, overlap = 140.594
PHY-3002 : Step(343): len = 1.60632e+06, overlap = 140.594
PHY-3002 : Step(344): len = 1.60597e+06, overlap = 140.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.4541e-05
PHY-3002 : Step(345): len = 1.639e+06, overlap = 133.781
PHY-3002 : Step(346): len = 1.639e+06, overlap = 133.781
PHY-3002 : Step(347): len = 1.63329e+06, overlap = 134.719
PHY-3002 : Step(348): len = 1.63256e+06, overlap = 133.438
PHY-3002 : Step(349): len = 1.63233e+06, overlap = 133.562
PHY-3001 : End global placement;  6.494429s wall, 12.625000s user + 0.062500s system = 12.687500s CPU (195.4%)

OPT-1001 : Total overflow 460.06 peak overflow 7.38
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 36, usage_cnt: 10, movable_cnt: 31
PHY-3001 : End spreading;  0.229275s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (231.7%)

OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 120549, tnet num: 32885, tinst num: 27762, tnode num: 157859, tedge num: 172538.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  13.778730s wall, 11.968750s user + 0.375000s system = 12.343750s CPU (89.6%)

RUN-1004 : used memory is 2465 MB, reserved memory is 2565 MB, peak memory is 3116 MB
OPT-1001 : Total overflow 460.06 peak overflow 7.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 32885 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.509976s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (84.7%)

OPT-1001 : Start: WNS -459 TNS -8156 NUM_FEPS 109
OPT-1001 : Total overflow 460.06 peak overflow 7.38
OPT-1001 : 34 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 21481 has valid locations, 269 needs to be replaced
PHY-3001 : design contains 27997 instances, 6684 luts, 12545 seqs, 2167 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1167 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1867 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4104 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.117647]
PHY-3001 : Target density is 60%
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.65913e+06
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 282/16689.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.86373e+06, over cnt = 2340(1%), over = 11882, worst = 94
PHY-1001 : End global iterations;  0.974266s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (120.3%)

PHY-1001 : Congestion index: top1 = 88.36, top5 = 54.88, top10 = 40.47, top15 = 32.12.
PHY-3001 : End congestion estimation;  1.721675s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 121470, tnet num: 33120, tinst num: 27997, tnode num: 159380, tedge num: 173910.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  13.692413s wall, 12.015625s user + 0.296875s system = 12.312500s CPU (89.9%)

RUN-1004 : used memory is 2574 MB, reserved memory is 2678 MB, peak memory is 3173 MB
TMR-2504 : Update delay of 33120 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  16.253445s wall, 14.265625s user + 0.312500s system = 14.578125s CPU (89.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.73717e-06
PHY-3002 : Step(350): len = 1.63122e+06, overlap = 136.812
PHY-3002 : Step(351): len = 1.63122e+06, overlap = 136.812
PHY-3002 : Step(352): len = 1.62162e+06, overlap = 136.969
PHY-3002 : Step(353): len = 1.62001e+06, overlap = 137.438
PHY-3002 : Step(354): len = 1.62001e+06, overlap = 137.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.47434e-06
PHY-3002 : Step(355): len = 1.61369e+06, overlap = 138.5
PHY-3002 : Step(356): len = 1.61369e+06, overlap = 138.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.89487e-05
PHY-3002 : Step(357): len = 1.61215e+06, overlap = 135.938
PHY-3002 : Step(358): len = 1.61215e+06, overlap = 135.938
PHY-3002 : Step(359): len = 1.6104e+06, overlap = 135.875
PHY-3002 : Step(360): len = 1.6104e+06, overlap = 135.875
PHY-3002 : Step(361): len = 1.60867e+06, overlap = 136.625
PHY-3002 : Step(362): len = 1.60867e+06, overlap = 136.625
PHY-3002 : Step(363): len = 1.6069e+06, overlap = 136.469
PHY-3001 : End global placement;  1.380138s wall, 2.500000s user + 0.031250s system = 2.531250s CPU (183.4%)

OPT-1001 : Total overflow 464.06 peak overflow 8.03
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 36, usage_cnt: 10, movable_cnt: 31
PHY-3001 : End spreading;  0.204012s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (398.3%)

PHY-3001 : Final: Len = 1.6069e+06, Over = 136.469
PHY-3001 : End incremental placement;  20.242248s wall, 19.968750s user + 0.343750s system = 20.312500s CPU (100.3%)

OPT-1001 : Total overflow 464.06 peak overflow 8.03
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |     25      |        205         
RUN-1001 :        LUT6        |      1      |         4          
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      1      |         5          
RUN-1001 :        LUT3        |      0      |         0          
RUN-1001 :        LUT2        |      7      |         21         
RUN-1001 :        TOTAL       |     34      |        235         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  23.445338s wall, 23.343750s user + 0.359375s system = 23.703125s CPU (101.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 33120 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.478909s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (85.7%)

OPT-1001 : Current memory(MB): used = 2573, reserved = 2678, peak = 3173.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8018/15635.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.83451e+06, over cnt = 2078(0%), over = 7191, worst = 40
PHY-1002 : len = 1.90107e+06, over cnt = 1553(0%), over = 4329, worst = 38
PHY-1002 : len = 1.95482e+06, over cnt = 799(0%), over = 1978, worst = 21
PHY-1002 : len = 1.97981e+06, over cnt = 254(0%), over = 542, worst = 12
PHY-1002 : len = 1.99669e+06, over cnt = 36(0%), over = 82, worst = 7
PHY-1001 : End global iterations;  2.315419s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (94.5%)

PHY-1001 : Congestion index: top1 = 74.32, top5 = 50.30, top10 = 39.34, top15 = 32.31.
OPT-1001 : End congestion update;  3.222521s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (93.6%)

OPT-0007 : Start: WNS -460 TNS -7460 NUM_FEPS 109
OPT-0007 : Iter 1: improved WNS -460 TNS -7460 NUM_FEPS 109 with 6 cells processed and 795 slack improved
OPT-0007 : Iter 2: improved WNS -460 TNS -7460 NUM_FEPS 109 with 5 cells processed and 868 slack improved
OPT-0007 : Iter 3: improved WNS -460 TNS -7460 NUM_FEPS 109 with 20 cells processed and 1466 slack improved
OPT-0007 : Iter 4: improved WNS -460 TNS -7460 NUM_FEPS 109 with 36 cells processed and 2773 slack improved
OPT-0007 : Iter 5: improved WNS -460 TNS -7460 NUM_FEPS 109 with 13 cells processed and 1251 slack improved
OPT-0007 : Iter 6: improved WNS -460 TNS -7460 NUM_FEPS 109 with 7 cells processed and 1072 slack improved
OPT-0007 : Iter 7: improved WNS -460 TNS -7460 NUM_FEPS 109 with 31 cells processed and 2627 slack improved
OPT-0007 : Iter 8: improved WNS -460 TNS -7460 NUM_FEPS 109 with 12 cells processed and 1378 slack improved
OPT-0007 : Iter 9: improved WNS -460 TNS -7460 NUM_FEPS 109 with 25 cells processed and 1386 slack improved
OPT-0007 : Iter 10: improved WNS -460 TNS -7460 NUM_FEPS 109 with 8 cells processed and 288 slack improved
OPT-1001 : Overall commit ratio 0.32
OPT-1001 : End global optimization;  3.396402s wall, 3.109375s user + 0.015625s system = 3.125000s CPU (92.0%)

OPT-1001 : Current memory(MB): used = 2574, reserved = 2680, peak = 3173.
OPT-1001 : Start remap optimization ...
OPT-0007 : Start: WNS -460 TNS -7460 NUM_FEPS 109
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.137150s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.1%)

OPT-0007 : End flow prepack: WNS -460 TNS -7460 NUM_FEPS 109
OPT-1001 : End physical optimization;  47.517348s wall, 44.859375s user + 0.750000s system = 45.609375s CPU (96.0%)

PHY-3001 : Start packing ...
TMR-2504 : Update delay of 33120 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 18792/29526 primitive instances ...
SYN-1032 : 32075/3411 useful/useless nets, 18294/0 useful/useless insts
PHY-3001 : End packing;  4.930990s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (87.5%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 16332 instances
RUN-1001 : 336 mslices, 9391 lslices, 60 pads(hr:11 hp:49), 32 brams, 0 dsps
RUN-1001 : There are total 30129 nets
RUN-6004 WARNING: There are 18 nets with only 1 pin.
RUN-1001 : 20655 nets have 2 pins
RUN-1001 : 7335 nets have [3 - 5] pins
RUN-1001 : 1328 nets have [6 - 10] pins
RUN-1001 : 396 nets have [11 - 20] pins
RUN-1001 : 386 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 104075, tnet num: 29725, tinst num: 16328, tnode num: 134616, tedge num: 156152.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.305685s wall, 14.515625s user + 0.312500s system = 14.828125s CPU (85.7%)

RUN-1004 : used memory is 2888 MB, reserved memory is 3011 MB, peak memory is 3177 MB
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
PHY-3001 : design contains 16328 instances, 9727 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1149 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 2090 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Target density is 60%
PHY-3001 : Cell area utilization is 19%
PHY-3001 : After packing: Len = 1.71648e+06, Over = 211
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8061/14428.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.04659e+06, over cnt = 1111(0%), over = 2039, worst = 9
PHY-1002 : len = 2.0623e+06, over cnt = 744(0%), over = 1119, worst = 9
PHY-1002 : len = 2.08243e+06, over cnt = 172(0%), over = 231, worst = 8
PHY-1002 : len = 2.0873e+06, over cnt = 37(0%), over = 52, worst = 6
PHY-1002 : len = 2.08779e+06, over cnt = 15(0%), over = 18, worst = 2
PHY-1001 : End global iterations;  1.588651s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 73.09, top5 = 50.65, top10 = 39.78, top15 = 32.67.
PHY-3001 : End congestion estimation;  2.517190s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (83.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 104075, tnet num: 29725, tinst num: 16328, tnode num: 134616, tedge num: 156152.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.168061s wall, 14.031250s user + 0.125000s system = 14.156250s CPU (82.5%)

RUN-1004 : used memory is 2959 MB, reserved memory is 3079 MB, peak memory is 3214 MB
TMR-2504 : Update delay of 29725 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  19.696511s wall, 16.312500s user + 0.125000s system = 16.437500s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.05601e-06
PHY-3002 : Step(364): len = 1.65793e+06, overlap = 205.125
PHY-3002 : Step(365): len = 1.65623e+06, overlap = 208.875
PHY-3002 : Step(366): len = 1.642e+06, overlap = 211.25
PHY-3002 : Step(367): len = 1.64005e+06, overlap = 211.875
PHY-3002 : Step(368): len = 1.63593e+06, overlap = 211.625
PHY-3002 : Step(369): len = 1.63444e+06, overlap = 209.125
PHY-3002 : Step(370): len = 1.62959e+06, overlap = 213.625
PHY-3002 : Step(371): len = 1.62861e+06, overlap = 211.875
PHY-3002 : Step(372): len = 1.6213e+06, overlap = 210.875
PHY-3002 : Step(373): len = 1.6213e+06, overlap = 210.875
PHY-3002 : Step(374): len = 1.61834e+06, overlap = 212.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0112e-05
PHY-3002 : Step(375): len = 1.62598e+06, overlap = 205.125
PHY-3002 : Step(376): len = 1.62598e+06, overlap = 205.125
PHY-3002 : Step(377): len = 1.62587e+06, overlap = 203.5
PHY-3002 : Step(378): len = 1.62587e+06, overlap = 203.5
PHY-3002 : Step(379): len = 1.62819e+06, overlap = 204.75
PHY-3002 : Step(380): len = 1.62819e+06, overlap = 204.75
PHY-3002 : Step(381): len = 1.62823e+06, overlap = 204.875
PHY-3002 : Step(382): len = 1.62823e+06, overlap = 204.875
PHY-3002 : Step(383): len = 1.63041e+06, overlap = 203.5
PHY-3002 : Step(384): len = 1.63041e+06, overlap = 203.5
PHY-3002 : Step(385): len = 1.63011e+06, overlap = 203.875
PHY-3002 : Step(386): len = 1.63011e+06, overlap = 203.875
PHY-3002 : Step(387): len = 1.63085e+06, overlap = 203
PHY-3002 : Step(388): len = 1.63085e+06, overlap = 203
PHY-3002 : Step(389): len = 1.63106e+06, overlap = 204.75
PHY-3002 : Step(390): len = 1.63106e+06, overlap = 204.75
PHY-3002 : Step(391): len = 1.63187e+06, overlap = 204
PHY-3002 : Step(392): len = 1.63187e+06, overlap = 204
PHY-3002 : Step(393): len = 1.63147e+06, overlap = 204.25
PHY-3002 : Step(394): len = 1.63147e+06, overlap = 204.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72465e-05
PHY-3002 : Step(395): len = 1.64099e+06, overlap = 200.375
PHY-3002 : Step(396): len = 1.64099e+06, overlap = 200.375
PHY-3002 : Step(397): len = 1.63928e+06, overlap = 201
PHY-3002 : Step(398): len = 1.64034e+06, overlap = 197.375
PHY-3002 : Step(399): len = 1.64034e+06, overlap = 197.375
PHY-3001 : End global placement;  2.073157s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (82.9%)

PHY-3001 : Before Legalized: Len = 1.64034e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 30012, tot_disp.: 27945, max_disp.: 65
PHY-3001 : solverIter: 26, overflow: 0, tot_disp.: 60366, max_disp.: 49
PHY-3001 : solverIter: 11, overflow: 0, tot_disp.: 62709, max_disp.: 49
PHY-3001 : shifting: tot_disp.: 60027, max_disp.: 49
PHY-3001 : swapping: tot_disp.: 59667, max_disp.: 49
PHY-3001 : shifting: tot_disp.: 59695, max_disp.: 49
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                                  Name                                                  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    8     |  x70y78z7 to x76y79z0  |       49        |        7        |  u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/copies_of_sts_ram[0]$u_status_cpyC/ramread0_syn_26  
RUN-1001 :     2    |     N     |    8     |  x67y80z1 to x62y79z0  |       49        |        6        |  u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/copies_of_sts_ram[0]$u_status_cpyA/ramread0_syn_25  
RUN-1001 :     3    |     N     |    1     |  x68y69z6 to x63y69z0  |       46        |        5        |               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_rddata_reg_syn_547               
RUN-1001 :     4    |     N     |    1     |  x68y74z0 to x63y73z3  |       45        |        6        |               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_rddata_reg_syn_555               
RUN-1001 :     5    |     N     |    1     |  x73y90z5 to x69y92z2  |       45        |        6        |        u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/memory_reg_syn_13199         
RUN-1001 :     6    |     N     |    8     |  x14y22z5 to x19y23z0  |       43        |        6        |    u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_10     
RUN-1001 :     7    |     N     |    8     |  x67y33z5 to x62y34z0  |       43        |        6        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_90       
RUN-1001 :     8    |     Y     |    1     |  x68y53z5 to x63y53z6  |       41        |        5        |         u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_temp_reg_syn_92_syn_2          
RUN-1001 :     9    |     N     |    1     |   x9y13z7 to x4y13z6   |       41        |        5        |         u_hdmi_tx/u_hdmi_tx_controller_wrapper/u2_hdmi_tmds_encode/S_video_data_1d_reg_syn_42          
RUN-1001 :    10    |     N     |    1     |   x9y14z0 to x4y14z1   |       41        |        5        |         u_hdmi_tx/u_hdmi_tx_controller_wrapper/u2_hdmi_tmds_encode/S_video_data_1d_reg_syn_36          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  0.778664s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (118.4%)

PHY-3001 : After Legalized: Len = 1.85561e+06, Over = 0
PHY-3001 : Trial Legalized: Len = 1.85561e+06
PHY-3001 : placement step: 3.
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1313/17910.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.06186e+06, over cnt = 1862(0%), over = 3448, worst = 9
PHY-1002 : len = 2.09322e+06, over cnt = 1108(0%), over = 1802, worst = 8
PHY-1002 : len = 2.12e+06, over cnt = 494(0%), over = 743, worst = 6
PHY-1002 : len = 2.13027e+06, over cnt = 171(0%), over = 238, worst = 6
PHY-1002 : len = 2.13302e+06, over cnt = 92(0%), over = 113, worst = 3
PHY-1001 : End global iterations;  2.548873s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (95.0%)

PHY-1001 : Congestion index: top1 = 59.56, top5 = 46.96, top10 = 39.62, top15 = 34.40.
PHY-3001 : End congestion estimation;  3.619320s wall, 3.421875s user + 0.015625s system = 3.437500s CPU (95.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 29725 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.497677s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (80.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77932e-05
PHY-3002 : Step(400): len = 1.78729e+06, overlap = 18.625
PHY-3002 : Step(401): len = 1.7367e+06, overlap = 52.25
PHY-3002 : Step(402): len = 1.69827e+06, overlap = 73.5
PHY-3002 : Step(403): len = 1.68299e+06, overlap = 87.125
PHY-3002 : Step(404): len = 1.67454e+06, overlap = 94.625
PHY-3002 : Step(405): len = 1.6649e+06, overlap = 102.125
PHY-3002 : Step(406): len = 1.66333e+06, overlap = 103.875
PHY-3002 : Step(407): len = 1.65783e+06, overlap = 110.625
PHY-3002 : Step(408): len = 1.65457e+06, overlap = 117.375
PHY-3002 : Step(409): len = 1.65305e+06, overlap = 121.75
PHY-3002 : Step(410): len = 1.652e+06, overlap = 125.875
PHY-3002 : Step(411): len = 1.6504e+06, overlap = 128.375
PHY-3002 : Step(412): len = 1.6504e+06, overlap = 128.375
PHY-3002 : Step(413): len = 1.64883e+06, overlap = 129.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.52205e-05
PHY-3002 : Step(414): len = 1.65547e+06, overlap = 125.5
PHY-3002 : Step(415): len = 1.65547e+06, overlap = 125.5
PHY-3002 : Step(416): len = 1.65364e+06, overlap = 127.375
PHY-3002 : Step(417): len = 1.65364e+06, overlap = 127.375
PHY-3002 : Step(418): len = 1.65489e+06, overlap = 126.875
PHY-3002 : Step(419): len = 1.65489e+06, overlap = 126.875
PHY-3002 : Step(420): len = 1.65487e+06, overlap = 126.5
PHY-3002 : Step(421): len = 1.65487e+06, overlap = 126.5
PHY-3002 : Step(422): len = 1.65562e+06, overlap = 128.125
PHY-3002 : Step(423): len = 1.65562e+06, overlap = 128.125
PHY-3002 : Step(424): len = 1.65593e+06, overlap = 129.625
PHY-3002 : Step(425): len = 1.65593e+06, overlap = 129.625
PHY-3002 : Step(426): len = 1.65663e+06, overlap = 128.625
PHY-3001 : End global placement;  1.581664s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (75.1%)

PHY-3001 : Before Legalized: Len = 1.65663e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 21957, tot_disp.: 21549, max_disp.: 83
PHY-3001 : solverIter: 30, overflow: 0, tot_disp.: 50795, max_disp.: 46
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4251/17793.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.07198e+06, over cnt = 1732(0%), over = 3258, worst = 9
PHY-1002 : len = 2.1024e+06, over cnt = 993(0%), over = 1604, worst = 8
PHY-1002 : len = 2.12682e+06, over cnt = 348(0%), over = 605, worst = 8
PHY-1002 : len = 2.13954e+06, over cnt = 77(0%), over = 100, worst = 4
PHY-1002 : len = 2.14098e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  2.278283s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (76.1%)

PHY-1001 : Congestion index: top1 = 59.21, top5 = 46.71, top10 = 39.53, top15 = 34.39.
PHY-3001 : End congestion estimation;  3.368402s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (77.9%)

RUN-1001 : There are 6/7923 slices in 1/1/8040 high-util grids without refreshing the congo.
PHY-3001 : solverIter: 54, overflow: 0, tot_disp.: 49427, max_disp.: 46
PHY-3001 : shifting: tot_disp.: 49277, max_disp.: 46
PHY-3001 : shifting: tot_disp.: 49277, max_disp.: 46
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                                  Name                                                  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    8     |  x67y80z6 to x62y80z0  |       46        |        5        |  u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/copies_of_sts_ram[0]$u_status_cpyA/ramread0_syn_25  
RUN-1001 :     2    |     N     |    8     |  x67y32z5 to x72y33z0  |       43        |        6        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_70       
RUN-1001 :     3    |     N     |    1     |   x9y22z2 to x4y21z7   |       43        |        6        |      u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_data_distribution/O_ch0_video_data_reg_syn_27       
RUN-1001 :     4    |     N     |    8     |  x67y33z2 to x62y33z0  |       42        |        5        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_90       
RUN-1001 :     5    |     N     |    1     |  x69y57z3 to x74y57z3  |       40        |        5        |             u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_address_r_reg_syn_110              
RUN-1001 :     6    |     N     |    1     |  x68y59z1 to x63y59z1  |       40        |        5        |                  u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_address_p_reg_syn_107                   
RUN-1001 :     7    |     N     |    1     |   x9y13z5 to x4y13z5   |       40        |        5        |         u_hdmi_tx/u_hdmi_tx_controller_wrapper/u2_hdmi_tmds_encode/S_video_data_1d_reg_syn_36          
RUN-1001 :     8    |     N     |    8     |  x68y33z2 to x72y34z0  |       38        |        5        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_50       
RUN-1001 :     9    |     N     |    8     |  x72y78z5 to x76y79z0  |       35        |        5        |  u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/u_rd_data/copies_of_sts_ram[0]$u_status_cpyC/ramread0_syn_26  
RUN-1001 :    10    |     N     |    8     |  x15y22z5 to x19y23z0  |       35        |        5        |    u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_10     
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : There are 0/7923 slices in 0/1/8040 high-util grids without refreshing the congo.
PHY-3001 : End legalization;  4.807406s wall, 4.015625s user + 0.015625s system = 4.031250s CPU (83.9%)

PHY-3001 : After Legalized: Len = 1.83586e+06, Over = 0
PHY-3001 : Legalized: Len = 1.83586e+06, Over = 0
PHY-3001 : Design contains 138 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 7, movable_cnt: 19
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 1471 overflows spread with total dist 18584 and max dist 60.
PHY-3001 : Iter 2: 7 overflows spread with total dist 164 and max dist 32.
PHY-3001 : total displace: 162199, max displace: 55.
PHY-3001 : End spreading;  1.073086s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (84.5%)

PHY-3001 : Final: Len = 1.86982e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9637/17901.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.12994e+06, over cnt = 1373(0%), over = 2169, worst = 7
PHY-1002 : len = 2.14856e+06, over cnt = 704(0%), over = 996, worst = 7
PHY-1002 : len = 2.16491e+06, over cnt = 186(0%), over = 256, worst = 6
PHY-1002 : len = 2.16992e+06, over cnt = 54(0%), over = 68, worst = 4
PHY-1002 : len = 2.17115e+06, over cnt = 6(0%), over = 9, worst = 3
PHY-1001 : End global iterations;  1.856970s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (90.0%)

PHY-1001 : Congestion index: top1 = 58.93, top5 = 46.97, top10 = 39.94, top15 = 34.85.
PHY-1001 : End incremental global routing;  2.934230s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (83.1%)

OPT-1001 : Update timing in global mode
TMR-2504 : Update delay of 29725 nets completely.
TMR-2502 : Annotated delay with mode Global Routing.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.771242s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (84.6%)

OPT-1001 : Start: WNS -287 TNS -9651 NUM_FEPS 89
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10077 has valid locations, 25 needs to be replaced
PHY-3001 : design contains 16349 instances, 9748 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.88222e+06
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 17895/17917.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.18066e+06, over cnt = 151(0%), over = 154, worst = 3
PHY-1002 : len = 2.18066e+06, over cnt = 151(0%), over = 154, worst = 3
PHY-1002 : len = 2.18066e+06, over cnt = 151(0%), over = 154, worst = 3
PHY-1002 : len = 2.18066e+06, over cnt = 151(0%), over = 154, worst = 3
PHY-1001 : End global iterations;  0.816663s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (57.4%)

PHY-1001 : Congestion index: top1 = 58.93, top5 = 46.98, top10 = 39.96, top15 = 34.88.
PHY-3001 : End congestion estimation;  1.700320s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (66.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 104245, tnet num: 29763, tinst num: 16349, tnode num: 134853, tedge num: 156450.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.053999s wall, 14.156250s user + 0.109375s system = 14.265625s CPU (83.6%)

RUN-1004 : used memory is 2981 MB, reserved memory is 3094 MB, peak memory is 3260 MB
TMR-2504 : Update delay of 29763 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  19.588604s wall, 16.328125s user + 0.109375s system = 16.437500s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.19707e-05
PHY-3002 : Step(427): len = 1.88001e+06, overlap = 0.125
PHY-3002 : Step(428): len = 1.87923e+06, overlap = 0
PHY-3001 : End global placement;  0.094222s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.7%)

PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.4%)

PHY-3001 : Legalized: Len = 1.87918e+06, Over = 0
PHY-3001 : Design contains 142 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 7, movable_cnt: 19
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 35 overflows spread with total dist 332 and max dist 54.
PHY-3001 : total displace: 158134, max displace: 47.
PHY-3001 : End spreading;  0.534729s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (84.7%)

PHY-3001 : Final: Len = 1.87944e+06, Over = 0
PHY-3001 : End incremental placement;  22.592562s wall, 18.515625s user + 0.109375s system = 18.625000s CPU (82.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      4      |         21         
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      4      |         21         
RUN-1001 : ------------------------------------------------------
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 29763 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.484400s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (90.6%)

OPT-1001 : Start merging over-dups
OPT-1001 : Start: WNS -406 TNS -21394 NUM_FEPS 104
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10102 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 16349 instances, 9748 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : End incremental placement; No cells to be placed.
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10102 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 16349 instances, 9748 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 1.87891e+06, Over = 0
PHY-3001 : Design contains 142 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 7, movable_cnt: 19
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 158036, max displace: 23.
PHY-3001 : End spreading;  0.505856s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (86.5%)

PHY-3001 : Final: Len = 1.87891e+06, Over = 0
PHY-3001 : End incremental legalization;  1.105782s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (79.1%)

PHY-1001 : Populate physical database on model design_top_wrapper.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End merging over-dups. Total 3 instances are merged,  5.605130s wall, 4.968750s user + 0.000000s system = 4.968750s CPU (88.6%)

OPT-1001 : End high-fanout net optimization;  34.676328s wall, 29.109375s user + 0.156250s system = 29.265625s CPU (84.4%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 104184, tnet num: 29757, tinst num: 16339, tnode num: 134759, tedge num: 156353.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.624585s wall, 14.578125s user + 0.046875s system = 14.625000s CPU (83.0%)

RUN-1004 : used memory is 3005 MB, reserved memory is 3127 MB, peak memory is 3260 MB
TMR-2504 : Update delay of 29757 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  20.176453s wall, 16.500000s user + 0.046875s system = 16.546875s CPU (82.0%)

OPT-1001 : Current memory(MB): used = 3006, reserved = 3128, peak = 3260.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 17878/17910.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.17539e+06, over cnt = 150(0%), over = 153, worst = 3
PHY-1002 : len = 2.17539e+06, over cnt = 150(0%), over = 153, worst = 3
PHY-1002 : len = 2.17539e+06, over cnt = 150(0%), over = 153, worst = 3
PHY-1002 : len = 2.17539e+06, over cnt = 150(0%), over = 153, worst = 3
PHY-1001 : End global iterations;  0.781010s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (76.0%)

PHY-1001 : Congestion index: top1 = 58.94, top5 = 46.96, top10 = 39.93, top15 = 34.86.
OPT-1001 : End congestion update;  1.811739s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (73.3%)

OPT-0007 : Start: WNS -406 TNS -20180 NUM_FEPS 98
OPT-0007 : Iter 1: improved WNS -311 TNS -15881 NUM_FEPS 98 with 92 cells processed and 8245 slack improved
OPT-0007 : Iter 2: improved WNS -308 TNS -15737 NUM_FEPS 98 with 15 cells processed and 1001 slack improved
OPT-0007 : Iter 3: improved WNS -308 TNS -15585 NUM_FEPS 98 with 2 cells processed and 155 slack improved
OPT-1001 : Overall commit ratio 0.94
OPT-1001 : End path based optimization;  3.176433s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (79.7%)

OPT-1001 : Current memory(MB): used = 3006, reserved = 3128, peak = 3260.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -308 TNS -15585 NUM_FEPS 98
OPT-1001 : Successfully optimized 913 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.369380s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (95.0%)

OPT-1001 : Successfully optimized 295 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.380998s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (99.1%)

OPT-1001 : End pin optimization;  6.532493s wall, 6.015625s user + 0.000000s system = 6.015625s CPU (92.1%)

OPT-1001 : Current memory(MB): used = 3006, reserved = 3128, peak = 3260.
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: WNS -308 TNS -15320 NUM_FEPS 98
PHY-1001 : Beeline DP, 896 out of 3057 (29.31)%; hop = 1353.
PHY-1001 : Beeline DP, 261 out of 2097 (12.45)%; hop = 386.
PHY-1001 : Beeline DP, 156 out of 2004 (7.78)%; hop = 230.
PHY-1001 : Beeline DP, 127 out of 1958 (6.49)%; hop = 180.
PHY-1001 : Beeline DP, 111 out of 1941 (5.72)%; hop = 158.
PHY-1001 : Beeline optimization intraPLB, 1248 1-hop(39.54%), 1154 2-hop(36.57%), 210 3-hop( 6.65%), 544 others (17.24%)
PHY-1001 :  3.991625s wall, 3.593750s user + 0.000000s system = 3.593750s CPU (90.0%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 1425, 2-hop 2849, 3-hop 1620, 4-hop 551, other 1616 
OPT-1001 : End beeline optimization;  4.992802s wall, 4.453125s user + 0.000000s system = 4.453125s CPU (89.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 29757 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.462425s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (93.9%)

OPT-0007 : End flow postpack: WNS -406 TNS -15958 NUM_FEPS 98
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 14242/16868.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1001 : End global iterations;  0.875783s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (87.4%)

PHY-1001 : Congestion index: top1 = 59.40, top5 = 46.62, top10 = 39.56, top15 = 34.53.
RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -406 TNS -15958 NUM_FEPS 98
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.908397
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -406ps with logic level 1 
RUN-1001 :       #2 path slack -315ps with logic level 1 
RUN-1001 :       #3 path slack -311ps with logic level 1 
RUN-1001 :       #4 path slack -309ps with logic level 1 
RUN-1001 :       #5 path slack -306ps with logic level 1 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 30161 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 30161 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10092 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 16339 instances, 9738 slices, 366 macros(2489 instances: 336 mslices 1831 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 585 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 1.89768e+06, Over = 0
PHY-3001 : Design contains 142 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 7, movable_cnt: 19
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 156372, max displace: 23.
PHY-3001 : End spreading;  0.502698s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (87.0%)

PHY-3001 : Final: Len = 1.89768e+06, Over = 0
PHY-3001 : End incremental legalization;  1.074523s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (90.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 29757 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.463102s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (85.0%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 16868/16868.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1002 : len = 2.16968e+06, over cnt = 619(0%), over = 858, worst = 9
PHY-1001 : End global iterations;  0.649504s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (84.2%)

PHY-1001 : Congestion index: top1 = 59.40, top5 = 46.62, top10 = 39.56, top15 = 34.53.
OPT-1001 : End congestion update;  1.589433s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (82.6%)

OPT-0007 : Start: WNS -406 TNS -15958 NUM_FEPS 98
OPT-0007 : Iter 1: improved WNS -308 TNS -14196 NUM_FEPS 98 with 25 cells processed and 1682 slack improved
OPT-0007 : Iter 2: improved WNS -308 TNS -14257 NUM_FEPS 98 with 1 cells processed and 12 slack improved
OPT-1001 : Overall commit ratio 0.81
OPT-1001 : End path based optimization;  2.342865s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (82.7%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 16808/16879.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1001 : End global iterations;  0.676952s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 59.35, top5 = 46.59, top10 = 39.55, top15 = 34.53.
OPT-1001 : End congestion update;  1.631254s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (75.7%)

OPT-0007 : Start: WNS -308 TNS -14257 NUM_FEPS 98
OPT-0007 : Iter 1: improved WNS -308 TNS -14257 NUM_FEPS 98 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -308 TNS -14257 NUM_FEPS 98 with 0 cells processed and 0 slack improved
OPT-1001 : Overall commit ratio -1.00
OPT-1001 : End bottleneck based optimization;  2.277295s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (77.5%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -308 TNS -14257 NUM_FEPS 98
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  0.421838s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (88.9%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-1001 : Start congestion recovery ...
RUN-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 16879/16879.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1002 : len = 2.16955e+06, over cnt = 620(0%), over = 862, worst = 9
PHY-1001 : End global iterations;  0.647427s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (89.3%)

PHY-1001 : Congestion index: top1 = 59.35, top5 = 46.59, top10 = 39.55, top15 = 34.53.
RUN-1001 : End congestion update;  1.705766s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (88.9%)
 
RUN-1001 : design has 82 columns and 160 rows with 0 high-util (over 100 percentage) tiles versus total tile num 13120
OPT-1001 : End congestion recovery;  1.737634s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (87.2%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS -308 TNS -14257 NUM_FEPS 98
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  0.692534s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (69.9%)

OPT-1001 : Current memory(MB): used = 3009, reserved = 3130, peak = 3260.
OPT-0007 : End flow postplace: WNS -308 TNS -14257 NUM_FEPS 98
OPT-1001 : End physical optimization;  86.916196s wall, 73.578125s user + 0.250000s system = 73.828125s CPU (84.9%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |     32      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    7891     
RUN-1001 :   Yes  |  No   |  Yes  |    3981     
RUN-1001 :   Yes  |  Yes  |  No   |     697     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    6    |  289  |     58     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 396
PHY-3001 : Total gp iteration time:   19.905179s wall, 24.437500s user + 0.296875s system = 24.734375s CPU (124.3%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91852, tnet num: 23591, tinst num: 10177, tnode num: 122427, tedge num: 146765.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.169839s wall, 15.468750s user + 0.187500s system = 15.656250s CPU (91.2%)

RUN-1004 : used memory is 2872 MB, reserved memory is 3019 MB, peak memory is 3260 MB
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         -308                |
|     Setup TNS             |       -14257                |
|     Num of violated S-EP  |           98                |
|     FMAX                  |    73.308MHz                |
|     WNS path clock period |      13333ps                |
|     Hold WNS              |         -135                |
|     Hold TNS              |        -5216                |
|     Num of violated H-EP  |          108                |
-----------------------------------------------------------
| Wire length               |      2275254                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         9738                |
|     slices percentage     |       15.14%                |
|     #RAMs                 |           32                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           52                |
|     Top 1% tile avg util  |       58.50%                |
|     Over 100% util #tile  |            0                |
-----------------------------------------------------------
Report place stage QoR done.

RUN-1003 : finish command "report_qor -step place -file place.qor" in  22.273696s wall, 19.953125s user + 0.187500s system = 20.140625s CPU (90.4%)

RUN-1004 : used memory is 2888 MB, reserved memory is 3024 MB, peak memory is 3260 MB
RUN-1002 : start command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91852, tnet num: 23591, tinst num: 10177, tnode num: 122427, tedge num: 146765.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.663296s wall, 14.937500s user + 0.109375s system = 15.046875s CPU (90.3%)

RUN-1004 : used memory is 2959 MB, reserved memory is 3101 MB, peak memory is 3260 MB
TMR-2504 : Update delay of 23591 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS -308 TNS -14257 NUM_FEPS 98
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  -308   |      0      |     7500      |            1 (7192)            |     325     |           0            |          0          |        325         |  SLICE [53,99]  |  SLICE [50,98]  |       1       
RUN-1001 :    2    |  -207   |      0      |     7500      |            1 (7293)            |     218     |           0            |          0          |        218         |  SLICE [53,99]  |  SLICE [54,99]  |       1       
RUN-1001 :    3    |  -207   |      0      |     7500      |            1 (7293)            |     218     |           0            |          0          |        218         |  SLICE [31,76]  |  SLICE [32,76]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 23591 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                                              Net                                               
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |  -308   |   325   |             0 (0/0)             |       4        |  [50,98] [53,99]  |       yes       |      yes      |  u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]  
RUN-1001 :      1     |  -207   |   218   |             0 (0/0)             |       1        |  [31,76] [32,76]  |       yes       |      yes      |  u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]  
RUN-1001 :      1     |  -207   |   218   |             0 (0/0)             |       1        |  [53,99] [54,99]  |       yes       |      yes      |  u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 : Extended Paths Information
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   Characteristics   |  WorstPath to SP         |  Current Path                        |  WorstPath from EP
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-0008 :   REQUIREMENT       |  13.333                  |  0.395                               |  7.500
RUN-0008 :   PATH_DELAY        |  0.737                   |  0.635                               |  0.531
RUN-0008 :   LOGIC_DELAY       |  0.525(71%)              |  0.310(48%)                          |  0.316(59%)
RUN-0008 :   NET_DELAY         |  0.212(29%)              |  0.325(52%)                          |  0.215(41%)
RUN-0008 :   CLOCK_SKEW        |  0.000                   |  0.000                               |  0.000
RUN-0008 :   SLACK             |  12.528                  |  -0.308                              |  6.901
RUN-0008 :   MAX_FANOUT        |  4                       |  1                                   |  1
RUN-0008 :   LOGIC_LEVEL       |  1                       |  0                                   |  0
RUN-0008 :   LOGIC_PATH        |  LUT2                    |                                      |  
RUN-0008 :   STARTPOINT_CLOCK  |  u_pll/pll_inst.clkc[0]  |  u_pll/pll_inst.clkc[0]              |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk
RUN-0008 :   ENDPOINT_CLOCK    |  u_pll/pll_inst.clkc[0]  |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk  |  u_uifdma_axi_ddr/u_ddr_phy/dfi_clk
RUN-0008 :   STARTPOINT_PIN    |  .oqb                    |  .oqa                                |  .oqb
RUN-0008 :   ENDPOINT_PIN      |  LUT2.ia                 |  .ima                                |  .imb
RUN-0008 : -----------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path" in  21.038810s wall, 18.968750s user + 0.109375s system = 19.078125s CPU (90.7%)

RUN-1004 : used memory is 2961 MB, reserved memory is 3101 MB, peak memory is 3260 MB
RUN-1001 : Restore to logic level mode: 1
OPT-1001 : QoR tracer report on placement steps:
     WNS [   incr ]     TNS [   incr ]    FEPS [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]       0 [      0 ]       0 [      0 ]     21597 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1734 [        0 ] : preplace:simplify_lut
       0 [      0 ]       0 [      0 ]       0 [      0 ]     21597 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1734 [        0 ] : preplace:sweep
       0 [      0 ]       0 [      0 ]       0 [      0 ]     21597 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1734 [        0 ] : preplace:lut_merge
       0 [      0 ]       0 [      0 ]       0 [      0 ]     21597 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1734 [        0 ] : preplace:hfn_opt
    -282 [   -282 ]   -5721 [  -5721 ]     109 [    109 ]     27766 [     6169 ]   1628448 [  1628448 ]  114.82 [ 114.82 ]       0 [      0 ]      54 [     54 ]      2968 [     1234 ] : init_place
    -460 [   -178 ]   -7460 [  -1739 ]     109 [      0 ]     28001 [      235 ]   1602815 [   -25633 ]   87.92 [ -26.91 ]       0 [      0 ]      94 [     40 ]      3173 [      205 ] : prepack:hfn_opt
    -460 [      0 ]   -7460 [      0 ]     109 [      0 ]     28001 [        0 ]   1616260 [    13445 ]   73.85 [ -14.06 ]       0 [      0 ]     102 [      8 ]      3173 [        0 ] : prepack:global_opt
    -460 [      0 ]   -7460 [      0 ]     109 [      0 ]     28001 [        0 ]   1616260 [        0 ]   73.85 [   0.00 ]       0 [      0 ]     102 [      0 ]      3173 [        0 ] : prepack:remap_opt
    -324 [    136 ]  -14067 [  -6607 ]     104 [     -5 ]     16332 [   -11669 ]   1712619 [    96359 ]   73.85 [   0.00 ]       0 [      0 ]     127 [     25 ]      3177 [        4 ] : pack
    -329 [     -5 ]  -20597 [  -6530 ]     104 [      0 ]     16332 [        0 ]   1832008 [   119389 ]   58.72 [ -15.14 ]       0 [      0 ]     165 [     38 ]      3214 [       37 ] : post_pack_place
    -406 [    -77 ]  -21394 [   -797 ]     104 [      0 ]     16332 [        0 ]   1865967 [    33959 ]   58.72 [   0.00 ]       0 [      0 ]     168 [      3 ]      3214 [        0 ] : post_pack_spreading
    -406 [      0 ]  -20180 [   1214 ]      98 [     -6 ]     16343 [       11 ]   1874957 [     8990 ]   58.47 [  -0.25 ]       0 [      0 ]     224 [     56 ]      3260 [       46 ] : postpack:hfn_opt
    -308 [     98 ]  -15585 [   4595 ]      98 [      0 ]     16343 [        0 ]   1879728 [     4771 ]   58.46 [  -0.01 ]       0 [      0 ]     227 [      3 ]      3260 [        0 ] : postpack:path_opt
    -308 [      0 ]  -15320 [    265 ]      98 [      0 ]     16343 [        0 ]   1879728 [        0 ]   58.46 [   0.00 ]       0 [      0 ]     234 [      7 ]      3260 [        0 ] : postpack:pin_opt
    -406 [    -98 ]  -15958 [   -638 ]      98 [      0 ]     16343 [        0 ]   1893823 [    14095 ]   58.46 [   0.00 ]       0 [      0 ]     241 [      7 ]      3260 [        0 ] : postpack:beeline_opt
    -406 [      0 ]  -15958 [      0 ]      98 [      0 ]     16343 [        0 ]   1893823 [        0 ]   58.91 [   0.45 ]       0 [      0 ]     247 [      6 ]      3260 [        0 ] : postplace:crit_hfn_opt
    -308 [     98 ]  -14257 [   1701 ]      98 [      0 ]     16343 [        0 ]   1893709 [     -114 ]   58.91 [   0.00 ]       0 [      0 ]     250 [      3 ]      3260 [        0 ] : postplace:path_opt
    -308 [      0 ]  -14257 [      0 ]      98 [      0 ]     16343 [        0 ]   1893709 [        0 ]   58.91 [   0.00 ]       0 [      0 ]     250 [      0 ]      3260 [        0 ] : postplace:aggressive_opt
    -308 [      0 ]  -14257 [      0 ]      98 [      0 ]     16343 [        0 ]   1893709 [        0 ]   58.85 [  -0.05 ]       0 [      0 ]     252 [      2 ]      3260 [        0 ] : postplace:bn_opt
    -308 [      0 ]  -14257 [      0 ]      98 [      0 ]     16343 [        0 ]   1893709 [        0 ]   58.85 [   0.00 ]       0 [      0 ]     253 [      1 ]      3260 [        0 ] : postplace:pin_opt
    -308 [      0 ]  -14257 [      0 ]      98 [      0 ]     16343 [        0 ]   1893709 [        0 ]   58.85 [   0.00 ]       0 [      0 ]     254 [      1 ]      3260 [        0 ] : postplace:cr_opt
    -308 [      0 ]  -14257 [      0 ]      98 [      0 ]     16343 [        0 ]   1893709 [        0 ]   58.85 [   0.00 ]       0 [      0 ]     255 [      1 ]      3260 [        0 ] : postplace:post_cr_pin_opt

RUN-1003 : finish command "place" in  299.564693s wall, 264.109375s user + 3.250000s system = 267.359375s CPU (89.2%)

RUN-1004 : used memory is 2961 MB, reserved memory is 3101 MB, peak memory is 3260 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91852, tnet num: 23591, tinst num: 10177, tnode num: 122427, tedge num: 146765.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  17.288790s wall, 14.171875s user + 0.078125s system = 14.250000s CPU (82.4%)

RUN-1004 : used memory is 2984 MB, reserved memory is 3126 MB, peak memory is 3260 MB
TMR-2504 : Update delay of 23591 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode manhattan" in  19.384845s wall, 15.921875s user + 0.078125s system = 16.000000s CPU (82.5%)

RUN-1004 : used memory is 2984 MB, reserved memory is 3127 MB, peak memory is 3260 MB
RUN-1002 : start command "report_timing_summary -file fpga_prj_place.timing"
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 5714.
SYN-4035 : The count of slices with lut+ripple is 508.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    6558   out of  64320   10.20%
#reg                    12571
  #slice reg            12567   out of 128640    9.77%
  #pad reg                  4

Utilization Statistics
#slice                   9738   out of  64320   15.14%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic            9402
    #with luts           5714
    #with adder           508
    #reg only            3180
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      32   out of    272   11.76%
  #eram20k                 32
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |5714      |508     |12571   |32      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_viideo_splicer                    |four_channel_viideo_splicer             |553       |36      |851     |20      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |11        |12      |27      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |3         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |6         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |9         |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |51        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc                                        |uivtc                                   |21        |12      |28      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |174       |12      |293     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |4         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |3         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |45        |12      |100     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |56        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf_only_w                           |92        |0       |123     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |68        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |21        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf_only_w                           |82        |0       |123     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf_only_w                           |79        |0       |118     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |54        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |395       |28      |875     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |22        |0       |47      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |9         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |371       |28      |791     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |63        |0       |153     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |85      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |55        |0       |99      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |3         |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |84        |0       |187     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |49        |0       |100     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |2         |0       |34      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |30        |28      |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |32        |0       |60      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |29        |0       |57      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_uifdma_axi_ddr                                 |uifdma_axi_ddr                          |4617      |415     |10692   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|    u_ddr_phy                                      |ddr_ip                                  |4335      |311     |10495   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|      u_alc_mc_top                                 |alc_mc_top                              |1238      |10      |2247    |0       |0       |160      |0           |0       |0       |0       |0        |0       |0       |
|        bgr[0]$u_page_ctrl                         |alc_page_ctrl                           |206       |0       |398     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[1]$u_page_ctrl                         |alc_page_ctrl                           |187       |0       |347     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[2]$u_page_ctrl                         |alc_page_ctrl                           |197       |0       |344     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[3]$u_page_ctrl                         |alc_page_ctrl                           |180       |0       |349     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_act_timer                                |alc_act_timer                           |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_act_check                              |alc_act_check                           |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_act                                  |alc_arb_act                             |6         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_cas                                  |alc_arb_cas                             |9         |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_mux_pre                              |alc_arb_mux_pre                         |54        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_arb_pre                                |alc_arb_pre                             |5         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_rd_wr                                |alc_arb_rd_wr                           |67        |0       |95      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_wtr_check                              |alc_wtr_check                           |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_axi_rx                                   |alc_axi_rx_full                         |28        |0       |59      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_cmd_scheduler                            |alc_cmd_scheduler                       |7         |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_rd_data                                  |alc_rd_data                             |106       |0       |184     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyA       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyC       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          rd_buffer_ram[0]$u_rd_data_buf           |alc_ram32_x8                            |0         |0       |0       |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|        u_ref_ctrl                                 |alc_ref_ctrl                            |23        |10      |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_wr_data                                  |alc_wr_data                             |156       |0       |317     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram0                               |alc_ram16_x4                            |0         |0       |4       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram1                               |alc_ram16_x4                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          wr_buffer_ram[0]$u_data_ram              |alc_ram16_x8                            |0         |0       |128     |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|      u_axi_bridge                                 |alc_axi_bridge_top                      |1387      |0       |4609    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|        axi_ar_channel                             |alc_axi_ar_channel                      |23        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          ar_cmd_fsm                               |alc_axi_ar_fsm                          |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_axi_raddr_gen                          |alc_axi_addr_gen                        |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            u_waddr_incr_cmd                       |alc_axi_incr_cmd                        |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_aw_channel                             |alc_axi_aw_channel                      |23        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_axi_waddr_gen                          |alc_axi_addr_gen                        |22        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            u_waddr_incr_cmd                       |alc_axi_incr_cmd                        |22        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_cmd_arb                                |alc_axi_cmd_arb                         |47        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_r_channel                              |alc_axi_r_channel                       |1198      |0       |4224    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|          rd_data_fifo                             |alc_axi_fifo                            |1192      |0       |4216    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|          rd_respond_fifo                          |alc_axi_fifo                            |4         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_w_channel                              |alc_axi_w_channel                       |87        |0       |267     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_dfi_retiming                               |alc_dfi_retiming                        |558       |0       |1056    |0       |0       |0        |0           |48      |24      |0       |0        |0       |0       |
|      u_ph1_logic_standard_phy                     |ph1_ddrphy_ip_top                       |1152      |301     |2583    |8       |0       |160      |0           |0       |0       |2       |0        |0       |1       |
|        u_clk                                      |ph1_logic_clk_management                |1         |0       |0       |0       |0       |0        |0           |0       |0       |2       |0        |0       |0       |
|          u_pll0                                   |ph1_logic_pll0                          |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|          u_pll1                                   |ph1_logic_pll1                          |1         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|        u_ddrphy_standard                          |ph1_logic_ddrphy_standard               |123       |0       |815     |0       |0       |0        |0           |0       |0       |0       |0        |0       |1       |
|          u_bus_matrix                             |ph1_logic_bus_matrix                    |118       |0       |815     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db fpga_prj_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_place.db" in  1.024231s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (103.7%)

RUN-1004 : used memory is 2985 MB, reserved memory is 3127 MB, peak memory is 3260 MB
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :       effort      |   normal   |      normal      |        
RUN-1001 :      fix_hold     |    off     |       off        |        
RUN-1001 :   post_route_opt  |    auto    |       auto       |        
RUN-1001 :       timing      |   normal   |      normal      |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-1001 : Reconnected 53 VDD pins with routing demanding
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                               Leading Clock                               |                                   Special Sink                                    
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.fbclk  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------
RUN-1001 :   Index  |                   Leading Clock                   |      Special Sink      
RUN-1001 : --------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk  |  u_pll/pll_inst.fbclk  
RUN-1001 : --------------------------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1;
PHY-1001 : I_sys_clk_syn_3;
PHY-1001 : Internal bound Intnl_0_0_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_40_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_80_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_80_33_40 is being created.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                            Leading Clock                            |       Type        |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |           u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk           |  (infered sclk)   |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           460            
RUN-1001 :    2    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1  |  (infered sclk)   |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk2  |            29            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 3 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk2  |           614            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |            5             
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           321            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           175            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 4 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2500           
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  |            38            
RUN-1001 :    3    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |  (infered sclk)   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                |            16            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2500           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1  |           373            
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |  (infered sclk)   |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk2                      |            17            
RUN-1001 :    3    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk3                            |            4             
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           2569           
RUN-1001 :    2    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            35            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 10664 instances
RUN-1001 : 336 mslices, 9402 lslices, 60 pads(hr:11 hp:49), 32 brams, 0 dsps
RUN-1001 : There are total 24514 nets
RUN-6002 WARNING: There are 10 undriven nets.
RUN-6003 WARNING: There are 10 nets without any pin.
RUN-6004 WARNING: There are 14 nets with only 1 pin.
RUN-1001 : 14621 nets have 2 pins
RUN-1001 : 7451 nets have [3 - 5] pins
RUN-1001 : 1462 nets have [6 - 10] pins
RUN-1001 : 539 nets have [11 - 20] pins
RUN-1001 : 399 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.209135s wall, 14.375000s user + 0.093750s system = 14.468750s CPU (89.3%)

RUN-1004 : used memory is 3032 MB, reserved memory is 3164 MB, peak memory is 3260 MB
PHY-1001 : 336 mslices, 9402 lslices, 60 pads(hr:11 hp:49), 32 brams, 0 dsps
TMR-2504 : Update delay of 23605 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.08437e+06, over cnt = 1751(0%), over = 3225, worst = 9
PHY-1002 : len = 2.11354e+06, over cnt = 1001(0%), over = 1541, worst = 9
PHY-1002 : len = 2.13445e+06, over cnt = 381(0%), over = 547, worst = 7
PHY-1002 : len = 2.14037e+06, over cnt = 180(0%), over = 263, worst = 6
PHY-1002 : len = 2.14581e+06, over cnt = 53(0%), over = 60, worst = 2
PHY-1002 : len = 2.14672e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.305711s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (101.6%)

PHY-1001 : Congestion index: top1 = 58.09, top5 = 45.60, top10 = 38.60, top15 = 33.69.
PHY-1001 : End global routing;  3.203421s wall, 3.109375s user + 0.000000s system = 3.109375s CPU (97.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 3037, reserved = 3168, peak = 3260.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 8.450475s wall, 67.046875s user + 0.109375s system = 67.156250s CPU (794.7%)

PHY-1001 : Generate nets ...
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Generate nets statistics:
RUN-1001 : ------------------------------
RUN-1001 :         Type        |  Nets   
RUN-1001 : ------------------------------
RUN-1001 :        Route        |  19833  
RUN-1001 :      DontRoute      |  4681   
RUN-1001 :      RouteSinks     |  65871  
RUN-1001 :   RouteEntitySinks  |    0    
RUN-1001 :       Lut2Dff       |    0    
RUN-1001 :       Ram2Dff       |    0    
RUN-1001 :      Carry2Dff      |    0    
RUN-1001 : ------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                           Net Name                                            |  Clock Type  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                                        I_sys_clk_dup_1                                        |    Normal    
RUN-1001 :      2     |                                        I_sys_clk_syn_3                                        |    Normal    
RUN-1001 :      3     |                        u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk                        |    Normal    
RUN-1001 :      4     |                  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  |    Normal    
RUN-1001 :      5     |               u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1               |    Normal    
RUN-1001 :      6     |                                        u_pll/clk0_buf                                         |    Normal    
RUN-1001 :      7     |                 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                 |    Normal    
RUN-1001 :      8     |             u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12              |    Normal    
RUN-1001 :      9     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                |    Normal    
RUN-1001 :     10     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                |    Normal    
RUN-1001 :     11     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg            |    Normal    
RUN-1001 :     12     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int            |    Normal    
RUN-1001 :     13     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk             |    Normal    
RUN-1001 :     14     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk             |    Normal    
RUN-1001 :     15     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf           |    Normal    
RUN-1001 :     16     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk            |    Normal    
RUN-1001 :     17     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]  |    Normal    
RUN-1001 :     18     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]  |    Normal    
RUN-1001 :     19     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]  |    Normal    
RUN-1001 :     20     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]  |    Normal    
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                     Name                                                     
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       
RUN-1001 :    2   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       
RUN-1001 :    3   |                               u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                                
RUN-1001 :    4   |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk2   
RUN-1001 :    5   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  
RUN-1001 :    6   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk2  
RUN-1001 :    7   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                                
RUN-1001 :    8   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2      
RUN-1001 :    9   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      
RUN-1001 :   10   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  
RUN-1001 :   11   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                
RUN-1001 :   12   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1      
RUN-1001 :   13   |                         I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk2                         
RUN-1001 :   14   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk3                                
RUN-1001 :   15   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1      
RUN-1001 :   16   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3352, reserved = 3471, peak = 3352.
PHY-1001 : End build detailed router design. 9.133029s wall, 67.640625s user + 0.109375s system = 67.750000s CPU (741.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 206 nets need to preroute.
PHY-1001 : Current memory(MB): used = 3359, reserved = 3479, peak = 3359.
PHY-1022 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End phase 1; 0.427906s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (1029.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 428864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.193339s wall, 3.000000s user + 0.015625s system = 3.015625s CPU (94.4%)

PHY-1001 : Current memory(MB): used = 3456, reserved = 3582, peak = 3456.
PHY-1001 : End phase 2; 3.325697s wall, 3.125000s user + 0.015625s system = 3.140625s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing .....
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 3.18429e+06, over cnt = 9902(0%), over = 10425, worst = 4, crit = 0
PHY-1001 : Current memory(MB): used = 3489, reserved = 3617, peak = 3489.
PHY-1001 : End initial routed; 17.206935s wall, 28.859375s user + 0.046875s system = 28.906250s CPU (168.0%)

PHY-1001 : Update timing.....
PHY-1001 : 101/19325(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.404   |  -191.979  |  63   
RUN-1001 :   Hold   |  -3.000   |  -160.092  |  160  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 20.810810s wall, 19.109375s user + 0.203125s system = 19.312500s CPU (92.8%)

PHY-1001 : Current memory(MB): used = 4245, reserved = 4381, peak = 4457.
PHY-1001 : End phase 3; 38.018653s wall, 47.968750s user + 0.250000s system = 48.218750s CPU (126.8%)

PHY-1001 : Build lut bridge;  0.729268s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 52.23(S65.39, N62.40, E57.52, W50.37, I78.36, O56.25)
PHY-1001 : top5  = 41.09(S50.04, N46.18, E42.50, W35.96, I55.43, O40.59)
PHY-1001 : top10 = 35.08(S41.55, N37.65, E34.00, W28.06, I42.10, O32.66)
PHY-1001 : top15 = 30.84(S35.28, N31.88, E28.17, W22.85, I32.55, O26.66)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      86.84%      |         0          |     57.81%      |  [71 34] - [71 34]  |        0.00%        
RUN-1001 :     South    |      86.49%      |         0          |     87.50%      |  [72 34] - [72 34]  |        0.00%        
RUN-1001 :     North    |      85.00%      |         1          |     56.25%      |  [62 81] - [63 82]  |       26.88%        
RUN-1001 :     East     |      81.82%      |         0          |     46.88%      |  [75 33] - [75 33]  |        0.00%        
RUN-1001 :     East     |      81.25%      |         0          |     18.75%      |  [78 32] - [78 32]  |        0.00%        
RUN-1001 :     South    |      81.08%      |         0          |     65.62%      |  [69 31] - [69 31]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.286652s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (93.5%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 108 pins with HWNS -3.000ns HTNS -155.848ns FEP 117 took 0.312053 seconds.
PHY-1001 : End hold timing optimize; 0.312053s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (90.1%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 17 pins with SWNS -4.325ns STNS -188.469ns FEP 46 took 1.78607 seconds.
PHY-1001 : End setup timing optimize; 2.063617s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (95.4%)

PHY-0007 : Phase: 4; Congestion: {52.23, 41.09, 35.08, 30.84}; Timing: {-4.325ns, -188.469ns, 46}
PHY-1022 : len = 3.18984e+06, over cnt = 9903(0%), over = 10429, worst = 4, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.23658e+06, over cnt = 3832(0%), over = 3936, worst = 3, crit = 0
PHY-1001 : End DR Iter 1; 5.356409s wall, 11.109375s user + 0.031250s system = 11.140625s CPU (208.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.252e+06, over cnt = 1819(0%), over = 1828, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.905793s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (223.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 3.2545e+06, over cnt = 1325(0%), over = 1328, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 1.804232s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (155.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 3.27346e+06, over cnt = 475(0%), over = 477, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 1.655597s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (160.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 3.27754e+06, over cnt = 292(0%), over = 294, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 0.609883s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (146.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 3.27813e+06, over cnt = 253(0%), over = 255, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 0.420920s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (115.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 3.27846e+06, over cnt = 236(0%), over = 238, worst = 2, crit = 0
PHY-1001 : End DR Iter 7; 0.443006s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (127.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.65(S57.14, N56.05, E53.07, W47.34, I78.36, O56.25)
PHY-1001 : top5  = 38.84(S46.22, N42.43, E41.51, W35.43, I55.43, O40.59)
PHY-1001 : top10 = 33.50(S39.01, N35.09, E34.20, W28.63, I42.10, O32.66)
PHY-1001 : top15 = 29.72(S33.44, N30.04, E29.07, W24.02, I32.55, O26.66)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |     21.88%      |  [69 39] - [69 39]  |        0.00%        
RUN-1001 :     North    |     100.00%      |         0          |     25.00%      |  [68 39] - [68 39]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.053753s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (58.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 3.28829e+06, over cnt = 56(0%), over = 58, worst = 2, crit = 0
PHY-1001 : End DR Iter 8; 0.421533s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 3.28968e+06, over cnt = 15(0%), over = 17, worst = 2, crit = 0
PHY-1001 : End DR Iter 9; 0.550758s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (90.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 3.28997e+06, over cnt = 10(0%), over = 12, worst = 2, crit = 0
PHY-1001 : End DR Iter 10; 0.392621s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (95.5%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 3.29013e+06, over cnt = 6(0%), over = 8, worst = 2, crit = 0
PHY-1001 : End DR Iter 11; 0.410565s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 3.29019e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 12; 0.430926s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (87.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.74(S57.41, N56.02, E52.91, W47.30, I78.36, O56.25)
PHY-1001 : top5  = 38.94(S46.28, N42.49, E41.54, W35.55, I55.43, O40.59)
PHY-1001 : top10 = 33.62(S39.10, N35.17, E34.33, W28.76, I42.10, O32.66)
PHY-1001 : top15 = 29.83(S33.53, N30.14, E29.19, W24.16, I32.55, O26.66)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |     21.88%      |  [69 39] - [69 39]  |        0.00%        
RUN-1001 :     North    |     100.00%      |         0          |     25.00%      |  [68 39] - [68 39]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.046884s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 3.29019e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 13; 0.293538s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (69.2%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 3.29019e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 14; 0.386389s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (93.0%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 3.29019e+06, over cnt = 3(0%), over = 5, worst = 2, crit = 0
PHY-1001 : End DR Iter 15; 0.386843s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (88.9%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 3.28962e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.389740s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (84.2%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 3.28962e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 17; 0.387262s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (88.8%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.74(S57.41, N56.02, E52.91, W47.30, I78.36, O56.25)
PHY-1001 : top5  = 38.93(S46.27, N42.49, E41.55, W35.55, I55.43, O40.59)
PHY-1001 : top10 = 33.61(S39.08, N35.17, E34.33, W28.76, I42.10, O32.66)
PHY-1001 : top15 = 29.83(S33.52, N30.13, E29.19, W24.16, I32.55, O26.66)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |     100.00%      |         0          |     21.88%      |  [69 39] - [69 39]  |        0.00%        
RUN-1001 :     North    |     100.00%      |         0          |     25.00%      |  [68 39] - [68 39]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.048334s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.0%)

PHY-1001 : Update timing.....
PHY-1001 : 123/19325(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.407   |  -192.068  |  61   
RUN-1001 :   Hold   |  -3.000   |  -155.164  |  118  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.786863s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (94.2%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.200330s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.2%)

PHY-1001 : Current memory(MB): used = 4260, reserved = 4401, peak = 4457.
PHY-1001 : End phase 4; 24.596221s wall, 34.281250s user + 0.062500s system = 34.343750s CPU (139.6%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.74(S57.41, N56.02, E52.91, W47.30, I78.36, O56.25)
PHY-1001 : top5  = 38.93(S46.27, N42.49, E41.55, W35.55, I55.43, O40.59)
PHY-1001 : top10 = 33.61(S39.08, N35.17, E34.33, W28.76, I42.10, O32.66)
PHY-1001 : top15 = 29.83(S33.52, N30.13, E29.19, W24.16, I32.55, O26.66)
PHY-1001 : End update congestion; 0.042083s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (185.6%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 66 pins with HWNS -3.000ns HTNS -155.011ns FEP 116 took 0.26759 seconds.
PHY-1001 : End hold timing optimize; 0.267590s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.3%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 19 pins with SWNS -4.325ns STNS -188.747ns FEP 46 took 0.994454 seconds.
PHY-1001 : End setup timing optimize; 1.245637s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (96.6%)

PHY-1022 : len = 3.29118e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.29144e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.294408s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (95.5%)

PHY-1001 : Update timing.....
PHY-1001 : 51/19325(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.325   |  -188.747  |  46   
RUN-1001 :   Hold   |  -3.000   |  -155.011  |  116  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.390392s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.1%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.008888s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 4260, reserved = 4401, peak = 4457.
PHY-1001 : End phase 5; 2.824466s wall, 3.093750s user + 0.015625s system = 3.109375s CPU (110.1%)

PHY-1001 : ===== Detail Route Phase 6 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 47.76(S57.45, N56.06, E52.95, W47.32, I78.36, O56.25)
PHY-1001 : top5  = 38.96(S46.28, N42.52, E41.59, W35.56, I55.43, O40.59)
PHY-1001 : top10 = 33.63(S39.09, N35.18, E34.37, W28.78, I42.10, O32.66)
PHY-1001 : top15 = 29.84(S33.53, N30.14, E29.22, W24.18, I32.55, O26.66)
PHY-1001 : End update congestion; 0.044888s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.6%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 64 pins with HWNS -3.000ns HTNS -155.011ns FEP 116 took 0.26279 seconds.
PHY-1001 : End hold timing optimize; 0.262790s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.1%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 2 pins with SWNS -4.325ns STNS -188.747ns FEP 46 took 0.237386 seconds.
PHY-1001 : End setup timing optimize; 0.489421s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.2%)

PHY-1022 : len = 3.29144e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Update timing.....
PHY-1001 : 51/19325(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  -4.325   |  -188.747  |  46   
RUN-1001 :   Hold   |  -3.000   |  -155.011  |  116  
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.256809s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (91.3%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.005087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 4260, reserved = 4401, peak = 4457.
PHY-1001 : End phase 6; 1.324957s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (105.0%)

PHY-1003 : Routed, final wirelength = 3.29144e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                           Assigned Clock                            |                             Route Clock                             |  Marking  |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |           u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk           |           u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk           |           |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           460            
RUN-1001 :    2    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1  |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1  |           |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk2  |            29            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 3 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk2  |           614            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |            5             
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |           |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           321            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           175            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 5 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2500           
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  |            38            
RUN-1001 :    3    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |           |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                |            16            
RUN-1001 :    11   |                                     -                                      |                              I_sys_clk_dup_1                               |     +     |                                                      -                                                       |            0             
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2500           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk1  |           373            
RUN-1001 :    2    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |           |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk2                      |            17            
RUN-1001 :    3    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk3                            |            4             
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           2569           
RUN-1001 :    2    |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |              u_four_channel_viideo_splicer/uidbuf_u0/I_W_clk               |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            35            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 4260, reserved = 4401, peak = 4457.
PHY-1001 : End export database. 0.139340s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (89.7%)

PHY-1001 : End detail routing;  81.847665s wall, 164.062500s user + 0.453125s system = 164.515625s CPU (201.0%)

RUN-1002 : start command "phys_opt -post_route -effort low"
RUN-1002 : start command "start_timer -keep_rs"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -keep_rs" in  15.224650s wall, 14.437500s user + 0.046875s system = 14.484375s CPU (95.1%)

RUN-1004 : used memory is 4256 MB, reserved memory is 4398 MB, peak memory is 4457 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
PHY-1001 : Refresh detailed routing grids ...
PHY-1001 : Loading existing routes ...
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u2/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer/uidbuf_u3/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Clock Statistics :
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                  Clock Net                                  |         Type          
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                               u_pll/clk0_buf                                |       User GCLK       
RUN-1001 :     2    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |       User GCLK       
RUN-1001 :     3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf  |       User GCLK       
RUN-1001 :     4    |                               I_sys_clk_dup_1                               |     Inferred GCLK     
RUN-1001 :     5    |        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o        |     Inferred GCLK     
RUN-1001 :     6    |         u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk         |     Inferred GCLK     
RUN-1001 :     7    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg   |      User Sector      
RUN-1001 :     8    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg   |      User Sector      
RUN-1001 :     9    |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1       |  User Multi-Regional  
RUN-1001 :    10    |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2       |  User Multi-Regional  
RUN-1001 :    11    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk    |     User Regional     
RUN-1001 :    12    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk    |     User Regional     
RUN-1001 :    13    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk    |     User Regional     
RUN-1001 :    14    |   u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk    |     User Regional     
RUN-1001 : ---------------------------------------------------------------------------------------------------------------
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 23605 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : Start post-route optimization ...
OPT-1001 : WNS -4325 TNS -188747 NUM_FEPS 46
OPT-1001 : Bail out post-route opt flow because bad initial timing.
OPT-1001 : End physical optimization;  20.758213s wall, 20.031250s user + 0.062500s system = 20.093750s CPU (96.8%)

RUN-1001 : Post-route optimization summary
RUN-1001 : --------------------------------------------
RUN-1001 :   Metrics  |  Before   |   After   |  impr  
RUN-1001 : --------------------------------------------
RUN-1001 :     WNS    |   -4325   |   -4325   |   0    
RUN-1001 :     TNS    |  -188747  |  -188747  |   0    
RUN-1001 :    FEPS    |    46     |    46     |   0    
RUN-1001 : --------------------------------------------
RUN-1001 : Attempt Statistics
RUN-1001 : -----------------------------------------------------
RUN-1001 :          Item         |  Total  |  Succ  |  Percent  
RUN-1001 : -----------------------------------------------------
RUN-1001 :   Attempt relocation  |    0    |   0    |    NA     
RUN-1001 :    Attempt reroute    |    0    |   0    |    NA     
RUN-1001 :       Attempt DR      |    0    |   0    |    NA     
RUN-1001 : -----------------------------------------------------
OPT-1001 : Total DR runtime: 0.000000
OPT-1001 : Total UT runtime: 0.028133
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.117849s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (79.6%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.114337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (82.0%)

RUN-1003 : finish command "phys_opt -post_route -effort low" in  21.209766s wall, 20.421875s user + 0.062500s system = 20.484375s CPU (96.6%)

RUN-1004 : used memory is 4246 MB, reserved memory is 4386 MB, peak memory is 4457 MB
RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.126121s wall, 14.515625s user + 0.046875s system = 14.562500s CPU (96.3%)

RUN-1004 : used memory is 4243 MB, reserved memory is 4386 MB, peak memory is 4457 MB
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -4325                |
|     Setup TNS             |      -188747                |
|     Num of violated S-EP  |           46                |
|     Hold WNS              |        -3000                |
|     Hold TNS              |      -155011                |
|     Num of violated H-EP  |          116                |
-----------------------------------------------------------
| Wire length               |      3291440                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |         9738                |
|     slices percentage     |       15.14%                |
|     #RAMs                 |           32                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
Report route stage QoR done.

RUN-1003 : finish command "report_qor -step route -file route.qor" in  19.807311s wall, 19.015625s user + 0.046875s system = 19.062500s CPU (96.2%)

RUN-1004 : used memory is 4244 MB, reserved memory is 4386 MB, peak memory is 4457 MB
RUN-1002 : start command "report_analysis final -timing -max_path_num 3 -full"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.088433s wall, 14.703125s user + 0.031250s system = 14.734375s CPU (97.7%)

RUN-1004 : used memory is 4259 MB, reserved memory is 4402 MB, peak memory is 4457 MB
TMR-2504 : Update delay of 23605 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS -4325 TNS -188747 NUM_FEPS 46
RUN-1001 : Critial Path Info
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |    Startcell    |     Endcell     |  Key_Net Num  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  -4325  |    3693     |     13333     |            2 (4504)            |     791     |           52           |         319         |        375         |  SLICE [39,93]  |  SLICE [39,93]  |       1       
RUN-1001 :    2    |  -4294  |    3703     |     13333     |            1 (9039)            |     489     |           0            |          0          |        489         |  SLICE [27,78]  |  SLICE [27,78]  |       1       
RUN-1001 :    3    |  -4294  |    3703     |     13333     |            1 (9039)            |     489     |           0            |          0          |        489         |  SLICE [26,77]  |  SLICE [26,77]  |       1       
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 23605 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanSlack  |  ManhattanDelay  |  ManhattanLen  |       Bbox        |  DriverMovable  |  LoadMovable  |                                              Net                                               
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      2     |  -4325  |   375   |             4 (3/2)             |      -3767       |       136        |       0        |  [39,93] [39,93]  |       yes       |      yes      |                       u_four_channel_viideo_splicer/uidbuf_u0/R_FIFO_Rst                       
RUN-1001 :      1     |  -4294  |   489   |             0 (0/4)             |      -3805       |       136        |       0        |  [26,77] [26,77]  |       yes       |      yes      |  u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]  
RUN-1001 :      1     |  -4294  |   489   |             0 (0/4)             |      -3805       |       136        |       0        |  [27,78] [27,78]  |       yes       |      yes      |  u_four_channel_viideo_splicer/uidbuf_u0/u_wfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis final -timing -max_path_num 3 -full" in  22.301086s wall, 21.656250s user + 0.031250s system = 21.687500s CPU (97.2%)

RUN-1004 : used memory is 4260 MB, reserved memory is 4402 MB, peak memory is 4457 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.223340s wall, 13.781250s user + 0.046875s system = 13.828125s CPU (90.8%)

RUN-1004 : used memory is 4270 MB, reserved memory is 4413 MB, peak memory is 4457 MB
TMR-2504 : Update delay of 23605 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  19.838768s wall, 18.171875s user + 0.046875s system = 18.218750s CPU (91.8%)

RUN-1004 : used memory is 4270 MB, reserved memory is 4413 MB, peak memory is 4457 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.117352s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.2%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.117219s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.3%)

RUN-1003 : finish command "route" in  187.520922s wall, 263.578125s user + 0.734375s system = 264.312500s CPU (141.0%)

RUN-1004 : used memory is 4270 MB, reserved memory is 4413 MB, peak memory is 4457 MB
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 5714.
SYN-4035 : The count of slices with lut+ripple is 508.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    6558   out of  64320   10.20%
#reg                    12571
  #slice reg            12567   out of 128640    9.77%
  #pad reg                  4

Utilization Statistics
#slice                   9738   out of  64320   15.14%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic            9402
    #with luts           5714
    #with adder           508
    #reg only            3180
#feedthrough             2825
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      32   out of    272   11.76%
  #eram20k                 32
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%
#gclk                       6   out of     32   18.75%
#lclk                       0   out of     32    0.00%
#mlclk                      2   out of     16   12.50%
#ioclk                      4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                                     Type                  DriverType         Driver                                                                                   ClockFanout
#1        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg     UserSector            gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout           5622
#2        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int      UserGclk              gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout    7
#3        u_pll/clk0_buf                                                               UserGclk              pll                u_pll/pll_inst.clkc0                                                                     5
#4        I_sys_clk_dup_1                                                              InferredGclk          io                 I_sys_clk_syn_2.di                                                                       3
#5        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                InferredGclk          pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc3          2
#6        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc1          2
#7        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc2          2
#8        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf    UserGclk              pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc0          2
#9        u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  InferredGclk          pll                u_pll/pll_inst.clkc1                                                                     1
#10       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.clkout                0
#11       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.clkout                0


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |5714      |508     |12571   |32      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_viideo_splicer                    |four_channel_viideo_splicer             |553       |36      |851     |20      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |11        |12      |27      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |3         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |6         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |9         |0       |19      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |51        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc                                        |uivtc                                   |21        |12      |28      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |174       |12      |293     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |4         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |3         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |45        |12      |100     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |56        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf_only_w                           |92        |0       |123     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |68        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |30      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |21        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf_only_w                           |82        |0       |123     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf_only_w                           |79        |0       |118     |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |54        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |395       |28      |875     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |22        |0       |47      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |9         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |3         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |371       |28      |791     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |63        |0       |153     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |85      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |55        |0       |99      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |3         |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |84        |0       |187     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |49        |0       |100     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |12      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |2         |0       |34      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |30        |28      |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |32        |0       |60      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |29        |0       |57      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_uifdma_axi_ddr                                 |uifdma_axi_ddr                          |4617      |415     |10692   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|    u_ddr_phy                                      |ddr_ip                                  |4335      |311     |10495   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|      u_alc_mc_top                                 |alc_mc_top                              |1238      |10      |2247    |0       |0       |160      |0           |0       |0       |0       |0        |0       |0       |
|        bgr[0]$u_page_ctrl                         |alc_page_ctrl                           |206       |0       |398     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[1]$u_page_ctrl                         |alc_page_ctrl                           |187       |0       |347     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[2]$u_page_ctrl                         |alc_page_ctrl                           |197       |0       |344     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[3]$u_page_ctrl                         |alc_page_ctrl                           |180       |0       |349     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_act_timer                                |alc_act_timer                           |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_act_check                              |alc_act_check                           |8         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_act                                  |alc_arb_act                             |6         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_cas                                  |alc_arb_cas                             |9         |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_mux_pre                              |alc_arb_mux_pre                         |54        |0       |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_arb_pre                                |alc_arb_pre                             |5         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_rd_wr                                |alc_arb_rd_wr                           |67        |0       |95      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_wtr_check                              |alc_wtr_check                           |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_axi_rx                                   |alc_axi_rx_full                         |28        |0       |59      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_cmd_scheduler                            |alc_cmd_scheduler                       |7         |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_rd_data                                  |alc_rd_data                             |106       |0       |184     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyA       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyC       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          rd_buffer_ram[0]$u_rd_data_buf           |alc_ram32_x8                            |0         |0       |0       |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|        u_ref_ctrl                                 |alc_ref_ctrl                            |23        |10      |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_wr_data                                  |alc_wr_data                             |156       |0       |317     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram0                               |alc_ram16_x4                            |0         |0       |4       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram1                               |alc_ram16_x4                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          wr_buffer_ram[0]$u_data_ram              |alc_ram16_x8                            |0         |0       |128     |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|      u_axi_bridge                                 |alc_axi_bridge_top                      |1387      |0       |4609    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|        axi_ar_channel                             |alc_axi_ar_channel                      |23        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          ar_cmd_fsm                               |alc_axi_ar_fsm                          |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_axi_raddr_gen                          |alc_axi_addr_gen                        |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            u_waddr_incr_cmd                       |alc_axi_incr_cmd                        |21        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_aw_channel                             |alc_axi_aw_channel                      |23        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_axi_waddr_gen                          |alc_axi_addr_gen                        |22        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|            u_waddr_incr_cmd                       |alc_axi_incr_cmd                        |22        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_cmd_arb                                |alc_axi_cmd_arb                         |47        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_r_channel                              |alc_axi_r_channel                       |1198      |0       |4224    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|          rd_data_fifo                             |alc_axi_fifo                            |1192      |0       |4216    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|          rd_respond_fifo                          |alc_axi_fifo                            |4         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        axi_w_channel                              |alc_axi_w_channel                       |87        |0       |267     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_dfi_retiming                               |alc_dfi_retiming                        |558       |0       |1056    |0       |0       |0        |0           |48      |24      |0       |0        |0       |0       |
|      u_ph1_logic_standard_phy                     |ph1_ddrphy_ip_top                       |1152      |301     |2583    |8       |0       |160      |0           |0       |0       |2       |0        |0       |1       |
|        u_clk                                      |ph1_logic_clk_management                |1         |0       |0       |0       |0       |0        |0           |0       |0       |2       |0        |0       |0       |
|          u_pll0                                   |ph1_logic_pll0                          |0         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|          u_pll1                                   |ph1_logic_pll1                          |1         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|        u_ddrphy_standard                          |ph1_logic_ddrphy_standard               |123       |0       |815     |0       |0       |0        |0           |0       |0       |0       |0        |0       |1       |
|          u_bus_matrix                             |ph1_logic_bus_matrix                    |118       |0       |815     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets   
    #1         1       14447  
    #2         2       6036   
    #3         3        779   
    #4         4        504   
    #5        5-10     1386   
    #6       11-50      547   
    #7       51-100     12    
  Average     2.26            

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 91880, tnet num: 23605, tinst num: 10660, tnode num: 122455, tedge num: 146793.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.480418s wall, 14.078125s user + 0.078125s system = 14.156250s CPU (91.4%)

RUN-1004 : used memory is 4162 MB, reserved memory is 4325 MB, peak memory is 4457 MB
TMR-2504 : Update delay of 23605 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  20.014654s wall, 18.234375s user + 0.078125s system = 18.312500s CPU (91.5%)

RUN-1004 : used memory is 4166 MB, reserved memory is 4327 MB, peak memory is 4457 MB
RUN-1002 : start command "report_timing_status -file fpga_prj_phy.ts"
RUN-1002 : start command "report_timing_summary -file fpga_prj_pr.timing"
RUN-1002 : start command "report_timing_exception -file fpga_prj_exception.timing"
RUN-1002 : start command "export_db fpga_prj_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_pr.db" in  1.330837s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (96.3%)

RUN-1004 : used memory is 4166 MB, reserved memory is 4327 MB, peak memory is 4457 MB
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :     bin_compress    |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :        header       |            |                  |        
RUN-1001 :          id         |            |                  |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit fpga_prj.bit"
RUN-1002 : start command "export_bid fpga_prj_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 10669
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 24514, pip num: 211589
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 2825
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 0 valid insts, and 615136 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000110100010000000000000000
PRG-1000 : Enter change ECC bit
BIT-1004 : Generate file fpga_prj.bit.
RUN-1003 : finish command "bitgen -bit fpga_prj.bit" in  18.072137s wall, 170.687500s user + 2.687500s system = 173.375000s CPU (959.3%)

RUN-1004 : used memory is 4170 MB, reserved memory is 4329 MB, peak memory is 4491 MB
RUN-1002 : start command "setup_debugger"
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status -file flow.status -append_files gate.qor place.qor route.qor"
Location         : C:\HIT\personal_learn\open_source\01_four_channel_viideo_splicer\td_project\fpga_prj_Runs\phy_1
Running with     : Tang Dynasty v6.0.117864
                   Copyright (c) 2012-2024 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1A90SBG484
Speed            : 2

Timing Mode      : final
Setup            : WNS -4325ps  TNS  -188747ps  NUM_FEPS    46
Hold             : WNS -3000ps  TNS  -155011ps  NUM_FEPS   116

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time(s)  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |    299(58%)    |   267(37%)    |       2961        |       3260        
RUN-1001 :       route      |    1     |    166(32%)    |   243(34%)    |       4270        |       4457        
RUN-1001 :     phys_opt     |    1     |     21(4%)     |    20(2%)     |       4246        |       4457        
RUN-1001 :      bitgen      |    1     |     18(3%)     |   172(24%)    |       4170        |       4491        
RUN-1001 :   import_device  |    1     |     7(1%)      |     4(0%)     |       1327        |       1359        
RUN-1001 :     import_db    |    1     |     2(0%)      |     1(0%)     |       1687        |       1734        
RUN-1001 :     read_sdc     |    2     |     0(0%)      |     0(0%)     |       1687        |       1734        
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    8     |      513       |      707      |       4270        |       4491        
RUN-1001 : -----------------------------------------------------------------------------------------------------
