{
  "task_id": "cf_34933",
  "entry_point": "execute_mips_instructions",
  "mutant_count": 97,
  "mutants": [
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 1 for i in range(32)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 1 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': -1 for i in range(32)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': -1 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 1 for i in range(32)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 1 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "ROR",
      "lineno": 7,
      "original_line": "if opcode == \"add\":",
      "mutated_line": "if opcode != 'add':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode != 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'{i}': 0 for i in range(32)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'{i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 6,
      "original_line": "opcode = parts[0]",
      "mutated_line": "opcode = parts[1]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[1]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 6,
      "original_line": "opcode = parts[0]",
      "mutated_line": "opcode = parts[-1]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[-1]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 6,
      "original_line": "opcode = parts[0]",
      "mutated_line": "opcode = parts[1]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[1]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 7,
      "original_line": "if opcode == \"add\":",
      "mutated_line": "if opcode == '':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == '':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 9,
      "original_line": "registers[dest_reg] = registers[src_reg1] + registers[src_reg2]",
      "mutated_line": "registers[dest_reg] = registers[src_reg1] - registers[src_reg2]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] - registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 9,
      "original_line": "registers[dest_reg] = registers[src_reg1] + registers[src_reg2]",
      "mutated_line": "registers[dest_reg] = registers[src_reg1] * registers[src_reg2]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] * registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "ROR",
      "lineno": 10,
      "original_line": "elif opcode == \"lw\":",
      "mutated_line": "elif opcode != 'lw':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode != 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 0 for i in range(33)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(33)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 0 for i in range(31)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(31)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 0 for i in range(0)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(0)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 0 for i in range(1)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(1)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 2,
      "original_line": "registers = {f\"${i}\": 0 for i in range(32)}",
      "mutated_line": "registers = {f'${i}': 0 for i in range(-32)}",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(-32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 10,
      "original_line": "elif opcode == \"lw\":",
      "mutated_line": "elif opcode == '':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == '':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "ROR",
      "lineno": 13,
      "original_line": "elif opcode == \"sw\":",
      "mutated_line": "elif opcode != 'sw':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode != 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[2], parts[2], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[2], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[0], parts[2], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[0], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[0], parts[2], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[0], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[-1], parts[2], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[-1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[3], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[3], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[1], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[1], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[0], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[0], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[1], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[1], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[-2], parts[3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[-2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[4])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[4])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[2])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[2])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[0])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[0])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[1])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 8,
      "original_line": "dest_reg, src_reg1, src_reg2 = parts[1], parts[2], parts[3]",
      "mutated_line": "(dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[-3])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[-3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 12,
      "original_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)",
      "mutated_line": "registers[dest_reg] = memory.get(registers[base_reg] - offset, 0)",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] - offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 12,
      "original_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)",
      "mutated_line": "registers[dest_reg] = memory.get(registers[base_reg] * offset, 0)",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] * offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)",
      "mutated_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 1)",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 1)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)",
      "mutated_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, -1)",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, -1)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 12,
      "original_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)",
      "mutated_line": "registers[dest_reg] = memory.get(registers[base_reg] + offset, 1)",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 1)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 13,
      "original_line": "elif opcode == \"sw\":",
      "mutated_line": "elif opcode == '':",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == '':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[2], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[2], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[-1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[-1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 15,
      "original_line": "memory[registers[base_reg] + offset] = registers[src_reg]",
      "mutated_line": "memory[registers[base_reg] - offset] = registers[src_reg]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] - offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "AOR",
      "lineno": 15,
      "original_line": "memory[registers[base_reg] + offset] = registers[src_reg]",
      "mutated_line": "memory[registers[base_reg] * offset] = registers[src_reg]",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] * offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[-1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[-1]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[2][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[2][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[-1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[-1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "UOI",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:+1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:+1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[2], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[2], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[0], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[-1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[-1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-2])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-2])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:--1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:--1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[-1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[-1]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[1]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[2][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[2][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[0][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[-1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[-1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "UOI",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:+1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:+1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-2])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-2])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-0])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:--1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:--1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[3].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[3].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[0].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[0].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[-2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[-2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[3].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[3].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[0].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[0].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 11,
      "original_line": "dest_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[-2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[-2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[3].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[3].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[0].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[0].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[1].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[-2].split('(')[0]), parts[2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[-2].split('(')[0]), parts[2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[3].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[3].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[0].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[0].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[1].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    },
    {
      "operator": "CRP",
      "lineno": 14,
      "original_line": "src_reg, offset, base_reg = parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1]",
      "mutated_line": "(src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[-2].split('(')[1][:-1])",
      "code": "def execute_mips_instructions(instructions):\n    registers = {f'${i}': 0 for i in range(32)}\n    memory = {}\n    for instruction in instructions:\n        parts = instruction.split()\n        opcode = parts[0]\n        if opcode == 'add':\n            (dest_reg, src_reg1, src_reg2) = (parts[1], parts[2], parts[3])\n            registers[dest_reg] = registers[src_reg1] + registers[src_reg2]\n        elif opcode == 'lw':\n            (dest_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[2].split('(')[1][:-1])\n            registers[dest_reg] = memory.get(registers[base_reg] + offset, 0)\n        elif opcode == 'sw':\n            (src_reg, offset, base_reg) = (parts[1], int(parts[2].split('(')[0]), parts[-2].split('(')[1][:-1])\n            memory[registers[base_reg] + offset] = registers[src_reg]\n    return registers"
    }
  ]
}