// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/16/2019 03:26:37"

// 
// Device: Altera EP4CE10F17C7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NZP_Logic (
	Clk,
	Reset,
	Bus_In,
	Load_NZP_Logic,
	N,
	Z,
	P);
input 	Clk;
input 	Reset;
input 	[15:0] Bus_In;
input 	Load_NZP_Logic;
output 	N;
output 	Z;
output 	P;

// Design Ports Information
// N	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// P	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[15]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Load_NZP_Logic	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[14]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[13]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[12]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[11]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[10]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[8]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[7]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[6]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[5]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[4]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[1]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_In[0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \N~output_o ;
wire \Z~output_o ;
wire \P~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Bus_In[15]~input_o ;
wire \Reset~input_o ;
wire \Logic|Switch_15|Q~0_combout ;
wire \Load_NZP_Logic~input_o ;
wire \Logic|Switch_15|Q~1_combout ;
wire \Logic|Switch_15|Q~q ;
wire \Bus_In[12]~input_o ;
wire \Logic|Switch_12|Q~0_combout ;
wire \Logic|Switch_12|Q~q ;
wire \Bus_In[14]~input_o ;
wire \Logic|Switch_14|Q~0_combout ;
wire \Logic|Switch_14|Q~q ;
wire \Bus_In[13]~input_o ;
wire \Logic|Switch_13|Q~0_combout ;
wire \Logic|Switch_13|Q~q ;
wire \Bus_In[11]~input_o ;
wire \Logic|Switch_11|Q~0_combout ;
wire \Logic|Switch_11|Q~q ;
wire \P~0_combout ;
wire \Bus_In[4]~input_o ;
wire \Logic|Switch_4|Q~0_combout ;
wire \Logic|Switch_4|Q~q ;
wire \Bus_In[3]~input_o ;
wire \Logic|Switch_3|Q~0_combout ;
wire \Logic|Switch_3|Q~q ;
wire \Bus_In[5]~input_o ;
wire \Logic|Switch_5|Q~0_combout ;
wire \Logic|Switch_5|Q~q ;
wire \Bus_In[6]~input_o ;
wire \Logic|Switch_6|Q~0_combout ;
wire \Logic|Switch_6|Q~q ;
wire \P~2_combout ;
wire \Bus_In[8]~input_o ;
wire \Logic|Switch_8|Q~0_combout ;
wire \Logic|Switch_8|Q~q ;
wire \Bus_In[9]~input_o ;
wire \Logic|Switch_9|Q~0_combout ;
wire \Logic|Switch_9|Q~q ;
wire \Bus_In[10]~input_o ;
wire \Logic|Switch_10|Q~0_combout ;
wire \Logic|Switch_10|Q~q ;
wire \Bus_In[7]~input_o ;
wire \Logic|Switch_7|Q~0_combout ;
wire \Logic|Switch_7|Q~q ;
wire \P~1_combout ;
wire \Bus_In[2]~input_o ;
wire \Logic|Switch_2|Q~0_combout ;
wire \Logic|Switch_2|Q~q ;
wire \Bus_In[1]~input_o ;
wire \Logic|Switch_1|Q~0_combout ;
wire \Logic|Switch_1|Q~q ;
wire \Bus_In[0]~input_o ;
wire \Logic|Switch_0|Q~0_combout ;
wire \Logic|Switch_0|Q~q ;
wire \P~3_combout ;
wire \P~4_combout ;
wire \Z~0_combout ;
wire \P~5_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \N~output (
	.i(\Logic|Switch_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\N~output_o ),
	.obar());
// synopsys translate_off
defparam \N~output .bus_hold = "false";
defparam \N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Z~output (
	.i(!\Z~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Z~output .bus_hold = "false";
defparam \Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \P~output (
	.i(\P~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\P~output_o ),
	.obar());
// synopsys translate_off
defparam \P~output .bus_hold = "false";
defparam \P~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \Bus_In[15]~input (
	.i(Bus_In[15]),
	.ibar(gnd),
	.o(\Bus_In[15]~input_o ));
// synopsys translate_off
defparam \Bus_In[15]~input .bus_hold = "false";
defparam \Bus_In[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
cycloneive_lcell_comb \Logic|Switch_15|Q~0 (
// Equation(s):
// \Logic|Switch_15|Q~0_combout  = (\Bus_In[15]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[15]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_15|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \Load_NZP_Logic~input (
	.i(Load_NZP_Logic),
	.ibar(gnd),
	.o(\Load_NZP_Logic~input_o ));
// synopsys translate_off
defparam \Load_NZP_Logic~input .bus_hold = "false";
defparam \Load_NZP_Logic~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
cycloneive_lcell_comb \Logic|Switch_15|Q~1 (
// Equation(s):
// \Logic|Switch_15|Q~1_combout  = (\Load_NZP_Logic~input_o ) # (\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Load_NZP_Logic~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_15|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_15|Q~1 .lut_mask = 16'hFFF0;
defparam \Logic|Switch_15|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N17
dffeas \Logic|Switch_15|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_15|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_15|Q .is_wysiwyg = "true";
defparam \Logic|Switch_15|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \Bus_In[12]~input (
	.i(Bus_In[12]),
	.ibar(gnd),
	.o(\Bus_In[12]~input_o ));
// synopsys translate_off
defparam \Bus_In[12]~input .bus_hold = "false";
defparam \Bus_In[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N6
cycloneive_lcell_comb \Logic|Switch_12|Q~0 (
// Equation(s):
// \Logic|Switch_12|Q~0_combout  = (\Bus_In[12]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\Bus_In[12]~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_12|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_12|Q~0 .lut_mask = 16'h00CC;
defparam \Logic|Switch_12|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N7
dffeas \Logic|Switch_12|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_12|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_12|Q .is_wysiwyg = "true";
defparam \Logic|Switch_12|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneive_io_ibuf \Bus_In[14]~input (
	.i(Bus_In[14]),
	.ibar(gnd),
	.o(\Bus_In[14]~input_o ));
// synopsys translate_off
defparam \Bus_In[14]~input .bus_hold = "false";
defparam \Bus_In[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
cycloneive_lcell_comb \Logic|Switch_14|Q~0 (
// Equation(s):
// \Logic|Switch_14|Q~0_combout  = (\Bus_In[14]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\Bus_In[14]~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_14|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_14|Q~0 .lut_mask = 16'h00CC;
defparam \Logic|Switch_14|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N19
dffeas \Logic|Switch_14|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_14|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_14|Q .is_wysiwyg = "true";
defparam \Logic|Switch_14|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \Bus_In[13]~input (
	.i(Bus_In[13]),
	.ibar(gnd),
	.o(\Bus_In[13]~input_o ));
// synopsys translate_off
defparam \Bus_In[13]~input .bus_hold = "false";
defparam \Bus_In[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N4
cycloneive_lcell_comb \Logic|Switch_13|Q~0 (
// Equation(s):
// \Logic|Switch_13|Q~0_combout  = (\Bus_In[13]~input_o  & !\Reset~input_o )

	.dataa(\Bus_In[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_13|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_13|Q~0 .lut_mask = 16'h00AA;
defparam \Logic|Switch_13|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N5
dffeas \Logic|Switch_13|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_13|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_13|Q .is_wysiwyg = "true";
defparam \Logic|Switch_13|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneive_io_ibuf \Bus_In[11]~input (
	.i(Bus_In[11]),
	.ibar(gnd),
	.o(\Bus_In[11]~input_o ));
// synopsys translate_off
defparam \Bus_In[11]~input .bus_hold = "false";
defparam \Bus_In[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N24
cycloneive_lcell_comb \Logic|Switch_11|Q~0 (
// Equation(s):
// \Logic|Switch_11|Q~0_combout  = (\Bus_In[11]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[11]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_11|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_11|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_11|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y9_N25
dffeas \Logic|Switch_11|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_11|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_11|Q .is_wysiwyg = "true";
defparam \Logic|Switch_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
cycloneive_lcell_comb \P~0 (
// Equation(s):
// \P~0_combout  = (!\Logic|Switch_12|Q~q  & (!\Logic|Switch_14|Q~q  & (!\Logic|Switch_13|Q~q  & !\Logic|Switch_11|Q~q )))

	.dataa(\Logic|Switch_12|Q~q ),
	.datab(\Logic|Switch_14|Q~q ),
	.datac(\Logic|Switch_13|Q~q ),
	.datad(\Logic|Switch_11|Q~q ),
	.cin(gnd),
	.combout(\P~0_combout ),
	.cout());
// synopsys translate_off
defparam \P~0 .lut_mask = 16'h0001;
defparam \P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \Bus_In[4]~input (
	.i(Bus_In[4]),
	.ibar(gnd),
	.o(\Bus_In[4]~input_o ));
// synopsys translate_off
defparam \Bus_In[4]~input .bus_hold = "false";
defparam \Bus_In[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneive_lcell_comb \Logic|Switch_4|Q~0 (
// Equation(s):
// \Logic|Switch_4|Q~0_combout  = (!\Reset~input_o  & \Bus_In[4]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[4]~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_4|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_4|Q~0 .lut_mask = 16'h3300;
defparam \Logic|Switch_4|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \Logic|Switch_4|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_4|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_4|Q .is_wysiwyg = "true";
defparam \Logic|Switch_4|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N15
cycloneive_io_ibuf \Bus_In[3]~input (
	.i(Bus_In[3]),
	.ibar(gnd),
	.o(\Bus_In[3]~input_o ));
// synopsys translate_off
defparam \Bus_In[3]~input .bus_hold = "false";
defparam \Bus_In[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N6
cycloneive_lcell_comb \Logic|Switch_3|Q~0 (
// Equation(s):
// \Logic|Switch_3|Q~0_combout  = (!\Reset~input_o  & \Bus_In[3]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus_In[3]~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_3|Q~0 .lut_mask = 16'h3300;
defparam \Logic|Switch_3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y9_N7
dffeas \Logic|Switch_3|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_3|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_3|Q .is_wysiwyg = "true";
defparam \Logic|Switch_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \Bus_In[5]~input (
	.i(Bus_In[5]),
	.ibar(gnd),
	.o(\Bus_In[5]~input_o ));
// synopsys translate_off
defparam \Bus_In[5]~input .bus_hold = "false";
defparam \Bus_In[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
cycloneive_lcell_comb \Logic|Switch_5|Q~0 (
// Equation(s):
// \Logic|Switch_5|Q~0_combout  = (\Bus_In[5]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[5]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_5|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N27
dffeas \Logic|Switch_5|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_5|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_5|Q .is_wysiwyg = "true";
defparam \Logic|Switch_5|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \Bus_In[6]~input (
	.i(Bus_In[6]),
	.ibar(gnd),
	.o(\Bus_In[6]~input_o ));
// synopsys translate_off
defparam \Bus_In[6]~input .bus_hold = "false";
defparam \Bus_In[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N4
cycloneive_lcell_comb \Logic|Switch_6|Q~0 (
// Equation(s):
// \Logic|Switch_6|Q~0_combout  = (\Bus_In[6]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[6]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_6|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y9_N5
dffeas \Logic|Switch_6|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_6|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_6|Q .is_wysiwyg = "true";
defparam \Logic|Switch_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N8
cycloneive_lcell_comb \P~2 (
// Equation(s):
// \P~2_combout  = (!\Logic|Switch_4|Q~q  & (!\Logic|Switch_3|Q~q  & (!\Logic|Switch_5|Q~q  & !\Logic|Switch_6|Q~q )))

	.dataa(\Logic|Switch_4|Q~q ),
	.datab(\Logic|Switch_3|Q~q ),
	.datac(\Logic|Switch_5|Q~q ),
	.datad(\Logic|Switch_6|Q~q ),
	.cin(gnd),
	.combout(\P~2_combout ),
	.cout());
// synopsys translate_off
defparam \P~2 .lut_mask = 16'h0001;
defparam \P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \Bus_In[8]~input (
	.i(Bus_In[8]),
	.ibar(gnd),
	.o(\Bus_In[8]~input_o ));
// synopsys translate_off
defparam \Bus_In[8]~input .bus_hold = "false";
defparam \Bus_In[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N30
cycloneive_lcell_comb \Logic|Switch_8|Q~0 (
// Equation(s):
// \Logic|Switch_8|Q~0_combout  = (\Bus_In[8]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(\Bus_In[8]~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_8|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_8|Q~0 .lut_mask = 16'h00CC;
defparam \Logic|Switch_8|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N31
dffeas \Logic|Switch_8|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_8|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_8|Q .is_wysiwyg = "true";
defparam \Logic|Switch_8|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \Bus_In[9]~input (
	.i(Bus_In[9]),
	.ibar(gnd),
	.o(\Bus_In[9]~input_o ));
// synopsys translate_off
defparam \Bus_In[9]~input .bus_hold = "false";
defparam \Bus_In[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
cycloneive_lcell_comb \Logic|Switch_9|Q~0 (
// Equation(s):
// \Logic|Switch_9|Q~0_combout  = (\Bus_In[9]~input_o  & !\Reset~input_o )

	.dataa(\Bus_In[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_9|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_9|Q~0 .lut_mask = 16'h00AA;
defparam \Logic|Switch_9|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N29
dffeas \Logic|Switch_9|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_9|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_9|Q .is_wysiwyg = "true";
defparam \Logic|Switch_9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \Bus_In[10]~input (
	.i(Bus_In[10]),
	.ibar(gnd),
	.o(\Bus_In[10]~input_o ));
// synopsys translate_off
defparam \Bus_In[10]~input .bus_hold = "false";
defparam \Bus_In[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N2
cycloneive_lcell_comb \Logic|Switch_10|Q~0 (
// Equation(s):
// \Logic|Switch_10|Q~0_combout  = (!\Reset~input_o  & \Bus_In[10]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus_In[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Logic|Switch_10|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_10|Q~0 .lut_mask = 16'h3030;
defparam \Logic|Switch_10|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N3
dffeas \Logic|Switch_10|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_10|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_10|Q .is_wysiwyg = "true";
defparam \Logic|Switch_10|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \Bus_In[7]~input (
	.i(Bus_In[7]),
	.ibar(gnd),
	.o(\Bus_In[7]~input_o ));
// synopsys translate_off
defparam \Bus_In[7]~input .bus_hold = "false";
defparam \Bus_In[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N18
cycloneive_lcell_comb \Logic|Switch_7|Q~0 (
// Equation(s):
// \Logic|Switch_7|Q~0_combout  = (\Bus_In[7]~input_o  & !\Reset~input_o )

	.dataa(\Bus_In[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_7|Q~0 .lut_mask = 16'h00AA;
defparam \Logic|Switch_7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y9_N19
dffeas \Logic|Switch_7|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_7|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_7|Q .is_wysiwyg = "true";
defparam \Logic|Switch_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N0
cycloneive_lcell_comb \P~1 (
// Equation(s):
// \P~1_combout  = (!\Logic|Switch_8|Q~q  & (!\Logic|Switch_9|Q~q  & (!\Logic|Switch_10|Q~q  & !\Logic|Switch_7|Q~q )))

	.dataa(\Logic|Switch_8|Q~q ),
	.datab(\Logic|Switch_9|Q~q ),
	.datac(\Logic|Switch_10|Q~q ),
	.datad(\Logic|Switch_7|Q~q ),
	.cin(gnd),
	.combout(\P~1_combout ),
	.cout());
// synopsys translate_off
defparam \P~1 .lut_mask = 16'h0001;
defparam \P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \Bus_In[2]~input (
	.i(Bus_In[2]),
	.ibar(gnd),
	.o(\Bus_In[2]~input_o ));
// synopsys translate_off
defparam \Bus_In[2]~input .bus_hold = "false";
defparam \Bus_In[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
cycloneive_lcell_comb \Logic|Switch_2|Q~0 (
// Equation(s):
// \Logic|Switch_2|Q~0_combout  = (\Bus_In[2]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[2]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_2|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N15
dffeas \Logic|Switch_2|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_2|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_2|Q .is_wysiwyg = "true";
defparam \Logic|Switch_2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneive_io_ibuf \Bus_In[1]~input (
	.i(Bus_In[1]),
	.ibar(gnd),
	.o(\Bus_In[1]~input_o ));
// synopsys translate_off
defparam \Bus_In[1]~input .bus_hold = "false";
defparam \Bus_In[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
cycloneive_lcell_comb \Logic|Switch_1|Q~0 (
// Equation(s):
// \Logic|Switch_1|Q~0_combout  = (\Bus_In[1]~input_o  & !\Reset~input_o )

	.dataa(\Bus_In[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_1|Q~0 .lut_mask = 16'h00AA;
defparam \Logic|Switch_1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N25
dffeas \Logic|Switch_1|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_1|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_1|Q .is_wysiwyg = "true";
defparam \Logic|Switch_1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \Bus_In[0]~input (
	.i(Bus_In[0]),
	.ibar(gnd),
	.o(\Bus_In[0]~input_o ));
// synopsys translate_off
defparam \Bus_In[0]~input .bus_hold = "false";
defparam \Bus_In[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N16
cycloneive_lcell_comb \Logic|Switch_0|Q~0 (
// Equation(s):
// \Logic|Switch_0|Q~0_combout  = (\Bus_In[0]~input_o  & !\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus_In[0]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\Logic|Switch_0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \Logic|Switch_0|Q~0 .lut_mask = 16'h00F0;
defparam \Logic|Switch_0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y9_N17
dffeas \Logic|Switch_0|Q (
	.clk(!\Clk~inputclkctrl_outclk ),
	.d(\Logic|Switch_0|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Logic|Switch_15|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Logic|Switch_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Logic|Switch_0|Q .is_wysiwyg = "true";
defparam \Logic|Switch_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N10
cycloneive_lcell_comb \P~3 (
// Equation(s):
// \P~3_combout  = (!\Logic|Switch_2|Q~q  & (!\Logic|Switch_1|Q~q  & !\Logic|Switch_0|Q~q ))

	.dataa(\Logic|Switch_2|Q~q ),
	.datab(\Logic|Switch_1|Q~q ),
	.datac(gnd),
	.datad(\Logic|Switch_0|Q~q ),
	.cin(gnd),
	.combout(\P~3_combout ),
	.cout());
// synopsys translate_off
defparam \P~3 .lut_mask = 16'h0011;
defparam \P~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y9_N28
cycloneive_lcell_comb \P~4 (
// Equation(s):
// \P~4_combout  = (\P~0_combout  & (\P~2_combout  & (\P~1_combout  & \P~3_combout )))

	.dataa(\P~0_combout ),
	.datab(\P~2_combout ),
	.datac(\P~1_combout ),
	.datad(\P~3_combout ),
	.cin(gnd),
	.combout(\P~4_combout ),
	.cout());
// synopsys translate_off
defparam \P~4 .lut_mask = 16'h8000;
defparam \P~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N8
cycloneive_lcell_comb \Z~0 (
// Equation(s):
// \Z~0_combout  = (\Logic|Switch_15|Q~q ) # (!\P~4_combout )

	.dataa(gnd),
	.datab(\Logic|Switch_15|Q~q ),
	.datac(\P~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \Z~0 .lut_mask = 16'hCFCF;
defparam \Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y5_N2
cycloneive_lcell_comb \P~5 (
// Equation(s):
// \P~5_combout  = (!\Logic|Switch_15|Q~q  & !\P~4_combout )

	.dataa(gnd),
	.datab(\Logic|Switch_15|Q~q ),
	.datac(\P~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P~5_combout ),
	.cout());
// synopsys translate_off
defparam \P~5 .lut_mask = 16'h0303;
defparam \P~5 .sum_lutc_input = "datac";
// synopsys translate_on

assign N = \N~output_o ;

assign Z = \Z~output_o ;

assign P = \P~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
