<html><body><samp><pre>
<!@TC:1564701978>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: /usr/local/diamond/3.10_x64/synpbase
#OS: Linux 
#Hostname: apurvan-HP-Pavilion-Laptop-15-cc129tx

# Fri Aug  2 04:56:18 2019

#Implementation: impl1

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1564701980> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1564701980> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :apurvan-HP-Pavilion-Laptop-15-cc129tx
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1564701980> | Setting time resolution to ps
@N: : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N::@XP_MSG">top.vhd(26)</a><!@TM:1564701980> | Top entity is set to top.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N:CD630:@XP_MSG">top.vhd(26)</a><!@TM:1564701980> | Synthesizing work.top.rtl_top.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:212:27:212:40:@W:CD326:@XP_MSG">top.vhd(212)</a><!@TM:1564701980> | Port debug of entity work.calc_ber is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:48:8:48:16:@W:CD276:@XP_MSG">ft601.vhd(48)</a><!@TM:1564701980> | Map for port data_out of component ft601 not found</font>
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:49:8:49:19:@W:CD276:@XP_MSG">ft601.vhd(49)</a><!@TM:1564701980> | Map for port dat_out_rdy of component ft601 not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:239:4:239:14:@W:CD730:@XP_MSG">top.vhd(239)</a><!@TM:1564701980> | Component declaration has 15 ports but entity declares 17 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:239:4:239:14:@W:CD326:@XP_MSG">top.vhd(239)</a><!@TM:1564701980> | Port dat_out_rdy of entity work.ft601 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:239:4:239:14:@W:CD326:@XP_MSG">top.vhd(239)</a><!@TM:1564701980> | Port data_out of entity work.ft601 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:239:4:239:14:@W:CD326:@XP_MSG">top.vhd(239)</a><!@TM:1564701980> | Port led of entity work.ft601 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:119:11:119:18:@W:CD638:@XP_MSG">top.vhd(119)</a><!@TM:1564701980> | Signal fifo_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:120:11:120:22:@W:CD638:@XP_MSG">top.vhd(120)</a><!@TM:1564701980> | Signal fifo_wr_clk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:121:11:121:22:@W:CD638:@XP_MSG">top.vhd(121)</a><!@TM:1564701980> | Signal fifo_rd_clk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:134:11:134:15:@W:CD638:@XP_MSG">top.vhd(134)</a><!@TM:1564701980> | Signal eclk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:136:11:136:19:@W:CD638:@XP_MSG">top.vhd(136)</a><!@TM:1564701980> | Signal par_byte is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:142:11:142:18:@W:CD638:@XP_MSG">top.vhd(142)</a><!@TM:1564701980> | Signal clk_int is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:25:7:25:12:@N:CD630:@XP_MSG">ft601.vhd(25)</a><!@TM:1564701980> | Synthesizing work.ft601.rtl.
Post processing for work.ft601.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd:14:7:14:17:@N:CD630:@XP_MSG">async_fifo.vhd(14)</a><!@TM:1564701980> | Synthesizing work.async_fifo.structure.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:1874:10:1874:17:@N:CD630:@XP_MSG">machxo2.vhd(1874)</a><!@TM:1564701980> | Synthesizing work.fifo8kb.syn_black_box.
Post processing for work.fifo8kb.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:1490:10:1490:13:@N:CD630:@XP_MSG">machxo2.vhd(1490)</a><!@TM:1564701980> | Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:1483:10:1483:13:@N:CD630:@XP_MSG">machxo2.vhd(1483)</a><!@TM:1564701980> | Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.async_fifo.structure
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd:19:7:19:15:@N:CD630:@XP_MSG">calc_ber.vhd(19)</a><!@TM:1564701980> | Synthesizing work.calc_ber.rtl.
Post processing for work.calc_ber.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:21:7:21:16:@N:CD630:@XP_MSG">prng_recv.vhd(21)</a><!@TM:1564701980> | Synthesizing work.prng_recv.rtl.
Post processing for work.prng_recv.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/dec_8b10b.vhd:57:7:57:16:@N:CD630:@XP_MSG">dec_8b10b.vhd(57)</a><!@TM:1564701980> | Synthesizing work.dec_8b10b.behavioral.
Post processing for work.dec_8b10b.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:26:7:26:19:@N:CD630:@XP_MSG">deserializer.vhd(26)</a><!@TM:1564701980> | Synthesizing work.deserializer.rtl.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:128:24:128:31:@N:CD364:@XP_MSG">deserializer.vhd(128)</a><!@TM:1564701980> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd:14:7:14:12:@N:CD630:@XP_MSG">ddrx1.vhd(14)</a><!@TM:1564701980> | Synthesizing work.ddrx1.structure.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:1989:10:1989:16:@N:CD630:@XP_MSG">machxo2.vhd(1989)</a><!@TM:1564701980> | Synthesizing work.iddrxe.syn_black_box.
Post processing for work.iddrxe.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:2143:10:2143:17:@N:CD630:@XP_MSG">machxo2.vhd(2143)</a><!@TM:1564701980> | Synthesizing work.dlldelc.syn_black_box.
Post processing for work.dlldelc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:2107:10:2107:17:@N:CD630:@XP_MSG">machxo2.vhd(2107)</a><!@TM:1564701980> | Synthesizing work.dqsdllc.syn_black_box.
Post processing for work.dqsdllc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:2123:10:2123:16:@N:CD630:@XP_MSG">machxo2.vhd(2123)</a><!@TM:1564701980> | Synthesizing work.delaye.syn_black_box.
Post processing for work.delaye.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/usr/local/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd:599:10:599:12:@N:CD630:@XP_MSG">machxo2.vhd(599)</a><!@TM:1564701980> | Synthesizing work.ib.syn_black_box.
Post processing for work.ib.syn_black_box
Post processing for work.ddrx1.structure
Post processing for work.deserializer.rtl
Post processing for work.top.rtl_top
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:212:27:212:40:@W:CL168:@XP_MSG">top.vhd(212)</a><!@TM:1564701980> | Removing instance calc_ber_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(4) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(8) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(12) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(13) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(14) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(15) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(16) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(17) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(18) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(19) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(20) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(21) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(22) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@N:CL189:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Register bit sr(23) is always 1.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@W:CL279:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701980> | Pruning register bits 23 to 0 of sr(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/calc_ber.vhd:24:8:24:10:@N:CL159:@XP_MSG">calc_ber.vhd(24)</a><!@TM:1564701980> | Input ce is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:98:8:98:10:@N:CL201:@XP_MSG">ft601.vhd(98)</a><!@TM:1564701980> | Trying to extract state machine for register i_state.
Extracted state machine for register i_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:98:8:98:10:@W:CL249:@XP_MSG">ft601.vhd(98)</a><!@TM:1564701980> | Initial value is not supported on state machine i_state</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:CL201:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701980> | Trying to extract state machine for register i_pre_valid.
Extracted state machine for register i_pre_valid
State machine has 4 reachable states with original encodings of:
   000
   001
   011
   111
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@W:CL249:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701980> | Initial value is not supported on state machine i_pre_valid</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:CL201:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701980> | Trying to extract state machine for register i_tx_state.
Extracted state machine for register i_tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   101
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@W:CL249:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701980> | Initial value is not supported on state machine i_tx_state</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 04:56:20 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1564701980> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N:NF107:@XP_MSG">top.vhd(26)</a><!@TM:1564701980> | Selected library: work cell: top view rtl_top as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N:NF107:@XP_MSG">top.vhd(26)</a><!@TM:1564701980> | Selected library: work cell: top view rtl_top as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 04:56:20 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 04:56:20 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564701978>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1564701981> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N:NF107:@XP_MSG">top.vhd(26)</a><!@TM:1564701981> | Selected library: work cell: top view rtl_top as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:26:7:26:10:@N:NF107:@XP_MSG">top.vhd(26)</a><!@TM:1564701981> | Selected library: work cell: top view rtl_top as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Aug  2 04:56:21 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564701978>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564701978>
# Fri Aug  2 04:56:22 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1564701983> | No constraint file specified. 
Linked File: <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1_scck.rpt:@XP_FILE">impl1_scck.rpt</a>
Printing clock  summary report in "/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1564701983> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1564701983> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1564701983> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
@A:<a href="@A:FX681:@XP_HELP">FX681</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/prng_recv.vhd:51:8:51:10:@A:FX681:@XP_MSG">prng_recv.vhd(51)</a><!@TM:1564701983> | Initial value on register sr[31:24] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:98:8:98:10:@N:BN362:@XP_MSG">ft601.vhd(98)</a><!@TM:1564701983> | Removing sequential instance data_out[31:0] (in view: work.ft601(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:98:8:98:10:@N:BN362:@XP_MSG">ft601.vhd(98)</a><!@TM:1564701983> | Removing sequential instance dat_out_rdy (in view: work.ft601(rtl)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:87:8:87:10:@N:BN362:@XP_MSG">ft601.vhd(87)</a><!@TM:1564701983> | Removing sequential instance i_dat_o_buf[31:0] (in view: work.ft601(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=8  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                 Requested     Requested     Clock                                              Clock                     Clock
Level     Clock                                 Frequency     Period        Type                                               Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                724.0 MHz     1.381         system                                             system_clkgroup           1    
                                                                                                                                                              
0 -       top|FT601_CLK                         363.1 MHz     2.754         inferred                                           Autoconstr_clkgroup_1     252  
                                                                                                                                                              
0 -       ddrx1|sclk_inferred_clock             1.0 MHz       1000.000      inferred                                           Autoconstr_clkgroup_0     35   
1 .         deserializer|sclk_derived_clock     1.0 MHz       1000.000      derived (from ddrx1|sclk_inferred_clock)           Autoconstr_clkgroup_0     25   
2 ..          dec_8b10b|ko_derived_clock        1.0 MHz       1000.000      derived (from deserializer|sclk_derived_clock)     Autoconstr_clkgroup_0     1    
==============================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/top.vhd:162:4:162:14:@W:MT531:@XP_MSG">top.vhd(162)</a><!@TM:1564701983> | Found signal identified as System clock which controls 1 sequential elements including fifo_rd_en.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:149:8:149:10:@W:MT529:@XP_MSG">deserializer.vhd(149)</a><!@TM:1564701983> | Found inferred clock ddrx1|sclk_inferred_clock which controls 35 sequential elements including deser_inst.lnk_trnd_buf[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:68:35:68:38:@W:MT529:@XP_MSG">ft601.vhd(68)</a><!@TM:1564701983> | Found inferred clock top|FT601_CLK which controls 252 sequential elements including ft601_comp.ft601_txe. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Encoding state machine i_state[0:5] (in view: work.ft601(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine i_pre_valid[0:3] (in view: work.ft601(rtl))
original code -> new code
   000 -> 00
   001 -> 01
   011 -> 10
   111 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:MO225:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701983> | There are no possible illegal states for state machine i_pre_valid[0:3] (in view: work.ft601(rtl)); safe FSM implementation is not required.
Encoding state machine i_tx_state[0:4] (in view: work.ft601(rtl))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   101 -> 101

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 57MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Aug  2 04:56:23 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564701978>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1564701978>
# Fri Aug  2 04:56:23 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1564701990> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1564701990> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1564701990> | Auto Constrain mode is enabled 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1564701990> | Applying initial value "0000" on instance deser_inst.lnk_trnd_buf[3:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1564701990> | Applying initial value "0000000000" on instance deser_inst.q10_buf[9:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1564701990> | Applying initial value "000" on instance ft601_comp.i_valid[2:0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1564701990> | Applying initial value "10111011" on instance prng_inst.sr[31:24]. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Encoding state machine i_state[0:5] (in view: work.ft601(rtl))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine i_pre_valid[0:3] (in view: work.ft601(rtl))
original code -> new code
   000 -> 00
   001 -> 01
   011 -> 10
   111 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:MO225:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701990> | There are no possible illegal states for state machine i_pre_valid[0:3] (in view: work.ft601(rtl)); safe FSM implementation is not required.
Encoding state machine i_tx_state[0:4] (in view: work.ft601(rtl))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   101 -> 101

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 147MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 151MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.02ns		 485 /       310
   2		0h:00m:03s		    -2.02ns		 485 /       310
   3		0h:00m:03s		    -2.02ns		 485 /       310
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:68:35:68:38:@N:FX271:@XP_MSG">ft601.vhd(68)</a><!@TM:1564701990> | Replicating instance ft601_comp.ft601_txe (in view: work.top(rtl_top)) with 9 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:121:8:121:10:@N:FX271:@XP_MSG">deserializer.vhd(121)</a><!@TM:1564701990> | Replicating instance deser_inst.counter[2] (in view: work.top(rtl_top)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:121:8:121:10:@N:FX271:@XP_MSG">deserializer.vhd(121)</a><!@TM:1564701990> | Replicating instance deser_inst.counter[1] (in view: work.top(rtl_top)) with 10 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:FX271:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701990> | Replicating instance ft601_comp.i_pre_valid[1] (in view: work.top(rtl_top)) with 42 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:FX271:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701990> | Replicating instance ft601_comp.i_pre_valid[0] (in view: work.top(rtl_top)) with 40 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:FX271:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701990> | Replicating instance ft601_comp.i_tx_state[1] (in view: work.top(rtl_top)) with 151 loads 3 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   4		0h:00m:03s		    -1.99ns		 495 /       320
   5		0h:00m:03s		    -1.52ns		 498 /       320
   6		0h:00m:04s		    -0.87ns		 628 /       320
   7		0h:00m:04s		    -1.19ns		 632 /       320
   8		0h:00m:04s		    -0.85ns		 635 /       320
   9		0h:00m:04s		    -0.87ns		 635 /       320
  10		0h:00m:04s		    -0.87ns		 636 /       320
  11		0h:00m:04s		    -0.87ns		 635 /       320
  12		0h:00m:04s		    -0.87ns		 636 /       320
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:121:8:121:10:@N:FX271:@XP_MSG">deserializer.vhd(121)</a><!@TM:1564701990> | Replicating instance deser_inst.counter[0] (in view: work.top(rtl_top)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[2] (in view: work.top(rtl_top)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[3] (in view: work.top(rtl_top)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[0] (in view: work.top(rtl_top)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[1] (in view: work.top(rtl_top)) with 8 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[9] (in view: work.top(rtl_top)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[6] (in view: work.top(rtl_top)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[4] (in view: work.top(rtl_top)) with 16 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ft601.vhd:153:8:153:10:@N:FX271:@XP_MSG">ft601.vhd(153)</a><!@TM:1564701990> | Replicating instance ft601_comp.i_tx_state_fast[1] (in view: work.top(rtl_top)) with 25 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q[8] (in view: work.top(rtl_top)) with 16 loads 2 times to improve timing.
Added 13 Registers via timing driven replication
Added 3 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[4] (in view: work.top(rtl_top)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[8] (in view: work.top(rtl_top)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[2] (in view: work.top(rtl_top)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[0] (in view: work.top(rtl_top)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[3] (in view: work.top(rtl_top)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[1] (in view: work.top(rtl_top)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[5] (in view: work.top(rtl_top)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/deserializer.vhd:81:8:81:10:@N:FX271:@XP_MSG">deserializer.vhd(81)</a><!@TM:1564701990> | Replicating instance deser_inst.q10_buf[7] (in view: work.top(rtl_top)) with 4 loads 1 time to improve timing.
Added 8 Registers via timing driven replication
Added 8 LUTs via timing driven replication

  13		0h:00m:04s		    -0.88ns		 647 /       341
  14		0h:00m:04s		    -0.72ns		 648 /       341
  15		0h:00m:04s		    -0.72ns		 649 /       341
  16		0h:00m:04s		    -0.72ns		 649 /       341
  17		0h:00m:04s		    -0.72ns		 649 /       341
  18		0h:00m:04s		    -0.72ns		 649 /       341

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 151MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1564701990> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 151MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1564701990> | Automatically generated clock deserializer|sclk_derived_clock is not used and is being removed 
@N:<a href="@N:MT617:@XP_HELP">MT617</a> : <!@TM:1564701990> | Automatically generated clock dec_8b10b|ko_derived_clock has lost its master clock deserializer|sclk_derived_clock and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 83 clock pin(s) of sequential element(s)
0 instances converted, 83 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|S:FT601_CLK@|E:ft601_comp.ft601_oe@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       FT601_CLK           port                   258        ft601_comp.ft601_oe
===========================================================================================
============================================================================================================= Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                         Drive Element Type     Fanout     Sample Instance         Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:deser_inst.ddrx1_inst.Inst4_DLLDELC@|E:deser_inst.bit_slip@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       deser_inst.ddrx1_inst.Inst4_DLLDELC     DLLDELC                82         deser_inst.bit_slip     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:cdc_fifo_inst.async_fifo_0_1@|E:fifo_rd_en@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       cdc_fifo_inst.async_fifo_0_1            fifo8kb                1          fifo_rd_en              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 115MB peak: 151MB)

Writing Analyst data base /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/synwork/impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 150MB peak: 152MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1564701990> | Writing EDF file: /home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1564701990> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 154MB peak: 156MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 156MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/async_fifo.vhd:111:4:111:18:@W:MT246:@XP_MSG">async_fifo.vhd(111)</a><!@TM:1564701990> | Blackbox fifo8kb is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd:82:4:82:17:@W:MT246:@XP_MSG">ddrx1.vhd(82)</a><!@TM:1564701990> | Blackbox DELAYE is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd:76:4:76:17:@W:MT246:@XP_MSG">ddrx1.vhd(76)</a><!@TM:1564701990> | Blackbox DQSDLLC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd:73:4:73:17:@W:MT246:@XP_MSG">ddrx1.vhd(73)</a><!@TM:1564701990> | Blackbox DLLDELC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/src/ddrx1.vhd:69:4:69:17:@W:MT246:@XP_MSG">ddrx1.vhd(69)</a><!@TM:1564701990> | Blackbox IDDRXE is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1564701990> | Found inferred clock top|FT601_CLK with period 4.58ns. Please declare a user-defined clock on object "p:FT601_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1564701990> | Found inferred clock ddrx1|sclk_inferred_clock with period 4.85ns. Please declare a user-defined clock on object "n:deser_inst.ddrx1_inst.sclk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Aug  2 04:56:30 2019
#


Top view:               top
Requested Frequency:    206.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1564701990> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1564701990> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -0.857

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
ddrx1|sclk_inferred_clock     206.0 MHz     175.1 MHz     4.854         5.711         -0.857     inferred     Autoconstr_clkgroup_0
top|FT601_CLK                 218.5 MHz     185.7 MHz     4.576         5.384         -0.807     inferred     Autoconstr_clkgroup_1
System                        729.9 MHz     620.4 MHz     1.370         1.612         -0.242     system       system_clkgroup      
===================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------
System                     System                     |  1.370       -0.242  |  No paths    -      |  No paths    -      |  No paths    -    
System                     ddrx1|sclk_inferred_clock  |  4.854       1.044   |  No paths    -      |  No paths    -      |  No paths    -    
System                     top|FT601_CLK              |  4.576       0.300   |  No paths    -      |  No paths    -      |  No paths    -    
ddrx1|sclk_inferred_clock  System                     |  4.854       2.402   |  No paths    -      |  No paths    -      |  No paths    -    
ddrx1|sclk_inferred_clock  ddrx1|sclk_inferred_clock  |  4.854       -0.857  |  No paths    -      |  No paths    -      |  No paths    -    
top|FT601_CLK              System                     |  4.576       1.589   |  No paths    -      |  No paths    -      |  No paths    -    
top|FT601_CLK              top|FT601_CLK              |  4.576       -0.807  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: ddrx1|sclk_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                               Starting                                                              Arrival           
Instance                       Reference                     Type        Pin     Net                 Time        Slack 
                               Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[0]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[0]     1.044       -0.857
deser_inst.q10_buf_fast[1]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[1]     1.044       -0.857
deser_inst.q10_buf_fast[2]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[2]     1.044       -0.857
deser_inst.q10_buf_fast[3]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[3]     1.044       -0.857
deser_inst.q10_buf_fast[4]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[4]     1.044       -0.857
deser_inst.q10_buf_fast[5]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[5]     1.044       -0.857
deser_inst.q10_buf_fast[7]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[7]     1.044       -0.857
deser_inst.q10_buf_fast[8]     ddrx1|sclk_inferred_clock     FD1P3AX     Q       q10_buf_fast[8]     1.044       -0.857
deser_inst.counter[1]          ddrx1|sclk_inferred_clock     FD1S3AX     Q       counter[1]          1.232       -0.212
deser_inst.counter[2]          ddrx1|sclk_inferred_clock     FD1S3AX     Q       counter[2]          1.232       -0.212
=======================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                         Required           
Instance                       Reference                     Type        Pin     Net            Time         Slack 
                               Clock                                                                               
-------------------------------------------------------------------------------------------------------------------
deser_inst.bit_slip            ddrx1|sclk_inferred_clock     FD1S3AX     D       bit_slip_1     4.943        -0.857
ce                             ddrx1|sclk_inferred_clock     FD1P3AX     SP      mode_0_i       4.383        -0.160
decoder_inst.bo                ddrx1|sclk_inferred_clock     FD1P3AX     D       bo_1           4.943        -0.128
decoder_inst.co                ddrx1|sclk_inferred_clock     FD1P3AX     D       co_1           4.943        0.016 
decoder_inst.eo                ddrx1|sclk_inferred_clock     FD1P3AX     D       eo_1           4.943        0.016 
deser_inst.lnk_trnd_buf[0]     ddrx1|sclk_inferred_clock     FD1P3AX     D       N_15           4.749        0.583 
deser_inst.hold_slip[0]        ddrx1|sclk_inferred_clock     FD1S3IX     CD      N_59           4.052        0.606 
deser_inst.hold_slip[1]        ddrx1|sclk_inferred_clock     FD1S3IX     CD      N_59           4.052        0.606 
deser_inst.hold_slip[2]        ddrx1|sclk_inferred_clock     FD1S3IX     CD      N_59           4.052        0.606 
deser_inst.hold_slip[3]        ddrx1|sclk_inferred_clock     FD1S3IX     CD      N_59           4.052        0.606 
===================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srr:srsf/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srs:fp:45742:47668:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.854
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.943

    - Propagation time:                      5.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.857

    Number of logic level(s):                5
    Starting point:                          deser_inst.q10_buf_fast[0] / Q
    Ending point:                            deser_inst.bit_slip / D
    The start point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[0]                  FD1P3AX      Q        Out     1.044     1.044       -         
q10_buf_fast[0]                             Net          -        -       -         -           2         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_5     ORCALUT4     A        In      0.000     1.044       -         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_5     ORCALUT4     Z        Out     1.017     2.061       -         
bit_slip_0_sqmuxa_1_i_a3_0_5                Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     A        In      0.000     2.061       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     Z        Out     1.017     3.077       -         
bit_slip_0_sqmuxa_1_i_3_1                   Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     A        In      0.000     3.077       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     Z        Out     1.089     4.166       -         
N_15                                        Net          -        -       -         -           2         
deser_inst.bit_slip_1_RNO                   ORCALUT4     A        In      0.000     4.166       -         
deser_inst.bit_slip_1_RNO                   ORCALUT4     Z        Out     1.017     5.183       -         
N_11_i                                      Net          -        -       -         -           1         
deser_inst.bit_slip_1                       ORCALUT4     B        In      0.000     5.183       -         
deser_inst.bit_slip_1                       ORCALUT4     Z        Out     0.617     5.800       -         
bit_slip_1                                  Net          -        -       -         -           1         
deser_inst.bit_slip                         FD1S3AX      D        In      0.000     5.800       -         
==========================================================================================================


Path information for path number 2: 
      Requested Period:                      4.854
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.943

    - Propagation time:                      5.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.857

    Number of logic level(s):                5
    Starting point:                          deser_inst.q10_buf_fast[1] / Q
    Ending point:                            deser_inst.bit_slip / D
    The start point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[1]                  FD1P3AX      Q        Out     1.044     1.044       -         
q10_buf_fast[1]                             Net          -        -       -         -           2         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_5     ORCALUT4     B        In      0.000     1.044       -         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_5     ORCALUT4     Z        Out     1.017     2.061       -         
bit_slip_0_sqmuxa_1_i_a3_0_5                Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     A        In      0.000     2.061       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     Z        Out     1.017     3.077       -         
bit_slip_0_sqmuxa_1_i_3_1                   Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     A        In      0.000     3.077       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     Z        Out     1.089     4.166       -         
N_15                                        Net          -        -       -         -           2         
deser_inst.bit_slip_1_RNO                   ORCALUT4     A        In      0.000     4.166       -         
deser_inst.bit_slip_1_RNO                   ORCALUT4     Z        Out     1.017     5.183       -         
N_11_i                                      Net          -        -       -         -           1         
deser_inst.bit_slip_1                       ORCALUT4     B        In      0.000     5.183       -         
deser_inst.bit_slip_1                       ORCALUT4     Z        Out     0.617     5.800       -         
bit_slip_1                                  Net          -        -       -         -           1         
deser_inst.bit_slip                         FD1S3AX      D        In      0.000     5.800       -         
==========================================================================================================


Path information for path number 3: 
      Requested Period:                      4.854
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.943

    - Propagation time:                      5.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.857

    Number of logic level(s):                5
    Starting point:                          deser_inst.q10_buf_fast[2] / Q
    Ending point:                            deser_inst.bit_slip / D
    The start point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[2]                  FD1P3AX      Q        Out     1.044     1.044       -         
q10_buf_fast[2]                             Net          -        -       -         -           2         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     A        In      0.000     1.044       -         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     Z        Out     1.017     2.061       -         
bit_slip_0_sqmuxa_1_i_a3_0_6                Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     B        In      0.000     2.061       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     Z        Out     1.017     3.077       -         
bit_slip_0_sqmuxa_1_i_3_1                   Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     A        In      0.000     3.077       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     Z        Out     1.089     4.166       -         
N_15                                        Net          -        -       -         -           2         
deser_inst.bit_slip_1_RNO                   ORCALUT4     A        In      0.000     4.166       -         
deser_inst.bit_slip_1_RNO                   ORCALUT4     Z        Out     1.017     5.183       -         
N_11_i                                      Net          -        -       -         -           1         
deser_inst.bit_slip_1                       ORCALUT4     B        In      0.000     5.183       -         
deser_inst.bit_slip_1                       ORCALUT4     Z        Out     0.617     5.800       -         
bit_slip_1                                  Net          -        -       -         -           1         
deser_inst.bit_slip                         FD1S3AX      D        In      0.000     5.800       -         
==========================================================================================================


Path information for path number 4: 
      Requested Period:                      4.854
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.943

    - Propagation time:                      5.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.857

    Number of logic level(s):                5
    Starting point:                          deser_inst.q10_buf_fast[3] / Q
    Ending point:                            deser_inst.bit_slip / D
    The start point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[3]                  FD1P3AX      Q        Out     1.044     1.044       -         
q10_buf_fast[3]                             Net          -        -       -         -           2         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     B        In      0.000     1.044       -         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     Z        Out     1.017     2.061       -         
bit_slip_0_sqmuxa_1_i_a3_0_6                Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     B        In      0.000     2.061       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     Z        Out     1.017     3.077       -         
bit_slip_0_sqmuxa_1_i_3_1                   Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     A        In      0.000     3.077       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     Z        Out     1.089     4.166       -         
N_15                                        Net          -        -       -         -           2         
deser_inst.bit_slip_1_RNO                   ORCALUT4     A        In      0.000     4.166       -         
deser_inst.bit_slip_1_RNO                   ORCALUT4     Z        Out     1.017     5.183       -         
N_11_i                                      Net          -        -       -         -           1         
deser_inst.bit_slip_1                       ORCALUT4     B        In      0.000     5.183       -         
deser_inst.bit_slip_1                       ORCALUT4     Z        Out     0.617     5.800       -         
bit_slip_1                                  Net          -        -       -         -           1         
deser_inst.bit_slip                         FD1S3AX      D        In      0.000     5.800       -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      4.854
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.943

    - Propagation time:                      5.800
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.857

    Number of logic level(s):                5
    Starting point:                          deser_inst.q10_buf_fast[4] / Q
    Ending point:                            deser_inst.bit_slip / D
    The start point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddrx1|sclk_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
deser_inst.q10_buf_fast[4]                  FD1P3AX      Q        Out     1.044     1.044       -         
q10_buf_fast[4]                             Net          -        -       -         -           2         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     C        In      0.000     1.044       -         
deser_inst.bit_slip_0_sqmuxa_1_i_a3_0_6     ORCALUT4     Z        Out     1.017     2.061       -         
bit_slip_0_sqmuxa_1_i_a3_0_6                Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     B        In      0.000     2.061       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3_1        ORCALUT4     Z        Out     1.017     3.077       -         
bit_slip_0_sqmuxa_1_i_3_1                   Net          -        -       -         -           1         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     A        In      0.000     3.077       -         
deser_inst.bit_slip_0_sqmuxa_1_i_3          ORCALUT4     Z        Out     1.089     4.166       -         
N_15                                        Net          -        -       -         -           2         
deser_inst.bit_slip_1_RNO                   ORCALUT4     A        In      0.000     4.166       -         
deser_inst.bit_slip_1_RNO                   ORCALUT4     Z        Out     1.017     5.183       -         
N_11_i                                      Net          -        -       -         -           1         
deser_inst.bit_slip_1                       ORCALUT4     B        In      0.000     5.183       -         
deser_inst.bit_slip_1                       ORCALUT4     Z        Out     0.617     5.800       -         
bit_slip_1                                  Net          -        -       -         -           1         
deser_inst.bit_slip                         FD1S3AX      D        In      0.000     5.800       -         
==========================================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: top|FT601_CLK</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                          Arrival           
Instance                               Reference         Type        Pin     Net                         Time        Slack 
                                       Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]         top|FT601_CLK     FD1S3AX     Q       i_pre_valid_fast[0]         1.108       -0.807
ft601_comp.i_rd_en                     top|FT601_CLK     FD1S3AX     Q       i_rd_en                     1.204       0.113 
ft601_comp.ft601_txe_fast              top|FT601_CLK     FD1S3AX     Q       ft601_txe_fast              1.148       0.169 
ft601_comp.i_pre_valid_fast[1]         top|FT601_CLK     FD1S3AX     Q       i_pre_valid_fast[1]         1.108       0.200 
ft601_comp.i_tx_state[0]               top|FT601_CLK     FD1S3AX     Q       i_tx_state[0]               1.305       0.287 
ft601_comp.i_tx_state_fast_fast[1]     top|FT601_CLK     FD1S3AX     Q       i_tx_state_fast_fast[1]     1.180       0.412 
ft601_comp.ft601_txe                   top|FT601_CLK     FD1S3AX     Q       ft601_txe                   1.220       0.547 
ft601_comp.i_dat_rdy                   top|FT601_CLK     FD1P3AX     Q       i_dat_rdy                   1.180       0.587 
ft601_comp.i_state[5]                  top|FT601_CLK     FD1S3AY     Q       i_state[5]                  1.180       0.587 
ft601_comp.i_pre_valid_1_rep1          top|FT601_CLK     FD1S3AX     Q       i_pre_valid_1_rep1          1.252       0.691 
===========================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                          Starting                                                Required           
Instance                  Reference         Type        Pin     Net               Time         Slack 
                          Clock                                                                      
-----------------------------------------------------------------------------------------------------
ft601_comp.i_data[64]     top|FT601_CLK     FD1P3AX     D       i_data_10[64]     5.038        -0.807
ft601_comp.i_data[65]     top|FT601_CLK     FD1P3AX     D       i_data_10[65]     5.038        -0.807
ft601_comp.i_data[66]     top|FT601_CLK     FD1P3AX     D       i_data_10[66]     5.038        -0.807
ft601_comp.i_data[67]     top|FT601_CLK     FD1P3AX     D       i_data_10[67]     5.038        -0.807
ft601_comp.i_data[68]     top|FT601_CLK     FD1P3AX     D       i_data_10[68]     5.038        -0.807
ft601_comp.i_data[69]     top|FT601_CLK     FD1P3AX     D       i_data_10[69]     5.038        -0.807
ft601_comp.i_data[70]     top|FT601_CLK     FD1P3AX     D       i_data_10[70]     5.038        -0.807
ft601_comp.i_data[71]     top|FT601_CLK     FD1P3AX     D       i_data_10[71]     5.038        -0.807
ft601_comp.i_data[72]     top|FT601_CLK     FD1P3AX     D       i_data_10[72]     5.038        -0.807
ft601_comp.i_data[73]     top|FT601_CLK     FD1P3AX     D       i_data_10[73]     5.038        -0.807
=====================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srr:srsf/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srs:fp:65133:67059:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.808

    Number of logic level(s):                5
    Starting point:                          ft601_comp.i_pre_valid_fast[0] / Q
    Ending point:                            ft601_comp.i_data[64] / D
    The start point is clocked by            top|FT601_CLK [rising] on pin CK
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]              FD1S3AX      Q        Out     1.108     1.108       -         
i_pre_valid_fast[0]                         Net          -        -       -         -           3         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     B        In      0.000     1.108       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     2.125       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     2.125       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     3.598       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[64]                     ORCALUT4     A        In      0.000     3.598       -         
ft601_comp.i_data_3[64]                     ORCALUT4     Z        Out     1.017     4.615       -         
i_data_3[64]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[64]                  ORCALUT4     B        In      0.000     4.615       -         
ft601_comp.i_data_10_0[64]                  ORCALUT4     Z        Out     1.017     5.632       -         
N_362                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[64]                    PFUMX        BLUT     In      0.000     5.632       -         
ft601_comp.i_data_10[64]                    PFUMX        Z        Out     0.214     5.846       -         
i_data_10[64]                               Net          -        -       -         -           1         
ft601_comp.i_data[64]                       FD1P3AX      D        In      0.000     5.846       -         
==========================================================================================================


Path information for path number 2: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.808

    Number of logic level(s):                5
    Starting point:                          ft601_comp.i_pre_valid_fast[0] / Q
    Ending point:                            ft601_comp.i_data[66] / D
    The start point is clocked by            top|FT601_CLK [rising] on pin CK
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]              FD1S3AX      Q        Out     1.108     1.108       -         
i_pre_valid_fast[0]                         Net          -        -       -         -           3         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     B        In      0.000     1.108       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     2.125       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     2.125       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     3.598       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[66]                     ORCALUT4     A        In      0.000     3.598       -         
ft601_comp.i_data_3[66]                     ORCALUT4     Z        Out     1.017     4.615       -         
i_data_3[66]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[66]                  ORCALUT4     B        In      0.000     4.615       -         
ft601_comp.i_data_10_0[66]                  ORCALUT4     Z        Out     1.017     5.632       -         
N_364                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[66]                    PFUMX        BLUT     In      0.000     5.632       -         
ft601_comp.i_data_10[66]                    PFUMX        Z        Out     0.214     5.846       -         
i_data_10[66]                               Net          -        -       -         -           1         
ft601_comp.i_data[66]                       FD1P3AX      D        In      0.000     5.846       -         
==========================================================================================================


Path information for path number 3: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.808

    Number of logic level(s):                5
    Starting point:                          ft601_comp.i_pre_valid_fast[0] / Q
    Ending point:                            ft601_comp.i_data[77] / D
    The start point is clocked by            top|FT601_CLK [rising] on pin CK
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]              FD1S3AX      Q        Out     1.108     1.108       -         
i_pre_valid_fast[0]                         Net          -        -       -         -           3         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     B        In      0.000     1.108       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     2.125       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     2.125       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     3.598       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[77]                     ORCALUT4     A        In      0.000     3.598       -         
ft601_comp.i_data_3[77]                     ORCALUT4     Z        Out     1.017     4.615       -         
i_data_3[77]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[77]                  ORCALUT4     B        In      0.000     4.615       -         
ft601_comp.i_data_10_0[77]                  ORCALUT4     Z        Out     1.017     5.632       -         
N_375                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[77]                    PFUMX        BLUT     In      0.000     5.632       -         
ft601_comp.i_data_10[77]                    PFUMX        Z        Out     0.214     5.846       -         
i_data_10[77]                               Net          -        -       -         -           1         
ft601_comp.i_data[77]                       FD1P3AX      D        In      0.000     5.846       -         
==========================================================================================================


Path information for path number 4: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.808

    Number of logic level(s):                5
    Starting point:                          ft601_comp.i_pre_valid_fast[0] / Q
    Ending point:                            ft601_comp.i_data[83] / D
    The start point is clocked by            top|FT601_CLK [rising] on pin CK
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]              FD1S3AX      Q        Out     1.108     1.108       -         
i_pre_valid_fast[0]                         Net          -        -       -         -           3         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     B        In      0.000     1.108       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     2.125       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     2.125       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     3.598       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[83]                     ORCALUT4     A        In      0.000     3.598       -         
ft601_comp.i_data_3[83]                     ORCALUT4     Z        Out     1.017     4.615       -         
i_data_3[83]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[83]                  ORCALUT4     B        In      0.000     4.615       -         
ft601_comp.i_data_10_0[83]                  ORCALUT4     Z        Out     1.017     5.632       -         
N_381                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[83]                    PFUMX        BLUT     In      0.000     5.632       -         
ft601_comp.i_data_10[83]                    PFUMX        Z        Out     0.214     5.846       -         
i_data_10[83]                               Net          -        -       -         -           1         
ft601_comp.i_data[83]                       FD1P3AX      D        In      0.000     5.846       -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      5.846
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.808

    Number of logic level(s):                5
    Starting point:                          ft601_comp.i_pre_valid_fast[0] / Q
    Ending point:                            ft601_comp.i_data[85] / D
    The start point is clocked by            top|FT601_CLK [rising] on pin CK
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ft601_comp.i_pre_valid_fast[0]              FD1S3AX      Q        Out     1.108     1.108       -         
i_pre_valid_fast[0]                         Net          -        -       -         -           3         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     B        In      0.000     1.108       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     2.125       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     2.125       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     3.598       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[85]                     ORCALUT4     A        In      0.000     3.598       -         
ft601_comp.i_data_3[85]                     ORCALUT4     Z        Out     1.017     4.615       -         
i_data_3[85]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[85]                  ORCALUT4     B        In      0.000     4.615       -         
ft601_comp.i_data_10_0[85]                  ORCALUT4     Z        Out     1.017     5.632       -         
N_383                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[85]                    PFUMX        BLUT     In      0.000     5.632       -         
ft601_comp.i_data_10[85]                    PFUMX        Z        Out     0.214     5.846       -         
i_data_10[85]                               Net          -        -       -         -           1         
ft601_comp.i_data[85]                       FD1P3AX      D        In      0.000     5.846       -         
==========================================================================================================




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                Arrival           
Instance                                Reference     Type        Pin        Net                Time        Slack 
                                        Clock                                                                     
------------------------------------------------------------------------------------------------------------------
fifo_rd_en                              System        FD1S3AX     Q          fifo_rd_en         0.972       -0.242
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     aef        fifo_almst_emp     0.000       0.300 
deser_inst.ddrx1_inst.Inst3_DQSDLLC     System        DQSDLLC     LOCK       locked             0.000       1.044 
deser_inst.ddrx1_inst.Inst3_DQSDLLC     System        DQSDLLC     DQSDEL     dqsdel             0.000       1.370 
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     ef         empty              0.000       1.370 
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     ff         full               0.000       1.370 
deser_inst.ddrx1_inst.udel_dataini0     System        DELAYE      Z          dataini_t0         0.000       1.370 
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     do0        fifo_out[9]        0.000       3.808 
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     do1        fifo_out[10]       0.000       3.808 
cdc_fifo_inst.async_fifo_0_1            System        fifo8kb     do2        fifo_out[11]       0.000       3.808 
==================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                              Required           
Instance                         Reference     Type        Pin       Net               Time         Slack 
                                 Clock                                                                    
----------------------------------------------------------------------------------------------------------
cdc_fifo_inst.async_fifo_0_1     System        fifo8kb     rprst     fifo_rd_en_i      1.370        -0.242
cdc_fifo_inst.async_fifo_1_0     System        fifo8kb     rprst     fifo_rd_en_i      1.370        -0.242
ft601_comp.i_data[64]            System        FD1P3AX     D         i_data_10[64]     5.038        0.300 
ft601_comp.i_data[65]            System        FD1P3AX     D         i_data_10[65]     5.038        0.300 
ft601_comp.i_data[66]            System        FD1P3AX     D         i_data_10[66]     5.038        0.300 
ft601_comp.i_data[67]            System        FD1P3AX     D         i_data_10[67]     5.038        0.300 
ft601_comp.i_data[68]            System        FD1P3AX     D         i_data_10[68]     5.038        0.300 
ft601_comp.i_data[69]            System        FD1P3AX     D         i_data_10[69]     5.038        0.300 
ft601_comp.i_data[70]            System        FD1P3AX     D         i_data_10[70]     5.038        0.300 
ft601_comp.i_data[71]            System        FD1P3AX     D         i_data_10[71]     5.038        0.300 
==========================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srr:srsf/home/apurvan/GSoC/usb-plug-mod-working/BER_mesurement_x1/proj/impl1/impl1.srs:fp:84421:84997:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1.370
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.370

    - Propagation time:                      1.612
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                1
    Starting point:                          fifo_rd_en / Q
    Ending point:                            cdc_fifo_inst.async_fifo_0_1 / rprst
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                             Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
fifo_rd_en                       FD1S3AX     Q         Out     0.972     0.972       -         
fifo_rd_en                       Net         -         -       -         -           1         
fifo_rd_en_RNIBKI9               INV         A         In      0.000     0.972       -         
fifo_rd_en_RNIBKI9               INV         Z         Out     0.640     1.612       -         
fifo_rd_en_i                     Net         -         -       -         -           2         
cdc_fifo_inst.async_fifo_0_1     fifo8kb     rprst     In      0.000     1.612       -         
===============================================================================================


Path information for path number 2: 
      Requested Period:                      1.370
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.370

    - Propagation time:                      1.612
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.242

    Number of logic level(s):                1
    Starting point:                          fifo_rd_en / Q
    Ending point:                            cdc_fifo_inst.async_fifo_1_0 / rprst
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                               Pin       Pin               Arrival     No. of    
Name                             Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
fifo_rd_en                       FD1S3AX     Q         Out     0.972     0.972       -         
fifo_rd_en                       Net         -         -       -         -           1         
fifo_rd_en_RNIBKI9               INV         A         In      0.000     0.972       -         
fifo_rd_en_RNIBKI9               INV         Z         Out     0.640     1.612       -         
fifo_rd_en_i                     Net         -         -       -         -           2         
cdc_fifo_inst.async_fifo_1_0     fifo8kb     rprst     In      0.000     1.612       -         
===============================================================================================


Path information for path number 3: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      4.738
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.300

    Number of logic level(s):                5
    Starting point:                          cdc_fifo_inst.async_fifo_0_1 / aef
    Ending point:                            ft601_comp.i_data[64] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
cdc_fifo_inst.async_fifo_0_1                fifo8kb      aef      Out     0.000     0.000       -         
fifo_almst_emp                              Net          -        -       -         -           9         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     A        In      0.000     0.000       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     1.017       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     1.017       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     2.490       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[64]                     ORCALUT4     A        In      0.000     2.490       -         
ft601_comp.i_data_3[64]                     ORCALUT4     Z        Out     1.017     3.507       -         
i_data_3[64]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[64]                  ORCALUT4     B        In      0.000     3.507       -         
ft601_comp.i_data_10_0[64]                  ORCALUT4     Z        Out     1.017     4.524       -         
N_362                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[64]                    PFUMX        BLUT     In      0.000     4.524       -         
ft601_comp.i_data_10[64]                    PFUMX        Z        Out     0.214     4.738       -         
i_data_10[64]                               Net          -        -       -         -           1         
ft601_comp.i_data[64]                       FD1P3AX      D        In      0.000     4.738       -         
==========================================================================================================


Path information for path number 4: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      4.738
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.300

    Number of logic level(s):                5
    Starting point:                          cdc_fifo_inst.async_fifo_0_1 / aef
    Ending point:                            ft601_comp.i_data[66] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
cdc_fifo_inst.async_fifo_0_1                fifo8kb      aef      Out     0.000     0.000       -         
fifo_almst_emp                              Net          -        -       -         -           9         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     A        In      0.000     0.000       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     1.017       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     1.017       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     2.490       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[66]                     ORCALUT4     A        In      0.000     2.490       -         
ft601_comp.i_data_3[66]                     ORCALUT4     Z        Out     1.017     3.507       -         
i_data_3[66]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[66]                  ORCALUT4     B        In      0.000     3.507       -         
ft601_comp.i_data_10_0[66]                  ORCALUT4     Z        Out     1.017     4.524       -         
N_364                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[66]                    PFUMX        BLUT     In      0.000     4.524       -         
ft601_comp.i_data_10[66]                    PFUMX        Z        Out     0.214     4.738       -         
i_data_10[66]                               Net          -        -       -         -           1         
ft601_comp.i_data[66]                       FD1P3AX      D        In      0.000     4.738       -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      4.576
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.038

    - Propagation time:                      4.738
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.300

    Number of logic level(s):                5
    Starting point:                          cdc_fifo_inst.async_fifo_0_1 / aef
    Ending point:                            ft601_comp.i_data[77] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|FT601_CLK [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
cdc_fifo_inst.async_fifo_0_1                fifo8kb      aef      Out     0.000     0.000       -         
fifo_almst_emp                              Net          -        -       -         -           9         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     A        In      0.000     0.000       -         
ft601_comp.i_pre_valid_fast_RNIOPOE[0]      ORCALUT4     Z        Out     1.017     1.017       -         
g0_2_1                                      Net          -        -       -         -           1         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     B        In      0.000     1.017       -         
ft601_comp.i_pre_valid_fast_RNIHN5J1[1]     ORCALUT4     Z        Out     1.474     2.490       -         
i_pre_valid_fast_RNIHN5J1[1]                Net          -        -       -         -           97        
ft601_comp.i_data_3[77]                     ORCALUT4     A        In      0.000     2.490       -         
ft601_comp.i_data_3[77]                     ORCALUT4     Z        Out     1.017     3.507       -         
i_data_3[77]                                Net          -        -       -         -           1         
ft601_comp.i_data_10_0[77]                  ORCALUT4     B        In      0.000     3.507       -         
ft601_comp.i_data_10_0[77]                  ORCALUT4     Z        Out     1.017     4.524       -         
N_375                                       Net          -        -       -         -           1         
ft601_comp.i_data_10[77]                    PFUMX        BLUT     In      0.000     4.524       -         
ft601_comp.i_data_10[77]                    PFUMX        Z        Out     0.214     4.738       -         
i_data_10[77]                               Net          -        -       -         -           1         
ft601_comp.i_data[77]                       FD1P3AX      D        In      0.000     4.738       -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 156MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 153MB peak: 156MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report</a>
Part: lcmxo2_2000hc-6

Register bits: 341 of 2112 (16%)
PIC Latch:       0
I/O cells:       47


Details:
FD1P3AX:        256
FD1P3AY:        6
FD1S3AX:        38
FD1S3AY:        1
FD1S3IX:        6
GSR:            1
IB:             5
INV:            7
OB:             6
OBZ:            36
OFS1P3DX:       34
ORCALUT4:       574
PFUMX:          102
PUR:            1
VHI:            7
VLO:            7
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 33MB peak: 156MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Fri Aug  2 04:56:30 2019

###########################################################]

</pre></samp></body></html>
