// Seed: 2283117145
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10,
    output wor id_11
);
  assign id_6 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    inout tri0 id_6,
    input wor id_7,
    input wire id_8,
    output wand id_9,
    input wor id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    output uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input wire id_17,
    output wand id_18,
    input tri0 id_19
    , id_24,
    input uwire id_20,
    output tri0 id_21,
    input wand id_22
);
  assign id_18 = id_19;
  module_0(
      id_14, id_2, id_13, id_5, id_12, id_8, id_18, id_14, id_22, id_9, id_22, id_9
  );
endmodule
