<html><body><samp><pre>
<!@TC:1743179984>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Fri Mar 28 14:41:16 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.936ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[0]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.417ns  (37.6% logic, 62.4% route), 8 logic levels.

 Constraint Details:

     10.417ns physical path delay SLICE_41 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 2.936ns

 Physical Path Details:

      Data path SLICE_41 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C21C.CLK to     R19C21C.Q0 SLICE_41 (from clk_c)
ROUTE         3     1.017     R19C21C.Q0 to     R19C21C.B1 refresh_counter[0]
CTOF_DEL    ---     0.495     R19C21C.B1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.976     R18C21C.F1 to     R18C21A.A0 N_154_1
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 SLICE_50
ROUTE         1     1.097     R18C21A.F0 to  IOL_B21B.OPOS N_154_i (to clk_c)
                  --------
                   10.417   (37.6% logic, 62.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B21B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.982ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.371ns  (37.8% logic, 62.2% route), 8 logic levels.

 Constraint Details:

     10.371ns physical path delay SLICE_16 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 2.982ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.971     R20C21B.Q1 to     R19C21C.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R19C21C.A1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.976     R18C21C.F1 to     R18C21A.A0 N_154_1
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 SLICE_50
ROUTE         1     1.097     R18C21A.F0 to  IOL_B21B.OPOS N_154_i (to clk_c)
                  --------
                   10.371   (37.8% logic, 62.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B21B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.173ns  (38.5% logic, 61.5% route), 8 logic levels.

 Constraint Details:

     10.173ns physical path delay SLICE_15 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 3.180ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21C.CLK to     R20C21C.Q0 SLICE_15 (from clk_c)
ROUTE         2     0.773     R20C21C.Q0 to     R19C21C.C1 refresh_counter[3]
CTOF_DEL    ---     0.495     R19C21C.C1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.976     R18C21C.F1 to     R18C21A.A0 N_154_1
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 SLICE_50
ROUTE         1     1.097     R18C21A.F0 to  IOL_B21B.OPOS N_154_i (to clk_c)
                  --------
                   10.173   (38.5% logic, 61.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R20C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B21B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.899ns  (49.6% logic, 50.4% route), 12 logic levels.

 Constraint Details:

      9.899ns physical path delay SLICE_34 to SLICE_25 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 3.268ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.326     R18C20D.Q1 to     R17C21D.A1 present_state[13]
CTOF_DEL    ---     0.495     R17C21D.A1 to     R17C21D.F1 SLICE_27
ROUTE         2     0.637     R17C21D.F1 to     R17C20D.D1 N_107
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_61
ROUTE         2     0.632     R17C20D.F1 to     R16C20C.D1 N_110
CTOF_DEL    ---     0.495     R16C20C.D1 to     R16C20C.F1 SLICE_58
ROUTE        16     1.438     R16C20C.F1 to     R14C20B.A0 N_141
C0TOFCO_DE  ---     1.023     R14C20B.A0 to    R14C20B.FCO SLICE_7
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R14C20C.FCI to    R14C20C.FCO SLICE_6
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R14C20D.FCI to    R14C20D.FCO SLICE_5
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R14C21A.FCI to    R14C21A.FCO SLICE_4
ROUTE         1     0.000    R14C21A.FCO to    R14C21B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R14C21B.FCI to    R14C21B.FCO SLICE_3
ROUTE         1     0.000    R14C21B.FCO to    R14C21C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R14C21C.FCI to    R14C21C.FCO SLICE_2
ROUTE         1     0.000    R14C21C.FCO to    R14C21D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R14C21D.FCI to     R14C21D.F1 SLICE_1
ROUTE         1     0.958     R14C21D.F1 to     R15C20C.D0 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R15C20C.D0 to     R15C20C.F0 SLICE_25
ROUTE         1     0.000     R15C20C.F0 to    R15C20C.DI0 next_delay_counter[14] (to clk_c)
                  --------
                    9.899   (49.6% logic, 50.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R18C20D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C20C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[0]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.085ns  (38.8% logic, 61.2% route), 8 logic levels.

 Constraint Details:

     10.085ns physical path delay SLICE_41 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 3.268ns

 Physical Path Details:

      Data path SLICE_41 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C21C.CLK to     R19C21C.Q0 SLICE_41 (from clk_c)
ROUTE         3     1.017     R19C21C.Q0 to     R19C21C.B1 refresh_counter[0]
CTOF_DEL    ---     0.495     R19C21C.B1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.445     R18C21C.F1 to     R18C21C.C0 N_154_1
CTOF_DEL    ---     0.495     R18C21C.C0 to     R18C21C.F0 SLICE_43
ROUTE         1     1.296     R18C21C.F0 to  IOL_B20C.OPOS N_150_i (to clk_c)
                  --------
                   10.085   (38.8% logic, 61.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R19C21C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B20C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.314ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[2]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.039ns  (39.0% logic, 61.0% route), 8 logic levels.

 Constraint Details:

     10.039ns physical path delay SLICE_16 to ram_side_wr_en_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 3.314ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q1 SLICE_16 (from clk_c)
ROUTE         2     0.971     R20C21B.Q1 to     R19C21C.A1 refresh_counter[2]
CTOF_DEL    ---     0.495     R19C21C.A1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.445     R18C21C.F1 to     R18C21C.C0 N_154_1
CTOF_DEL    ---     0.495     R18C21C.C0 to     R18C21C.F0 SLICE_43
ROUTE         1     1.296     R18C21C.F0 to  IOL_B20C.OPOS N_150_i (to clk_c)
                  --------
                   10.039   (39.0% logic, 61.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B20C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.030ns  (39.1% logic, 60.9% route), 8 logic levels.

 Constraint Details:

     10.030ns physical path delay SLICE_16 to ram_side_ras_n_port_MGIOL meets
     13.333ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 13.353ns) by 3.323ns

 Physical Path Details:

      Data path SLICE_16 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C21B.CLK to     R20C21B.Q0 SLICE_16 (from clk_c)
ROUTE         2     0.630     R20C21B.Q0 to     R19C21C.D1 refresh_counter[1]
CTOF_DEL    ---     0.495     R19C21C.D1 to     R19C21C.F1 SLICE_41
ROUTE         1     1.042     R19C21C.F1 to     R19C22B.D1 un1_refresh_counterlt4
CTOF_DEL    ---     0.495     R19C22B.D1 to     R19C22B.F1 SLICE_59
ROUTE         1     0.436     R19C22B.F1 to     R19C22B.C0 un1_refresh_counterlt7
CTOF_DEL    ---     0.495     R19C22B.C0 to     R19C22B.F0 SLICE_59
ROUTE         1     0.626     R19C22B.F0 to     R19C22D.D1 un1_refresh_counterlt10
CTOF_DEL    ---     0.495     R19C22D.D1 to     R19C22D.F1 SLICE_51
ROUTE         4     0.982     R19C22D.F1 to     R18C21D.D1 present_state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R18C21D.D1 to     R18C21D.F1 SLICE_19
ROUTE         2     0.324     R18C21D.F1 to     R18C21C.D1 N_95
CTOF_DEL    ---     0.495     R18C21C.D1 to     R18C21C.F1 SLICE_43
ROUTE         2     0.976     R18C21C.F1 to     R18C21A.A0 N_154_1
CTOF_DEL    ---     0.495     R18C21A.A0 to     R18C21A.F0 SLICE_50
ROUTE         1     1.097     R18C21A.F0 to  IOL_B21B.OPOS N_154_i (to clk_c)
                  --------
                   10.030   (39.1% logic, 60.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R20C21B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.606       B9.PADDI to   IOL_B21B.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.365ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:               9.802ns  (48.4% logic, 51.6% route), 11 logic levels.

 Constraint Details:

      9.802ns physical path delay SLICE_34 to SLICE_24 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 3.365ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.326     R18C20D.Q1 to     R17C21D.A1 present_state[13]
CTOF_DEL    ---     0.495     R17C21D.A1 to     R17C21D.F1 SLICE_27
ROUTE         2     0.637     R17C21D.F1 to     R17C20D.D1 N_107
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_61
ROUTE         2     0.632     R17C20D.F1 to     R16C20C.D1 N_110
CTOF_DEL    ---     0.495     R16C20C.D1 to     R16C20C.F1 SLICE_58
ROUTE        16     1.438     R16C20C.F1 to     R14C20B.A0 N_141
C0TOFCO_DE  ---     1.023     R14C20B.A0 to    R14C20B.FCO SLICE_7
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R14C20C.FCI to    R14C20C.FCO SLICE_6
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R14C20D.FCI to    R14C20D.FCO SLICE_5
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R14C21A.FCI to    R14C21A.FCO SLICE_4
ROUTE         1     0.000    R14C21A.FCO to    R14C21B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R14C21B.FCI to    R14C21B.FCO SLICE_3
ROUTE         1     0.000    R14C21B.FCO to    R14C21C.FCI un1_delay_counter_16_cry_10
FCITOF1_DE  ---     0.643    R14C21C.FCI to     R14C21C.F1 SLICE_2
ROUTE         1     1.023     R14C21C.F1 to     R15C21D.B1 un1_delay_counter_16_cry_11_0_S1
CTOF_DEL    ---     0.495     R15C21D.B1 to     R15C21D.F1 SLICE_24
ROUTE         1     0.000     R15C21D.F1 to    R15C21D.DI1 next_delay_counter[12] (to clk_c)
                  --------
                    9.802   (48.4% logic, 51.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R18C20D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C21D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.765ns  (48.9% logic, 51.1% route), 12 logic levels.

 Constraint Details:

      9.765ns physical path delay SLICE_34 to SLICE_25 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 3.402ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.326     R18C20D.Q1 to     R17C21D.A1 present_state[13]
CTOF_DEL    ---     0.495     R17C21D.A1 to     R17C21D.F1 SLICE_27
ROUTE         2     0.637     R17C21D.F1 to     R17C20D.D1 N_107
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_61
ROUTE         2     0.632     R17C20D.F1 to     R16C20C.D1 N_110
CTOF_DEL    ---     0.495     R16C20C.D1 to     R16C20C.F1 SLICE_58
ROUTE        16     1.438     R16C20C.F1 to     R14C20B.A1 N_141
C1TOFCO_DE  ---     0.889     R14C20B.A1 to    R14C20B.FCO SLICE_7
ROUTE         1     0.000    R14C20B.FCO to    R14C20C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162    R14C20C.FCI to    R14C20C.FCO SLICE_6
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R14C20D.FCI to    R14C20D.FCO SLICE_5
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R14C21A.FCI to    R14C21A.FCO SLICE_4
ROUTE         1     0.000    R14C21A.FCO to    R14C21B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R14C21B.FCI to    R14C21B.FCO SLICE_3
ROUTE         1     0.000    R14C21B.FCO to    R14C21C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R14C21C.FCI to    R14C21C.FCO SLICE_2
ROUTE         1     0.000    R14C21C.FCO to    R14C21D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R14C21D.FCI to     R14C21D.F1 SLICE_1
ROUTE         1     0.958     R14C21D.F1 to     R15C20C.D0 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R15C20C.D0 to     R15C20C.F0 SLICE_25
ROUTE         1     0.000     R15C20C.F0 to    R15C20C.DI0 next_delay_counter[14] (to clk_c)
                  --------
                    9.765   (48.9% logic, 51.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R18C20D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C20C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              present_state[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               9.737ns  (48.7% logic, 51.3% route), 11 logic levels.

 Constraint Details:

      9.737ns physical path delay SLICE_34 to SLICE_25 meets
     13.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 13.167ns) by 3.430ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C20D.CLK to     R18C20D.Q1 SLICE_34 (from clk_c)
ROUTE         4     1.326     R18C20D.Q1 to     R17C21D.A1 present_state[13]
CTOF_DEL    ---     0.495     R17C21D.A1 to     R17C21D.F1 SLICE_27
ROUTE         2     0.637     R17C21D.F1 to     R17C20D.D1 N_107
CTOF_DEL    ---     0.495     R17C20D.D1 to     R17C20D.F1 SLICE_61
ROUTE         2     0.632     R17C20D.F1 to     R16C20C.D1 N_110
CTOF_DEL    ---     0.495     R16C20C.D1 to     R16C20C.F1 SLICE_58
ROUTE        16     1.438     R16C20C.F1 to     R14C20C.A0 N_141
C0TOFCO_DE  ---     1.023     R14C20C.A0 to    R14C20C.FCO SLICE_6
ROUTE         1     0.000    R14C20C.FCO to    R14C20D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162    R14C20D.FCI to    R14C20D.FCO SLICE_5
ROUTE         1     0.000    R14C20D.FCO to    R14C21A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162    R14C21A.FCI to    R14C21A.FCO SLICE_4
ROUTE         1     0.000    R14C21A.FCO to    R14C21B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162    R14C21B.FCI to    R14C21B.FCO SLICE_3
ROUTE         1     0.000    R14C21B.FCO to    R14C21C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162    R14C21C.FCI to    R14C21C.FCO SLICE_2
ROUTE         1     0.000    R14C21C.FCO to    R14C21D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643    R14C21D.FCI to     R14C21D.F1 SLICE_1
ROUTE         1     0.958     R14C21D.F1 to     R15C20C.D0 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495     R15C20C.D0 to     R15C20C.F0 SLICE_25
ROUTE         1     0.000     R15C20C.F0 to    R15C20C.DI0 next_delay_counter[14] (to clk_c)
                  --------
                    9.737   (48.7% logic, 51.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R18C20D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     2.433       B9.PADDI to    R15C20C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   96.182MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |   75.000 MHz|   96.182 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 103
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4432 paths, 1 nets, and 539 connections (54.33% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Fri Mar 28 14:41:16 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22D.CLK to     R20C22D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R20C22D.Q0 to     R20C22D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R20C22D.A0 to     R20C22D.F0 SLICE_10
ROUTE         1     0.000     R20C22D.F0 to    R20C22D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22D.CLK to     R20C22D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R20C22D.Q1 to     R20C22D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R20C22D.A1 to     R20C22D.F1 SLICE_10
ROUTE         1     0.000     R20C22D.F1 to    R20C22D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22C.CLK to     R20C22C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R20C22C.Q1 to     R20C22C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R20C22C.A1 to     R20C22C.F1 SLICE_11
ROUTE         1     0.000     R20C22C.F1 to    R20C22C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22C.CLK to     R20C22C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R20C22C.Q0 to     R20C22C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R20C22C.A0 to     R20C22C.F0 SLICE_11
ROUTE         1     0.000     R20C22C.F0 to    R20C22C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22B.CLK to     R20C22B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R20C22B.Q1 to     R20C22B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R20C22B.A1 to     R20C22B.F1 SLICE_12
ROUTE         1     0.000     R20C22B.F1 to    R20C22B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22B.CLK to     R20C22B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R20C22B.Q0 to     R20C22B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R20C22B.A0 to     R20C22B.F0 SLICE_12
ROUTE         1     0.000     R20C22B.F0 to    R20C22B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22A.CLK to     R20C22A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R20C22A.Q1 to     R20C22A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R20C22A.A1 to     R20C22A.F1 SLICE_13
ROUTE         1     0.000     R20C22A.F1 to    R20C22A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C22A.CLK to     R20C22A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R20C22A.Q0 to     R20C22A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R20C22A.A0 to     R20C22A.F0 SLICE_13
ROUTE         1     0.000     R20C22A.F0 to    R20C22A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C22A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C21D.CLK to     R20C21D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R20C21D.Q1 to     R20C21D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R20C21D.A1 to     R20C21D.F1 SLICE_14
ROUTE         1     0.000     R20C21D.F1 to    R20C21D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C21D.CLK to     R20C21D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R20C21D.Q0 to     R20C21D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R20C21D.A0 to     R20C21D.F0 SLICE_14
ROUTE         1     0.000     R20C21D.F0 to    R20C21D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       103     0.881       B9.PADDI to    R20C21D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 75.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 103
   Covered under: FREQUENCY PORT "clk" 75.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4432 paths, 1 nets, and 539 connections (54.33% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
