{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724098250435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724098250439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 14:10:50 2024 " "Processing started: Mon Aug 19 14:10:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724098250439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098250439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098250439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724098251152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724098251152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/CPU1_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/CPU1_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_inst " "Found entity 1: CPU1_inst" {  } { { "CPU1/CPU1_inst.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/CPU1_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/CPU1.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/CPU1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "CPU1/synthesis/CPU1.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPU1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_irq_mapper " "Found entity 1: CPU1_irq_mapper" {  } { { "CPU1/synthesis/submodules/CPU1_irq_mapper.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0 " "Found entity 1: CPU1_mm_interconnect_0" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263949 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724098263953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724098263953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_002_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263954 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_002 " "Found entity 2: CPU1_mm_interconnect_0_router_002" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724098263954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724098263955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_default_decode" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263955 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router " "Found entity 2: CPU1_mm_interconnect_0_router" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPU1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPU1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_timer_0 " "Found entity 1: CPU1_timer_0" {  } { { "CPU1/synthesis/submodules/CPU1_timer_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_pio_set_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_pio_set_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_pio_set_alarm " "Found entity 1: CPU1_pio_set_alarm" {  } { { "CPU1/synthesis/submodules/CPU1_pio_set_alarm.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_pio_set_alarm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_pio_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_pio_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_pio_s1 " "Found entity 1: CPU1_pio_s1" {  } { { "CPU1/synthesis/submodules/CPU1_pio_s1.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_pio_s1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_pio_leds_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_pio_leds_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_pio_leds_0 " "Found entity 1: CPU1_pio_leds_0" {  } { { "CPU1/synthesis/submodules/CPU1_pio_leds_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_pio_leds_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_pio_buzz_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_pio_buzz_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_pio_buzz_0 " "Found entity 1: CPU1_pio_buzz_0" {  } { { "CPU1/synthesis/submodules/CPU1_pio_buzz_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_pio_buzz_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_pio_button_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_pio_button_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_pio_button_hours " "Found entity 1: CPU1_pio_button_hours" {  } { { "CPU1/synthesis/submodules/CPU1_pio_button_hours.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_pio_button_hours.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_onchip_memory2_0 " "Found entity 1: CPU1_onchip_memory2_0" {  } { { "CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0 " "Found entity 1: CPU1_nios2_gen2_0" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: CPU1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: CPU1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: CPU1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: CPU1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: CPU1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: CPU1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: CPU1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: CPU1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: CPU1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: CPU1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: CPU1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: CPU1_nios2_gen2_0_cpu_nios2_oci" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU1_nios2_gen2_0_cpu " "Found entity 21: CPU1_nios2_gen2_0_cpu" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: CPU1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: CPU1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: CPU1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_nios2_gen2_0_cpu_test_bench " "Found entity 1: CPU1_nios2_gen2_0_cpu_test_bench" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU1_jtag_uart_0_sim_scfifo_w" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263995 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_jtag_uart_0_scfifo_w " "Found entity 2: CPU1_jtag_uart_0_scfifo_w" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263995 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU1_jtag_uart_0_sim_scfifo_r" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263995 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_jtag_uart_0_scfifo_r " "Found entity 4: CPU1_jtag_uart_0_scfifo_r" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263995 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_jtag_uart_0 " "Found entity 5: CPU1_jtag_uart_0" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098263995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098263995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU1_inst " "Elaborating entity \"CPU1_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724098264113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1 CPU1:u0 " "Elaborating entity \"CPU1\" for hierarchy \"CPU1:u0\"" {  } { { "CPU1/CPU1_inst.v" "u0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/CPU1_inst.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"CPU1_jtag_uart_0\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\"" {  } { { "CPU1/synthesis/CPU1.v" "jtag_uart_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_w CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_w\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_w" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "wfifo" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098264446 ""}  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098264446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098264693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098264693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_w:the_CPU1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_jtag_uart_0_scfifo_r CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r " "Elaborating entity \"CPU1_jtag_uart_0_scfifo_r\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|CPU1_jtag_uart_0_scfifo_r:the_CPU1_jtag_uart_0_scfifo_r\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "the_CPU1_jtag_uart_0_scfifo_r" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098264704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "CPU1_jtag_uart_0_alt_jtag_atlantic" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098265079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098265107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098265107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098265107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098265107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098265107 ""}  } { { "CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098265107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098265845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:CPU1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0 CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"CPU1_nios2_gen2_0\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "CPU1/synthesis/CPU1.v" "nios2_gen2_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"CPU1_nios2_gen2_0_cpu\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v" "cpu" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_test_bench CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_test_bench:the_CPU1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_test_bench:the_CPU1_nios2_gen2_0_cpu_test_bench\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_test_bench" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_register_bank_a_module CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "CPU1_nios2_gen2_0_cpu_register_bank_a" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266356 ""}  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098266356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098266412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098266412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_a_module:CPU1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_register_bank_b_module CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_b_module:CPU1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_register_bank_b_module:CPU1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "CPU1_nios2_gen2_0_cpu_register_bank_b" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_debug CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_debug:the_CPU1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266500 ""}  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098266500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_break CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_break:the_CPU1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_break:the_CPU1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_itrace CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_itrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_CPU1_nios2_gen2_0_cpu_nios2_oci_dtrace\|CPU1_nios2_gen2_0_cpu_nios2_oci_td_mode:CPU1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "CPU1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_fifo CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo\|CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_pib CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_pib:the_CPU1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_oci_im CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_im:the_CPU1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_oci_im:the_CPU1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_avalon_reg CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_avalon_reg:the_CPU1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_nios2_ocimem CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "CPU1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266771 ""}  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098266771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098266825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098266825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_nios2_ocimem:the_CPU1_nios2_gen2_0_cpu_nios2_ocimem\|CPU1_nios2_gen2_0_cpu_ociram_sp_ram_module:CPU1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_debug_slave_wrapper CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" "the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_debug_slave_tck CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU1_nios2_gen2_0_cpu_debug_slave_tck:the_CPU1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU1_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_nios2_gen2_0_cpu_debug_slave_sysclk CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"CPU1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|CPU1_nios2_gen2_0_cpu_debug_slave_sysclk:the_CPU1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_CPU1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "CPU1_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266950 ""}  } { { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098266950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPU1:u0\|CPU1_nios2_gen2_0:nios2_gen2_0\|CPU1_nios2_gen2_0_cpu:cpu\|CPU1_nios2_gen2_0_cpu_nios2_oci:the_CPU1_nios2_gen2_0_cpu_nios2_oci\|CPU1_nios2_gen2_0_cpu_debug_slave_wrapper:the_CPU1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CPU1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_onchip_memory2_0 CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"CPU1_onchip_memory2_0\" for hierarchy \"CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "CPU1/synthesis/CPU1.v" "onchip_memory2_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" "the_altsyncram" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098266990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"CPU1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724098266990 ""}  } { { "CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724098266990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvm1 " "Found entity 1: altsyncram_fvm1" {  } { { "db/altsyncram_fvm1.tdf" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/altsyncram_fvm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098267045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098267045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvm1 CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fvm1:auto_generated " "Elaborating entity \"altsyncram_fvm1\" for hierarchy \"CPU1:u0\|CPU1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fvm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/steph/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_pio_button_hours CPU1:u0\|CPU1_pio_button_hours:pio_button_hours " "Elaborating entity \"CPU1_pio_button_hours\" for hierarchy \"CPU1:u0\|CPU1_pio_button_hours:pio_button_hours\"" {  } { { "CPU1/synthesis/CPU1.v" "pio_button_hours" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_pio_buzz_0 CPU1:u0\|CPU1_pio_buzz_0:pio_buzz_0 " "Elaborating entity \"CPU1_pio_buzz_0\" for hierarchy \"CPU1:u0\|CPU1_pio_buzz_0:pio_buzz_0\"" {  } { { "CPU1/synthesis/CPU1.v" "pio_buzz_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_pio_leds_0 CPU1:u0\|CPU1_pio_leds_0:pio_leds_0 " "Elaborating entity \"CPU1_pio_leds_0\" for hierarchy \"CPU1:u0\|CPU1_pio_leds_0:pio_leds_0\"" {  } { { "CPU1/synthesis/CPU1.v" "pio_leds_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_pio_s1 CPU1:u0\|CPU1_pio_s1:pio_s1 " "Elaborating entity \"CPU1_pio_s1\" for hierarchy \"CPU1:u0\|CPU1_pio_s1:pio_s1\"" {  } { { "CPU1/synthesis/CPU1.v" "pio_s1" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_pio_set_alarm CPU1:u0\|CPU1_pio_set_alarm:pio_set_alarm " "Elaborating entity \"CPU1_pio_set_alarm\" for hierarchy \"CPU1:u0\|CPU1_pio_set_alarm:pio_set_alarm\"" {  } { { "CPU1/synthesis/CPU1.v" "pio_set_alarm" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_timer_0 CPU1:u0\|CPU1_timer_0:timer_0 " "Elaborating entity \"CPU1_timer_0\" for hierarchy \"CPU1:u0\|CPU1_timer_0:timer_0\"" {  } { { "CPU1/synthesis/CPU1.v" "timer_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPU1_mm_interconnect_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPU1/synthesis/CPU1.v" "mm_interconnect_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_0_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "pio_leds_0_s1_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "timer_0_s1_translator" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098267956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router " "Elaborating entity \"CPU1_mm_interconnect_0_router\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router:router\|CPU1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPU1_mm_interconnect_0_router_002\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "router_002" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_router_002_default_decode CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPU1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_router_002:router_002\|CPU1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_demux" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_cmd_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPU1_mm_interconnect_0_cmd_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "cmd_mux" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_demux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_demux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_demux" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_rsp_mux CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPU1_mm_interconnect_0_rsp_mux\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "rsp_mux" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 5912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0.v" 6048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPU1:u0\|CPU1_mm_interconnect_0:mm_interconnect_0\|CPU1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_irq_mapper CPU1:u0\|CPU1_irq_mapper:irq_mapper " "Elaborating entity \"CPU1_irq_mapper\" for hierarchy \"CPU1:u0\|CPU1_irq_mapper:irq_mapper\"" {  } { { "CPU1/synthesis/CPU1.v" "irq_mapper" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU1:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPU1/synthesis/CPU1.v" "rst_controller" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPU1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPU1:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPU1:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "CPU1/synthesis/CPU1.v" "rst_controller_001" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/synthesis/CPU1.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098268463 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724098271538 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.19.14:11:15 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.08.19.14:11:15 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098275770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098278289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098278491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098279812 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724098280492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098280911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098280911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098281079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098281080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098281217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281383 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098281383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724098281522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098281522 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724098286474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098288025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 " "101 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724098289324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/output_files/CPU3.map.smsg " "Generated suppressed messages file /home/steph/Documents/GitHub/Alarma_NIOS/CPU3/output_files/CPU3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098289722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724098292194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724098292194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU1/CPU1_inst.v" "" { Text "/home/steph/Documents/GitHub/Alarma_NIOS/CPU3/CPU1/CPU1_inst.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724098292488 "|CPU1_inst|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724098292488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2448 " "Implemented 2448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724098292497 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724098292497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2260 " "Implemented 2260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724098292497 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724098292497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724098292497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1232 " "Peak virtual memory: 1232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724098292547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 14:11:32 2024 " "Processing ended: Mon Aug 19 14:11:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724098292547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724098292547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724098292547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724098292547 ""}
