$date
	Wed Sep  3 10:51:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_func $end
$var wire 1 ! o $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var integer 32 & i [31:0] $end
$scope module f $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! O $end
$var wire 1 ' nA $end
$var wire 1 ( nB $end
$var wire 1 ) nD $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
1*
1)
1(
1'
b0 &
0%
0$
0#
0"
1!
$end
#10
0!
0*
0)
1%
b1 &
#20
1!
1*
1)
1$
0%
b10 &
#30
0!
0*
0)
1%
b11 &
#40
1!
0(
1+
1)
1#
0$
0%
b100 &
#50
0)
1,
1%
b101 &
#60
1)
0,
1$
0%
b110 &
#70
0)
1,
1%
b111 &
#80
1*
1!
0'
1(
0+
1)
0,
1"
0#
0$
0%
b1000 &
#90
0!
0*
0)
1%
b1001 &
#100
1!
1*
1)
1$
0%
b1010 &
#110
0!
0*
0)
1%
b1011 &
#120
0(
1)
1#
0$
0%
b1100 &
#130
1!
0)
1,
1%
b1101 &
#140
0!
1)
0,
1$
0%
b1110 &
#150
1!
0)
1,
1%
b1111 &
#160
b10000 &
