# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -wlf /home/borg/elementos\ de\ sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_binarydigit(tb) -L vunit_lib -L lib -g/tb_binarydigit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/,tb path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:40:50 on Sep 22,2021
# ** Warning: Design size of 21486 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:40:50 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf /home/borg/elementos\ de\ sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register16.all_c5c66660a959522836aa1c4c7aae83ec20d9bfef/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register16(tb) -L vunit_lib -L lib -g/tb_register16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register16.all_c5c66660a959522836aa1c4c7aae83ec20d9bfef/,tb path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:40:50 on Sep 22,2021
# ** Warning: Design size of 22452 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:40:50 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -wlf /home/borg/elementos\ de\ sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram64(tb) -L vunit_lib -L lib -g/tb_ram64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram64.all_e199d4178e678940de57b7000af11ce0191951a2/,tb path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:40:50 on Sep 22,2021
# ** Warning: Design size of 21547 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_ram64/mapping/output(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 0
#    Time: 200 ps  Iteration: 0  Process: /tb_ram64/main File: /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd
# Break in Process main at /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd line 47
# Stopped at /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd line 47
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_Ram64.vhd 47 return [address 0xf6d6b607] Process main
# 
# 
# Surrounding code from 'see' command
#   42 :     test_runner_setup(runner, runner_cfg);
#   43 : 
#   44 : 		-- Teste: 0
#   45 : 		inInput <= "0000000000000000"; inAddress <= "000000"; inLoad <= '1';
#   46 : 		wait for 200 ps;
# ->47 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 0" severity error;
#   48 : 
#   49 : 		-- Teste: 1
#   50 : 		inInput <= "0000000000000000"; inAddress <= "000000"; inLoad <= '1';
#   51 : 		wait for 200 ps;
# 
# End time: 15:40:50 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -wlf /home/borg/elementos\ de\ sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_counterdown.all_92483fd4930d8b25d924ed0af92eeb99bc84f54c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_counterdown(tb) -L vunit_lib -L lib -g/tb_counterdown/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_counterdown.all_92483fd4930d8b25d924ed0af92eeb99bc84f54c/,tb path : /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:40:50 on Sep 22,2021
# ** Warning: Design size of 21349 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Precisa fazer os testes
#    Time: 200 ps  Iteration: 0  Process: /tb_counterdown/main File: /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd
# Break in Process main at /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd line 38
# Stopped at /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd line 38
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos de sistema/Z01.1-CMaisMais2/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd 38 return [address 0xf6d6b609] Process main
# 
# 
# Surrounding code from 'see' command
#   33 :   begin
#   34 :     test_runner_setup(runner, runner_cfg);
#   35 : 
#   36 :     -- IMPLEMENTE AQUI!
#   37 :     wait until clk'event and clk='0';
# ->38 : 		assert(Q = "111")  report "Precisa fazer os testes" severity error;
#   39 : 
#   40 : 
#   41 :     -- finish
#   42 :     wait until clk'event and clk='0';
# 
# End time: 15:40:51 on Sep 22,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
