digraph f {
subgraph "cluster__Z6vecAddPiS_S_m" {
node [fontname="Courier",fontsize=10,shape=Mrecord];
"_Z6vecAddPiS_S_m"
[label="{<entry>	.global		_Z6vecAddPiS_S_m\l	.type		_Z6vecAddPiS_S_m,@function\l	.size		_Z6vecAddPiS_S_m,(.L_x_8\ -\ _Z6vecAddPiS_S_m)\l	.other		_Z6vecAddPiS_S_m,\<no\ object\>\l_Z6vecAddPiS_S_m:\l.text._Z6vecAddPiS_S_m:\l0000:\ \ \ IMAD.MOV.U32\ R1,\ RZ,\ RZ,\ c\[0x0\]\[0x28\]\ ;\l0010:\ \ \ S2R\ R8,\ SR_CTAID.X\ ;\l0020:\ \ \ ISETP.NE.U32.AND\ P0,\ PT,\ RZ,\ c\[0x0\]\[0x90\],\ PT\ ;\l0030:\ \ \ ULDC.64\ UR6,\ c\[0x0\]\[0x118\]\ ;\l0040:\ \ \ BSSY\ B0,\ `(.L_x_0)\ ;\l0050:\ \ \ S2R\ R11,\ SR_TID.X\ ;\l0060:\ \ \ ISETP.NE.AND.EX\ P0,\ PT,\ RZ,\ c\[0x0\]\[0x8c\],\ PT,\ P0\ ;\l0070:\ \ \ IMAD\ R0,\ R8,\ c\[0x0\]\[0x0\],\ R11\ ;\l0080:\ \ \ ISETP.GE.U32.AND\ P1,\ PT,\ R0,\ c\[0x0\]\[0x178\],\ PT\ ;\l0090:\ \ \ ISETP.GE.U32.AND.EX\ P1,\ PT,\ RZ,\ c\[0x0\]\[0x17c\],\ PT,\ P1\ ;\l|<exit0>00a0:\ \ \ @P1\ BRA\ `(.L_x_1)\ ;\l|<exitpost0>00b0:\ \ \ IMAD.SHL.U32\ R6,\ R0,\ 0x4,\ RZ\ ;\l00c0:\ \ \ SHF.R.U32.HI\ R0,\ RZ,\ 0x1e,\ R0\ ;\l00d0:\ \ \ IADD3\ R4,\ P1,\ R6.reuse,\ c\[0x0\]\[0x160\],\ RZ\ ;\l00e0:\ \ \ IADD3\ R2,\ P2,\ R6,\ c\[0x0\]\[0x168\],\ RZ\ ;\l00f0:\ \ \ IADD3.X\ R5,\ R0.reuse,\ c\[0x0\]\[0x164\],\ RZ,\ P1,\ !PT\ ;\l0100:\ \ \ IADD3.X\ R3,\ R0,\ c\[0x0\]\[0x16c\],\ RZ,\ P2,\ !PT\ ;\l0110:\ \ \ LDG.E\ R5,\ \[R4.64\]\ ;\l0120:\ \ \ LDG.E\ R2,\ \[R2.64\]\ ;\l0130:\ \ \ IADD3\ R6,\ P1,\ R6,\ c\[0x0\]\[0x170\],\ RZ\ ;\l0140:\ \ \ IADD3.X\ R7,\ R0,\ c\[0x0\]\[0x174\],\ RZ,\ P1,\ !PT\ ;\l0150:\ \ \ IMAD.IADD\ R9,\ R2,\ 0x1,\ R5\ ;\l0160:\ \ \ STG.E\ \[R6.64\],\ R9\ ;\l}"]
"_Z6vecAddPiS_S_m":exit0:e -> ".L_x_1":entry:n [style=solid];
"_Z6vecAddPiS_S_m":exitpost0:s -> ".L_x_1":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_1"
[label="{<entry>.L_x_1:\l0170:\ \ \ BSYNC\ B0\ ;\l}"]
".L_x_1":entry:s -> ".L_x_0":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_0"
[label="{<entry>.L_x_0:\l|<exit0>0180:\ \ \ @P0\ BRA\ `(.L_x_2)\ ;\l|<exitpost0>0190:\ \ \ BPT.TRAP\ 0x1\ ;\l}"]
".L_x_0":exit0:e -> ".L_x_2":entry:n [style=solid];
".L_x_0":exitpost0:s -> ".L_x_2":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_2"
[label="{<entry>.L_x_2:\l01a0:\ \ \ S2R\ R0,\ SR_TID.Y\ ;\l01b0:\ \ \ BSSY\ B0,\ `(.L_x_3)\ ;\l01c0:\ \ \ S2R\ R2,\ SR_TID.Z\ ;\l01d0:\ \ \ BAR.SYNC\ 0x0\ ;\l01e0:\ \ \ IMAD.IADD\ R0,\ R11,\ 0x1,\ R0\ ;\l01f0:\ \ \ IMAD.MOV\ R3,\ RZ,\ RZ,\ -R2\ ;\l0200:\ \ \ ISETP.NE.AND\ P0,\ PT,\ R0,\ R3,\ PT\ ;\l|<exit0>0210:\ \ \ @P0\ BRA\ `(.L_x_4)\ ;\l|<exitpost0>0220:\ \ \ S2UR\ UR4,\ SR_CTAID.Z\ ;\l0230:\ \ \ S2R\ R3,\ SR_LANEID\ ;\l0240:\ \ \ IMAD.MOV.U32\ R2,\ RZ,\ RZ,\ c\[0x0\]\[0xc\]\ ;\l0250:\ \ \ S2UR\ UR5,\ SR_CTAID.Y\ ;\l0260:\ \ \ UIADD3\ UR4,\ -UR4,\ URZ,\ URZ\ ;\l0270:\ \ \ IADD3\ R0,\ R8,\ UR5,\ RZ\ ;\l0280:\ \ \ ISETP.NE.AND\ P0,\ PT,\ R0,\ UR4,\ PT\ ;\l0290:\ \ \ MEMBAR.SC.GPU\ ;\l02a0:\ \ \ VOTEU.ANY\ UR4,\ UPT,\ PT\ ;\l02b0:\ \ \ IMAD.MOV\ R0,\ RZ,\ RZ,\ -R2\ ;\l02c0:\ \ \ FLO.U32\ R4,\ UR4\ ;\l02d0:\ \ \ IMAD.MOV.U32\ R5,\ RZ,\ RZ,\ c\[0x0\]\[0x14\]\ ;\l02e0:\ \ \ UPOPC\ UR5,\ UR4\ ;\l02f0:\ \ \ IMAD\ R0,\ R0,\ c\[0x0\]\[0x10\],\ RZ\ ;\l0300:\ \ \ ERRBAR;\l0310:\ \ \ IMAD.MOV.U32\ R2,\ RZ,\ RZ,\ c\[0x0\]\[0x90\]\ ;\l0320:\ \ \ CCTL.IVALL\ ;\l0330:\ \ \ IMAD\ R0,\ R0,\ R5,\ -0x7fffffff\ ;\l0340:\ \ \ ISETP.EQ.U32.AND\ P1,\ PT,\ R4,\ R3,\ PT\ ;\l0350:\ \ \ IMAD.MOV.U32\ R3,\ RZ,\ RZ,\ c\[0x0\]\[0x8c\]\ ;\l0360:\ \ \ SEL\ R0,\ R0,\ 0x1,\ !P0\ ;\l0370:\ \ \ IMAD\ R5,\ R0,\ UR5,\ RZ\ ;\l0380:\ \ \ @P1\ ATOM.E.ADD.STRONG.GPU\ PT,\ R5,\ \[R2.64+0x4\],\ R5\ ;\l0390:\ \ \ BSSY\ B1,\ `(.L_x_5)\ ;\l03a0:\ \ \ S2R\ R6,\ SR_LTMASK\ ;\l03b0:\ \ \ LOP3.LUT\ R6,\ R6,\ UR4,\ RZ,\ 0xc0,\ !PT\ ;\l03c0:\ \ \ POPC\ R6,\ R6\ ;\l03d0:\ \ \ SHFL.IDX\ PT,\ R7,\ R5,\ R4,\ 0x1f\ ;\l03e0:\ \ \ IMAD\ R0,\ R0,\ R6,\ R7\ ;\l}"]
".L_x_2":exit0:e -> ".L_x_4":entry:n [style=solid];
".L_x_2":exitpost0:s -> ".L_x_6":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_6"
[label="{<entry>.L_x_6:\l03f0:\ \ \ LD.E.STRONG.SYS\ R5,\ \[R2.64+0x4\]\ ;\l0400:\ \ \ LOP3.LUT\ R5,\ R5,\ R0,\ RZ,\ 0x3c,\ !PT\ ;\l0410:\ \ \ ISETP.GT.AND\ P0,\ PT,\ R5,\ -0x1,\ PT\ ;\l|<exit0>0420:\ \ \ @P0\ BRA\ `(.L_x_6)\ ;\l|<exitpost0>0430:\ \ \ BSYNC\ B1\ ;\l}"]
".L_x_6":exit0:e -> ".L_x_6":entry:n [style=solid];
".L_x_6":exitpost0:s -> ".L_x_5":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_5"
[label="{<entry>.L_x_5:\l0440:\ \ \ MEMBAR.SC.GPU\ ;\l0450:\ \ \ ERRBAR;\l0460:\ \ \ CCTL.IVALL\ ;\l}"]
".L_x_5":entry:s -> ".L_x_4":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_4"
[label="{<entry>.L_x_4:\l0470:\ \ \ BSYNC\ B0\ ;\l}"]
".L_x_4":entry:s -> ".L_x_3":entry:n [style=solid];
node [fontname="Courier",fontsize=10,shape=Mrecord];
".L_x_3"
[label="{<entry>.L_x_3:\l0480:\ \ \ BAR.SYNC\ 0x0\ ;\l|<exit0>0490:\ \ \ EXIT\ ;\l}"]
}
}
