// Seed: 4209208039
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @(*) id_2[1'b0] = 1;
  logic id_3 = 1;
  logic id_4;
endmodule
