[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919431 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919431 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919431 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12954525 heartbeat IPC: 0.9965 cumulative IPC: 0.9965 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21766527 heartbeat IPC: 1.135 cumulative IPC: 1.061 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29483274 heartbeat IPC: 1.296 cumulative IPC: 1.129 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35384891 cumulative IPC: 1.13 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35384891 cumulative IPC: 1.13 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.13 instructions: 40000002 cycles: 35384891
CPU 0 Branch Prediction Accuracy: 94.63% MPKI: 11.94 Average ROB Occupancy at Mispredict: 41.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.153
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331491 HIT:     329943 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331491 HIT:     329943 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 351.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875189 HIT:     830923 MISS:      44266 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711467 HIT:     678425 MISS:      33042 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43603 HIT:      35498 MISS:       8105 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116901 HIT:     116802 MISS:         99 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        198 MISS:       3020 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4658947 HIT:    4244749 MISS:     414198 MSHR_MERGE:     107744
cpu0->cpu0_L1I LOAD         ACCESS:    4658947 HIT:    4244749 MISS:     414198 MSHR_MERGE:     107744
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.875 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14231711 HIT:   13616559 MISS:     615152 MSHR_MERGE:     163317
cpu0->cpu0_L1D LOAD         ACCESS:    7896117 HIT:    7400808 MISS:     495309 MSHR_MERGE:      90296
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332126 HIT:    6215507 MISS:     116619 MSHR_MERGE:      73015
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        244 MISS:       3224 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4084959 HIT:    3984907 MISS:     100052 MSHR_MERGE:      62984
cpu0->cpu0_ITLB LOAD         ACCESS:    4084959 HIT:    3984907 MISS:     100052 MSHR_MERGE:      62984
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.854 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13489502 HIT:   13111300 MISS:     378202 MSHR_MERGE:      83779
cpu0->cpu0_DTLB LOAD         ACCESS:   13489502 HIT:   13111300 MISS:     378202 MSHR_MERGE:      83779
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.747 cycles
cpu0->LLC TOTAL        ACCESS:      58323 HIT:      46185 MISS:      12138 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33042 HIT:      25397 MISS:       7645 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8105 HIT:       5287 MISS:       2818 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14156 HIT:      14124 MISS:         32 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3020 HIT:       1377 MISS:       1643 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        641
  ROW_BUFFER_MISS:      11465
  AVG DBUS CONGESTED CYCLE: 19.78
Channel 0 WQ ROW_BUFFER_HIT:        305
  ROW_BUFFER_MISS:        912
  FULL:          0
Channel 0 REFRESHES ISSUED:       2949
