$date
	Sat Oct 22 19:52:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#835286
b11001 &
b11001 %
1$
b11001 !
1"
#835287
0"
#835290
b1001100 &
b1001100 %
#835294
b100110 &
b100110 %
#835298
b10011 &
b10011 %
#835302
b111010 &
b111010 %
#835306
b11101 &
b11101 %
#835310
b1011000 &
b1011000 %
#835314
b101100 &
b101100 %
#835318
b10110 &
b10110 %
#835322
b1011 &
b1011 %
#835326
b100010 &
b100010 %
#835330
b10001 &
b10001 %
#835334
b110100 &
b110100 %
#835338
b11010 &
b11010 %
#835342
b1101 &
b1101 %
#835346
b101000 &
b101000 %
#835350
b10100 &
b10100 %
#835354
b1010 &
b1010 %
#835358
b101 &
b101 %
#835362
b10000 &
b10000 %
#835366
b1000 &
b1000 %
#835370
b100 &
b100 %
#835374
b10 &
b10 %
#835378
b1 &
b1 %
1#
#835382
b0 &
0#
b0 %
0$
#1887948
b100 !
1"
#1887950
b100 &
b100 %
1$
#1887951
0"
#1887954
b10 &
b10 %
#1887958
b1 &
1#
b1 %
#1887962
b0 &
b0 %
0#
0$
#2831321
b10101 !
1"
#2831322
b10101 &
b10101 %
1$
#2831323
0"
#2831326
b1000000 &
b1000000 %
#2831330
b100000 &
b100000 %
#2831334
b10000 &
b10000 %
#2831338
b1000 &
b1000 %
#2831342
b100 &
b100 %
#2831346
b10 &
b10 %
#2831350
b1 &
1#
b1 %
#2831354
b0 &
b0 %
0#
0$
#4500012
