Creating pickle at tiny_aes.pickle
Model top (generated via GeneratedBy.VERILOG_PARSE):
    inputs=
        stb : bool,
        rst : bool,
        cmd_word : bv32,
        xram_data_in : bv8,
        xram_ack : bool
    outputs=
        data_out : bv8,
        ack : bool,
        xram_addr : bv16,
        xram_data_out : bv8,
        xram_stb : bool,
        xram_wr : bool,
        aes_state : bv2,
        aes_addr : bv16,
        aes_len : bv16,
        aes_ctr : bv128,
        aes_key0 : bv128,
        aes_step : bool
    state=
        aes_reg_state : bv2
    ufs=
        more_blocks(cmd_word, aes_reg_state, __free_more_blocks),
        operated_bytes_count_next(cmd_word, aes_reg_state, __free_operated_bytes_count_next),
        AES_STATE_OPERATE(),
        aes_reg_state_next_idle(cmd_word, aes_reg_state, __free_aes_reg_state_next_idle),
        AES_STATE_WRITE_DATA(),
        aes_reg_state_next_read_data(cmd_word, aes_reg_state, __free_aes_reg_state_next_read_data),
        incr_byte_counter(),
        wr(cmd_word),
        aes_state_idle(aes_reg_state, __free_aes_state_idle),
        sel_reg_start(cmd_word, __free_sel_reg_start),
        sel_reg_len(cmd_word, __free_sel_reg_len),
        AES_STATE_READ_DATA(),
        AES_STATE_IDLE(),
        AES_ADDR_START(),
        aes_state_write_data(aes_reg_state, __free_aes_state_write_data),
        aes_reg_state_next_write_data(cmd_word, aes_reg_state, __free_aes_reg_state_next_write_data),
        wren(cmd_word, aes_reg_state, __free_wren),
        reset_byte_counter(cmd_word, aes_reg_state, __free_reset_byte_counter),
        aes_time_counter_next(cmd_word, aes_reg_state, __free_aes_time_counter_next),
        aes_reg_oplen(cmd_word, aes_reg_state, __free_aes_reg_oplen),
        in_addr_range(cmd_word),
        data_in(cmd_word),
        aes_state_operate(aes_reg_state, __free_aes_state_operate),
        AES_ADDR_END(),
        start_op(cmd_word, aes_reg_state, __free_start_op),
        aes_reg_state_next(aes_reg_state, cmd_word, __free_aes_reg_state_next),
        addr(cmd_word),
        last_byte_acked(cmd_word, aes_reg_state, __free_last_byte_acked),
        aes_time_enough(cmd_word, aes_reg_state, __free_aes_time_enough),
        AES_REG_START(),
        byte_counter_next(cmd_word, aes_reg_state, __free_byte_counter_next),
        aes_reg_state_next_operate(cmd_word, aes_reg_state, __free_aes_reg_state_next_operate),
        aes_state_read_data(aes_reg_state, __free_aes_state_read_data),
        AES_REG_LEN(),
        __in__aes_reg_opaddr_i__rst(__free___in__aes_reg_opaddr_i__rst),
        __in__aes_reg_opaddr_i__en(__free___in__aes_reg_opaddr_i__en),
        __in__aes_reg_opaddr_i__wr(__free___in__aes_reg_opaddr_i__wr),
        __in__aes_reg_opaddr_i__addr(__free___in__aes_reg_opaddr_i__addr),
        __in__aes_reg_opaddr_i__data_in(__free___in__aes_reg_opaddr_i__data_in),
        __in__aes_reg_oplen_i__rst(__free___in__aes_reg_oplen_i__rst),
        __in__aes_reg_oplen_i__en(__free___in__aes_reg_oplen_i__en),
        __in__aes_reg_oplen_i__wr(__free___in__aes_reg_oplen_i__wr),
        __in__aes_reg_oplen_i__addr(__free___in__aes_reg_oplen_i__addr),
        __in__aes_reg_oplen_i__data_in(__free___in__aes_reg_oplen_i__data_in),
        __in__aes_reg_ctr_i__rst(__free___in__aes_reg_ctr_i__rst),
        __in__aes_reg_ctr_i__en(__free___in__aes_reg_ctr_i__en),
        __in__aes_reg_ctr_i__wr(__free___in__aes_reg_ctr_i__wr),
        __in__aes_reg_ctr_i__addr(__free___in__aes_reg_ctr_i__addr),
        __in__aes_reg_ctr_i__data_in(__free___in__aes_reg_ctr_i__data_in),
        __in__aes_reg_key0_i__rst(__free___in__aes_reg_key0_i__rst),
        __in__aes_reg_key0_i__en(__free___in__aes_reg_key0_i__en),
        __in__aes_reg_key0_i__wr(__free___in__aes_reg_key0_i__wr),
        __in__aes_reg_key0_i__addr(__free___in__aes_reg_key0_i__addr),
        __in__aes_reg_key0_i__data_in(__free___in__aes_reg_key0_i__data_in),
        __in__aes_128_i__state(__free___in__aes_128_i__state),
        __in__aes_128_i__key(__free___in__aes_128_i__key),
        data_out(__free_data_out),
        xram_addr(__free_xram_addr),
        xram_data_out(__free_xram_data_out),
        xram_stb(__free_xram_stb),
        xram_wr(__free_xram_wr),
        aes_state(__free_aes_state),
        aes_addr(__free_aes_addr),
        aes_len(__free_aes_len),
        aes_ctr(__free_aes_ctr),
        aes_key0(__free_aes_key0),
        aes_step(__free_aes_step)
    next_ufs=
        aes_time_counter(rst, aes_time_counter_next),
        operated_bytes_count(rst, operated_bytes_count_next),
        byte_counter(rst, byte_counter_next)
    instances=
        aes_reg_opaddr_i:
            input_bindings=
                rst: __in__aes_reg_opaddr_i__rst,
                en: __in__aes_reg_opaddr_i__en,
                wr: __in__aes_reg_opaddr_i__wr,
                addr: __in__aes_reg_opaddr_i__addr,
                data_in: __in__aes_reg_opaddr_i__data_in
            model=
                Model reg2byte (generated via GeneratedBy.VERILOG_PARSE):
                    inputs=
                        rst : bool,
                        en : bool,
                        wr : bool,
                        addr : bool,
                        data_in : bv8
                    outputs=
                        data_out : bv8,
                        reg_out : bv16
                    state=
                        wr0 : bool,
                        wr1 : bool,
                        reg0_next : bv8,
                        reg1_next : bv8,
                        data_out_mux : bv8
                    ufs=
                    next_ufs=
                    instances=
                    logic=
                        data_out: data_out_mux,
                        wr0: (en && wr) && ((addr ? 32'h1 : 32'h0) == 32'h0),
                        wr1: (en && wr) && ((addr ? 32'h1 : 32'h0) == 32'h1),
                        reg0_next: wr0 ? data_in : reg_out[7:0],
                        reg1_next: wr1 ? data_in : reg_out[15:8],
                        data_out_mux: (addr == 0) ? reg_out[7:0] : reg_out[15:8]
                    transition=
                        reg_out: rst ? 16'h0 : reg_out,
                        reg_out[7:0]: rst ? reg_out[7:0] : reg0_next,
                        reg_out[15:8]: rst ? reg_out[15:8] : reg1_next

        ,
        aes_reg_oplen_i:
            input_bindings=
                rst: __in__aes_reg_oplen_i__rst,
                en: __in__aes_reg_oplen_i__en,
                wr: __in__aes_reg_oplen_i__wr,
                addr: __in__aes_reg_oplen_i__addr,
                data_in: __in__aes_reg_oplen_i__data_in
            model=
                Model reg2byte (generated via GeneratedBy.VERILOG_PARSE):
                    inputs=
                        rst : bool,
                        en : bool,
                        wr : bool,
                        addr : bool,
                        data_in : bv8
                    outputs=
                        data_out : bv8,
                        reg_out : bv16
                    state=
                        wr0 : bool,
                        wr1 : bool,
                        reg0_next : bv8,
                        reg1_next : bv8,
                        data_out_mux : bv8
                    ufs=
                    next_ufs=
                    instances=
                    logic=
                        data_out: data_out_mux,
                        wr0: (en && wr) && ((addr ? 32'h1 : 32'h0) == 32'h0),
                        wr1: (en && wr) && ((addr ? 32'h1 : 32'h0) == 32'h1),
                        reg0_next: wr0 ? data_in : reg_out[7:0],
                        reg1_next: wr1 ? data_in : reg_out[15:8],
                        data_out_mux: (addr == 0) ? reg_out[7:0] : reg_out[15:8]
                    transition=
                        reg_out: rst ? 16'h0 : reg_out,
                        reg_out[7:0]: rst ? reg_out[7:0] : reg0_next,
                        reg_out[15:8]: rst ? reg_out[15:8] : reg1_next

        ,
        aes_reg_ctr_i:
            input_bindings=
                rst: __in__aes_reg_ctr_i__rst,
                en: __in__aes_reg_ctr_i__en,
                wr: __in__aes_reg_ctr_i__wr,
                addr: __in__aes_reg_ctr_i__addr,
                data_in: __in__aes_reg_ctr_i__data_in
            model=
                Model reg16byte (generated via GeneratedBy.VERILOG_PARSE):
                    inputs=
                        rst : bool,
                        en : bool,
                        wr : bool,
                        addr : bv4,
                        data_in : bv8
                    outputs=
                        data_out : bv8,
                        reg_out : bv128
                    state=
                        wr0 : bool,
                        wr1 : bool,
                        wr2 : bool,
                        wr3 : bool,
                        wr4 : bool,
                        wr5 : bool,
                        wr6 : bool,
                        wr7 : bool,
                        wr8 : bool,
                        wr9 : bool,
                        wr10 : bool,
                        wr11 : bool,
                        wr12 : bool,
                        wr13 : bool,
                        wr14 : bool,
                        wr15 : bool,
                        reg0_next : bv8,
                        reg1_next : bv8,
                        reg2_next : bv8,
                        reg3_next : bv8,
                        reg4_next : bv8,
                        reg5_next : bv8,
                        reg6_next : bv8,
                        reg7_next : bv8,
                        reg8_next : bv8,
                        reg9_next : bv8,
                        reg10_next : bv8,
                        reg11_next : bv8,
                        reg12_next : bv8,
                        reg13_next : bv8,
                        reg14_next : bv8,
                        reg15_next : bv8,
                        data_out_mux : bv8
                    ufs=
                    next_ufs=
                    instances=
                    logic=
                        data_out: data_out_mux,
                        wr0: (en && wr) && (({{28'h0}, addr}) == 32'h0),
                        wr1: (en && wr) && (({{28'h0}, addr}) == 32'h1),
                        wr2: (en && wr) && (({{28'h0}, addr}) == 32'h2),
                        wr3: (en && wr) && (({{28'h0}, addr}) == 32'h3),
                        wr4: (en && wr) && (({{28'h0}, addr}) == 32'h4),
                        wr5: (en && wr) && (({{28'h0}, addr}) == 32'h5),
                        wr6: (en && wr) && (({{28'h0}, addr}) == 32'h6),
                        wr7: (en && wr) && (({{28'h0}, addr}) == 32'h7),
                        wr8: (en && wr) && (({{28'h0}, addr}) == 32'h8),
                        wr9: (en && wr) && (({{28'h0}, addr}) == 32'h9),
                        wr10: (en && wr) && (({{28'h0}, addr}) == 32'ha),
                        wr11: (en && wr) && (({{28'h0}, addr}) == 32'hb),
                        wr12: (en && wr) && (({{28'h0}, addr}) == 32'hc),
                        wr13: (en && wr) && (({{28'h0}, addr}) == 32'hd),
                        wr14: (en && wr) && (({{28'h0}, addr}) == 32'he),
                        wr15: (en && wr) && (({{28'h0}, addr}) == 32'hf),
                        reg0_next: wr0 ? data_in : reg_out[7:0],
                        reg1_next: wr1 ? data_in : reg_out[15:8],
                        reg2_next: wr2 ? data_in : reg_out[23:16],
                        reg3_next: wr3 ? data_in : reg_out[31:24],
                        reg4_next: wr4 ? data_in : reg_out[39:32],
                        reg5_next: wr5 ? data_in : reg_out[47:40],
                        reg6_next: wr6 ? data_in : reg_out[55:48],
                        reg7_next: wr7 ? data_in : reg_out[63:56],
                        reg8_next: wr8 ? data_in : reg_out[71:64],
                        reg9_next: wr9 ? data_in : reg_out[79:72],
                        reg10_next: wr10 ? data_in : reg_out[87:80],
                        reg11_next: wr11 ? data_in : reg_out[95:88],
                        reg12_next: wr12 ? data_in : reg_out[103:96],
                        reg13_next: wr13 ? data_in : reg_out[111:104],
                        reg14_next: wr14 ? data_in : reg_out[119:112],
                        reg15_next: wr15 ? data_in : reg_out[127:120],
                        data_out_mux: (addr == 4'h0) ? reg_out[7:0] : ((addr == 4'h1) ? reg_out[15:8] : ((addr == 4'h2) ? reg_out[23:16] : ((addr == 4'h3) ? reg_out[31:24] : ((addr == 4'h4) ? reg_out[39:32] : ((addr == 4'h5) ? reg_out[47:40] : ((addr == 4'h6) ? reg_out[55:48] : ((addr == 4'h7) ? reg_out[63:56] : ((addr == 4'h8) ? reg_out[71:64] : ((addr == 4'h9) ? reg_out[79:72] : ((addr == 4'ha) ? reg_out[87:80] : ((addr == 4'hb) ? reg_out[95:88] : ((addr == 4'hc) ? reg_out[103:96] : ((addr == 4'hd) ? reg_out[111:104] : ((addr == 4'he) ? reg_out[119:112] : reg_out[127:120]))))))))))))))
                    transition=
                        reg_out: rst ? 128'h0 : reg_out,
                        reg_out[7:0]: rst ? reg_out[7:0] : reg0_next,
                        reg_out[15:8]: rst ? reg_out[15:8] : reg1_next,
                        reg_out[23:16]: rst ? reg_out[23:16] : reg2_next,
                        reg_out[31:24]: rst ? reg_out[31:24] : reg3_next,
                        reg_out[39:32]: rst ? reg_out[39:32] : reg4_next,
                        reg_out[47:40]: rst ? reg_out[47:40] : reg5_next,
                        reg_out[55:48]: rst ? reg_out[55:48] : reg6_next,
                        reg_out[63:56]: rst ? reg_out[63:56] : reg7_next,
                        reg_out[71:64]: rst ? reg_out[71:64] : reg8_next,
                        reg_out[79:72]: rst ? reg_out[79:72] : reg9_next,
                        reg_out[87:80]: rst ? reg_out[87:80] : reg10_next,
                        reg_out[95:88]: rst ? reg_out[95:88] : reg11_next,
                        reg_out[103:96]: rst ? reg_out[103:96] : reg12_next,
                        reg_out[111:104]: rst ? reg_out[111:104] : reg13_next,
                        reg_out[119:112]: rst ? reg_out[119:112] : reg14_next,
                        reg_out[127:120]: rst ? reg_out[127:120] : reg15_next

        ,
        aes_reg_key0_i:
            input_bindings=
                rst: __in__aes_reg_key0_i__rst,
                en: __in__aes_reg_key0_i__en,
                wr: __in__aes_reg_key0_i__wr,
                addr: __in__aes_reg_key0_i__addr,
                data_in: __in__aes_reg_key0_i__data_in
            model=
                Model reg16byte (generated via GeneratedBy.VERILOG_PARSE):
                    inputs=
                        rst : bool,
                        en : bool,
                        wr : bool,
                        addr : bv4,
                        data_in : bv8
                    outputs=
                        data_out : bv8,
                        reg_out : bv128
                    state=
                        wr0 : bool,
                        wr1 : bool,
                        wr2 : bool,
                        wr3 : bool,
                        wr4 : bool,
                        wr5 : bool,
                        wr6 : bool,
                        wr7 : bool,
                        wr8 : bool,
                        wr9 : bool,
                        wr10 : bool,
                        wr11 : bool,
                        wr12 : bool,
                        wr13 : bool,
                        wr14 : bool,
                        wr15 : bool,
                        reg0_next : bv8,
                        reg1_next : bv8,
                        reg2_next : bv8,
                        reg3_next : bv8,
                        reg4_next : bv8,
                        reg5_next : bv8,
                        reg6_next : bv8,
                        reg7_next : bv8,
                        reg8_next : bv8,
                        reg9_next : bv8,
                        reg10_next : bv8,
                        reg11_next : bv8,
                        reg12_next : bv8,
                        reg13_next : bv8,
                        reg14_next : bv8,
                        reg15_next : bv8,
                        data_out_mux : bv8
                    ufs=
                    next_ufs=
                    instances=
                    logic=
                        data_out: data_out_mux,
                        wr0: (en && wr) && (({{28'h0}, addr}) == 32'h0),
                        wr1: (en && wr) && (({{28'h0}, addr}) == 32'h1),
                        wr2: (en && wr) && (({{28'h0}, addr}) == 32'h2),
                        wr3: (en && wr) && (({{28'h0}, addr}) == 32'h3),
                        wr4: (en && wr) && (({{28'h0}, addr}) == 32'h4),
                        wr5: (en && wr) && (({{28'h0}, addr}) == 32'h5),
                        wr6: (en && wr) && (({{28'h0}, addr}) == 32'h6),
                        wr7: (en && wr) && (({{28'h0}, addr}) == 32'h7),
                        wr8: (en && wr) && (({{28'h0}, addr}) == 32'h8),
                        wr9: (en && wr) && (({{28'h0}, addr}) == 32'h9),
                        wr10: (en && wr) && (({{28'h0}, addr}) == 32'ha),
                        wr11: (en && wr) && (({{28'h0}, addr}) == 32'hb),
                        wr12: (en && wr) && (({{28'h0}, addr}) == 32'hc),
                        wr13: (en && wr) && (({{28'h0}, addr}) == 32'hd),
                        wr14: (en && wr) && (({{28'h0}, addr}) == 32'he),
                        wr15: (en && wr) && (({{28'h0}, addr}) == 32'hf),
                        reg0_next: wr0 ? data_in : reg_out[7:0],
                        reg1_next: wr1 ? data_in : reg_out[15:8],
                        reg2_next: wr2 ? data_in : reg_out[23:16],
                        reg3_next: wr3 ? data_in : reg_out[31:24],
                        reg4_next: wr4 ? data_in : reg_out[39:32],
                        reg5_next: wr5 ? data_in : reg_out[47:40],
                        reg6_next: wr6 ? data_in : reg_out[55:48],
                        reg7_next: wr7 ? data_in : reg_out[63:56],
                        reg8_next: wr8 ? data_in : reg_out[71:64],
                        reg9_next: wr9 ? data_in : reg_out[79:72],
                        reg10_next: wr10 ? data_in : reg_out[87:80],
                        reg11_next: wr11 ? data_in : reg_out[95:88],
                        reg12_next: wr12 ? data_in : reg_out[103:96],
                        reg13_next: wr13 ? data_in : reg_out[111:104],
                        reg14_next: wr14 ? data_in : reg_out[119:112],
                        reg15_next: wr15 ? data_in : reg_out[127:120],
                        data_out_mux: (addr == 4'h0) ? reg_out[7:0] : ((addr == 4'h1) ? reg_out[15:8] : ((addr == 4'h2) ? reg_out[23:16] : ((addr == 4'h3) ? reg_out[31:24] : ((addr == 4'h4) ? reg_out[39:32] : ((addr == 4'h5) ? reg_out[47:40] : ((addr == 4'h6) ? reg_out[55:48] : ((addr == 4'h7) ? reg_out[63:56] : ((addr == 4'h8) ? reg_out[71:64] : ((addr == 4'h9) ? reg_out[79:72] : ((addr == 4'ha) ? reg_out[87:80] : ((addr == 4'hb) ? reg_out[95:88] : ((addr == 4'hc) ? reg_out[103:96] : ((addr == 4'hd) ? reg_out[111:104] : ((addr == 4'he) ? reg_out[119:112] : reg_out[127:120]))))))))))))))
                    transition=
                        reg_out: rst ? 128'h0 : reg_out,
                        reg_out[7:0]: rst ? reg_out[7:0] : reg0_next,
                        reg_out[15:8]: rst ? reg_out[15:8] : reg1_next,
                        reg_out[23:16]: rst ? reg_out[23:16] : reg2_next,
                        reg_out[31:24]: rst ? reg_out[31:24] : reg3_next,
                        reg_out[39:32]: rst ? reg_out[39:32] : reg4_next,
                        reg_out[47:40]: rst ? reg_out[47:40] : reg5_next,
                        reg_out[55:48]: rst ? reg_out[55:48] : reg6_next,
                        reg_out[63:56]: rst ? reg_out[63:56] : reg7_next,
                        reg_out[71:64]: rst ? reg_out[71:64] : reg8_next,
                        reg_out[79:72]: rst ? reg_out[79:72] : reg9_next,
                        reg_out[87:80]: rst ? reg_out[87:80] : reg10_next,
                        reg_out[95:88]: rst ? reg_out[95:88] : reg11_next,
                        reg_out[103:96]: rst ? reg_out[103:96] : reg12_next,
                        reg_out[111:104]: rst ? reg_out[111:104] : reg13_next,
                        reg_out[119:112]: rst ? reg_out[119:112] : reg14_next,
                        reg_out[127:120]: rst ? reg_out[127:120] : reg15_next

        ,
        aes_128_i:
            input_bindings=
                state: __in__aes_128_i__state,
                key: __in__aes_128_i__key
            model=
                Model aes_128 (generated via GeneratedBy.VERILOG_PARSE):
                    inputs=
                        state : bv128,
                        key : bv128
                    outputs=
                        out : bv128
                    state=
                        s0 : bv128,
                        k0 : bv128,
                        s1 : bv128,
                        s2 : bv128,
                        s3 : bv128,
                        s4 : bv128,
                        s5 : bv128,
                        s6 : bv128,
                        s7 : bv128,
                        s8 : bv128,
                        s9 : bv128,
                        k1 : bv128,
                        k2 : bv128,
                        k3 : bv128,
                        k4 : bv128,
                        k5 : bv128,
                        k6 : bv128,
                        k7 : bv128,
                        k8 : bv128,
                        k9 : bv128,
                        k0b : bv128,
                        k1b : bv128,
                        k2b : bv128,
                        k3b : bv128,
                        k4b : bv128,
                        k5b : bv128,
                        k6b : bv128,
                        k7b : bv128,
                        k8b : bv128,
                        k9b : bv128
                    ufs=
                    next_ufs=
                    instances=
                        a1:
                            input_bindings=
                                in: k0,
                                rcon: 1bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a2:
                            input_bindings=
                                in: k1,
                                rcon: 2bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a3:
                            input_bindings=
                                in: k2,
                                rcon: 4bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a4:
                            input_bindings=
                                in: k3,
                                rcon: 8bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a5:
                            input_bindings=
                                in: k4,
                                rcon: 16bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a6:
                            input_bindings=
                                in: k5,
                                rcon: 32bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a7:
                            input_bindings=
                                in: k6,
                                rcon: 64bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a8:
                            input_bindings=
                                in: k7,
                                rcon: 128bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a9:
                            input_bindings=
                                in: k8,
                                rcon: 27bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        a10:
                            input_bindings=
                                in: k9,
                                rcon: 54bv8
                            model=
                                Model expand_key_128 (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        in : bv128,
                                        rcon : bv8
                                    outputs=
                                        out_1 : bv128,
                                        out_2 : bv128
                                    state=
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        v0 : bv32,
                                        v1 : bv32,
                                        v2 : bv32,
                                        v3 : bv32,
                                        k0a : bv32,
                                        k1a : bv32,
                                        k2a : bv32,
                                        k3a : bv32,
                                        k0b : bv32,
                                        k1b : bv32,
                                        k2b : bv32,
                                        k3b : bv32,
                                        k4a : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_0:
                                            input_bindings=
                                                in: {k3[23:0],k3[31:24]}
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        out_2: {k0b,k1b,k2b,k3b},
                                        k0: in[127:96],
                                        k1: in[95:64],
                                        k2: in[63:32],
                                        k3: in[31:0],
                                        v0: {(k0[31:24] ^ rcon),k0[23:0]},
                                        v1: v0 ^ k1,
                                        v2: v1 ^ k2,
                                        v3: v2 ^ k3,
                                        k0b: k0a ^ k4a,
                                        k1b: k1a ^ k4a,
                                        k2b: k2a ^ k4a,
                                        k3b: k3a ^ k4a,
                                        k4a: S4_0.out
                                    transition=
                                        out_1: {k0b,k1b,k2b,k3b},
                                        k0a: ({v0,v1,v2,v3})[127:96],
                                        k1a: ({v0,v1,v2,v3})[95:64],
                                        k2a: ({v0,v1,v2,v3})[63:32],
                                        k3a: ({v0,v1,v2,v3})[31:0]

                        ,
                        r1:
                            input_bindings=
                                state_in: s0,
                                key: k0b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r2:
                            input_bindings=
                                state_in: s1,
                                key: k1b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r3:
                            input_bindings=
                                state_in: s2,
                                key: k2b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r4:
                            input_bindings=
                                state_in: s3,
                                key: k3b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r5:
                            input_bindings=
                                state_in: s4,
                                key: k4b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r6:
                            input_bindings=
                                state_in: s5,
                                key: k5b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r7:
                            input_bindings=
                                state_in: s6,
                                key: k6b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r8:
                            input_bindings=
                                state_in: s7,
                                key: k7b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        r9:
                            input_bindings=
                                state_in: s8,
                                key: k8b
                            model=
                                Model one_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        p00 : bv32,
                                        p01 : bv32,
                                        p02 : bv32,
                                        p03 : bv32,
                                        p10 : bv32,
                                        p11 : bv32,
                                        p12 : bv32,
                                        p13 : bv32,
                                        p20 : bv32,
                                        p21 : bv32,
                                        p22 : bv32,
                                        p23 : bv32,
                                        p30 : bv32,
                                        p31 : bv32,
                                        p32 : bv32,
                                        p33 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32
                                    ufs=
                                    next_ufs=
                                    instances=
                                        t0:
                                            input_bindings=
                                                state: s0
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t1:
                                            input_bindings=
                                                state: s1
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t2:
                                            input_bindings=
                                                state: s2
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                        ,
                                        t3:
                                            input_bindings=
                                                state: s3
                                            model=
                                                Model table_lookup (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        state : bv32
                                                    outputs=
                                                        p0 : bv32,
                                                        p1 : bv32,
                                                        p2 : bv32,
                                                        p3 : bv32
                                                    state=
                                                        b0 : bv8,
                                                        b1 : bv8,
                                                        b2 : bv8,
                                                        b3 : bv8
                                                    ufs=
                                                        p0(__free_p0),
                                                        p1(__free_p1),
                                                        p2(__free_p2)
                                                    next_ufs=
                                                    instances=
                                                        t0:
                                                            input_bindings=
                                                                in: b0
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t1:
                                                            input_bindings=
                                                                in: b1
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t2:
                                                            input_bindings=
                                                                in: b2
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                        ,
                                                        t3:
                                                            input_bindings=
                                                                in: b3
                                                            model=
                                                                Model T (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv32
                                                                    state=
                                                                    ufs=
                                                                        out(__free_out)
                                                                    next_ufs=
                                                                    instances=
                                                                        s0:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                        ,
                                                                        s4:
                                                                            input_bindings=
                                                                                in: in
                                                                            model=
                                                                                Model xS (generated via GeneratedBy.VERILOG_PARSE):
                                                                                    inputs=
                                                                                        in : bv8
                                                                                    outputs=
                                                                                        out : bv8
                                                                                    state=
                                                                                    ufs=
                                                                                    next_ufs=
                                                                                    instances=
                                                                                    logic=
                                                                                    transition=
                                                                                        out: in

                                                                    logic=
                                                                        out[31:24]: s0.out,
                                                                        out[23:16]: out[31:24],
                                                                        out[7:0]: s4.out,
                                                                        out[15:8]: out[23:16] ^ out[7:0]
                                                                    transition=

                                                    logic=
                                                        p0[31:24]: t0.out[7:0],
                                                        p0[23:0]: t0.out[31:8],
                                                        p1[31:16]: t1.out[15:0],
                                                        p1[15:0]: t1.out[31:16],
                                                        p2[31:8]: t2.out[23:0],
                                                        p2[7:0]: t2.out[31:24],
                                                        p3: t3.out,
                                                        b0: state[31:24],
                                                        b1: state[23:16],
                                                        b2: state[15:8],
                                                        b3: state[7:0]
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: (((p00 ^ p11) ^ p22) ^ p33) ^ k0,
                                        z1: (((p03 ^ p10) ^ p21) ^ p32) ^ k1,
                                        z2: (((p02 ^ p13) ^ p20) ^ p31) ^ k2,
                                        z3: (((p01 ^ p12) ^ p23) ^ p30) ^ k3,
                                        p00: t0.p0,
                                        p01: t0.p1,
                                        p02: t0.p2,
                                        p03: t0.p3,
                                        p10: t1.p0,
                                        p11: t1.p1,
                                        p12: t1.p2,
                                        p13: t1.p3,
                                        p20: t2.p0,
                                        p21: t2.p1,
                                        p22: t2.p2,
                                        p23: t2.p3,
                                        p30: t3.p0,
                                        p31: t3.p1,
                                        p32: t3.p2,
                                        p33: t3.p3,
                                        k0: key[127:96],
                                        k1: key[95:64],
                                        k2: key[63:32],
                                        k3: key[31:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                        ,
                        rf:
                            input_bindings=
                                state_in: s9,
                                key_in: k9b
                            model=
                                Model final_round (generated via GeneratedBy.VERILOG_PARSE):
                                    inputs=
                                        state_in : bv128,
                                        key_in : bv128
                                    outputs=
                                        state_out : bv128
                                    state=
                                        s0 : bv32,
                                        s1 : bv32,
                                        s2 : bv32,
                                        s3 : bv32,
                                        z0 : bv32,
                                        z1 : bv32,
                                        z2 : bv32,
                                        z3 : bv32,
                                        k0 : bv32,
                                        k1 : bv32,
                                        k2 : bv32,
                                        k3 : bv32,
                                        p00 : bv8,
                                        p01 : bv8,
                                        p02 : bv8,
                                        p03 : bv8,
                                        p10 : bv8,
                                        p11 : bv8,
                                        p12 : bv8,
                                        p13 : bv8,
                                        p20 : bv8,
                                        p21 : bv8,
                                        p22 : bv8,
                                        p23 : bv8,
                                        p30 : bv8,
                                        p31 : bv8,
                                        p32 : bv8,
                                        p33 : bv8
                                    ufs=
                                    next_ufs=
                                    instances=
                                        S4_1:
                                            input_bindings=
                                                in: s0
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                        ,
                                        S4_2:
                                            input_bindings=
                                                in: s1
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                        ,
                                        S4_3:
                                            input_bindings=
                                                in: s2
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                        ,
                                        S4_4:
                                            input_bindings=
                                                in: s3
                                            model=
                                                Model S4 (generated via GeneratedBy.VERILOG_PARSE):
                                                    inputs=
                                                        in : bv32
                                                    outputs=
                                                        out : bv32
                                                    state=
                                                    ufs=
                                                        out(__free_out)
                                                    next_ufs=
                                                    instances=
                                                        S_0:
                                                            input_bindings=
                                                                in: in[31:24]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_1:
                                                            input_bindings=
                                                                in: in[23:16]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_2:
                                                            input_bindings=
                                                                in: in[15:8]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                        ,
                                                        S_3:
                                                            input_bindings=
                                                                in: in[7:0]
                                                            model=
                                                                Model S (generated via GeneratedBy.VERILOG_PARSE):
                                                                    inputs=
                                                                        in : bv8
                                                                    outputs=
                                                                        out : bv8
                                                                    state=
                                                                    ufs=
                                                                    next_ufs=
                                                                    instances=
                                                                    logic=
                                                                    transition=
                                                                        out: in

                                                    logic=
                                                        out[31:24]: S_0.out,
                                                        out[23:16]: S_1.out,
                                                        out[15:8]: S_2.out,
                                                        out[7:0]: S_3.out
                                                    transition=

                                    logic=
                                        s0: state_in[127:96],
                                        s1: state_in[95:64],
                                        s2: state_in[63:32],
                                        s3: state_in[31:0],
                                        z0: ({p00,p11,p22,p33}) ^ k0,
                                        z1: ({p10,p21,p32,p03}) ^ k1,
                                        z2: ({p20,p31,p02,p13}) ^ k2,
                                        z3: ({p30,p01,p12,p23}) ^ k3,
                                        k0: key_in[127:96],
                                        k1: key_in[95:64],
                                        k2: key_in[63:32],
                                        k3: key_in[31:0],
                                        p00: S4_1.out[31:24],
                                        p01: S4_1.out[23:16],
                                        p02: S4_1.out[15:8],
                                        p03: S4_1.out[7:0],
                                        p10: S4_2.out[31:24],
                                        p11: S4_2.out[23:16],
                                        p12: S4_2.out[15:8],
                                        p13: S4_2.out[7:0],
                                        p20: S4_3.out[31:24],
                                        p21: S4_3.out[23:16],
                                        p22: S4_3.out[15:8],
                                        p23: S4_3.out[7:0],
                                        p30: S4_4.out[31:24],
                                        p31: S4_4.out[23:16],
                                        p32: S4_4.out[15:8],
                                        p33: S4_4.out[7:0]
                                    transition=
                                        state_out: {z0,z1,z2,z3}

                    logic=
                        out: rf.state_out,
                        s1: r1.state_out,
                        s2: r2.state_out,
                        s3: r3.state_out,
                        s4: r4.state_out,
                        s5: r5.state_out,
                        s6: r6.state_out,
                        s7: r7.state_out,
                        s8: r8.state_out,
                        s9: r9.state_out,
                        k1: a1.out_1,
                        k2: a2.out_1,
                        k3: a3.out_1,
                        k4: a4.out_1,
                        k5: a5.out_1,
                        k6: a6.out_1,
                        k7: a7.out_1,
                        k8: a8.out_1,
                        k9: a9.out_1,
                        k0b: a1.out_2,
                        k1b: a2.out_2,
                        k2b: a3.out_2,
                        k3b: a4.out_2,
                        k4b: a5.out_2,
                        k5b: a6.out_2,
                        k6b: a7.out_2,
                        k7b: a8.out_2,
                        k8b: a9.out_2,
                        k9b: a10.out_2
                    transition=
                        s0: state ^ key,
                        k0: key

    logic=
        ack: stb && in_addr_range
    transition=
        aes_reg_state: rst ? AES_STATE_IDLE : ({{30'h0}, aes_reg_state_next})

Copied files!
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=0
io oracle result: inputs: cmd_word=0x33249518; outputs: top.in_addr_range=0x0
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (cmd_word[15:0] < cmd_word[15:0]) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:01:51 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:01:51 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:01:51 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:01:51 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:01:51 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:01:51 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:01:51 [corr_taskBMC] base: finished (returncode=0)
SBY  3:01:51 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:01:51 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:01:51 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65280
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:01:51 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:01:52 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:01:53 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:01:53 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:01:53 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:01:53 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:01:53 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:53 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:53 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:01:53 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:01:53 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:01:53 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65280) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff00; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (cmd_word[15:0] == 16'hff00) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:01:53 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:01:53 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:01:53 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:01:53 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:01:53 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:01:53 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:01:53 [corr_taskBMC] base: finished (returncode=0)
SBY  3:01:53 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:01:53 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:01:53 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:01:53 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:01:53 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:01:53 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65312
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:01:54 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:01:55 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:01:55 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:01:55 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:01:55 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:01:55 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:01:55 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:55 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:55 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:01:55 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:01:55 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:01:55 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65312) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff20; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!(cmd_word[15:0] < 16'hff00)) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:01:55 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:01:55 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:01:55 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:01:55 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:01:55 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:01:55 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:01:56 [corr_taskBMC] base: finished (returncode=0)
SBY  3:01:56 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:01:56 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:01:56 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65408
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:01:56 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:01:57 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:01:57 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:01:57 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:01:57 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:01:57 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:01:57 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:57 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:01:57 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:01:57 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:01:57 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:01:57 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65408) -> (top.in_addr_range=0)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=0
io oracle result: inputs: cmd_word=0xff80; outputs: top.in_addr_range=0x0
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> ((cmd_word[15:0] == 16'hff00) || (cmd_word[15:0] == 16'hff20)) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:01:58 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:01:58 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:01:58 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:01:58 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:01:58 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:01:58 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:01:58 [corr_taskBMC] base: finished (returncode=0)
SBY  3:01:58 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:01:58 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:01:58 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:01:58 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:01:58 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:01:58 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65296
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:01:59 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:00 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:00 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:00 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:00 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:00 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:00 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:00 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:00 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:00 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:00 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:00 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65296) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff10; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (cmd_word[15:0] == 16'hff80))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:00 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:00 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:00 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:00 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:00 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:00 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:01 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:01 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:01 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:01 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65472
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:02:01 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:02 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:02 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:02 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:02 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:02 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:02 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:02 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:02 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:02 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:02 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:02 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65472) -> (top.in_addr_range=0)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=0
io oracle result: inputs: cmd_word=0xffc0; outputs: top.in_addr_range=0x0
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff20 < cmd_word[15:0]))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:03 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:03 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:03 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:03 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:03 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:03 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:03 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:03 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:03 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:03 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:03 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65320
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:02:04 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:05 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:05 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:05 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:05 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:05 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:05 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:05 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:05 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:05 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:05 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:05 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65320) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff28; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff28 < cmd_word[15:0]))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:06 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:06 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:06 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:06 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:06 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:06 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:06 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:06 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:06 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:06 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:06 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:06 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:06 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:06 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:06 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:07 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:02:07 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65324
SBY  3:02:07 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:02:07 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:08 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:08 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:08 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:08 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:08 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:08 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:08 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:08 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:08 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:08 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:08 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65324) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff2c; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff2c < cmd_word[15:0]))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:08 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:08 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:08 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:08 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:08 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:08 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:09 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:09 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:09 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:09 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65326
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:02:09 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:10 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:10 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:10 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:10 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:10 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:10 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:10 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:10 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:10 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:10 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:10 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65326) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff2e; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff2e < cmd_word[15:0]))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:11 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:11 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:11 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:11 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:11 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:11 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:11 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:11 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:11 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:11 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:11 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  BMC failed!
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Value for anyconst top.__shadow_cmd_word (Formal.v:0.0-0.0): 65327
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Assert failed in top: Formal.v:15.48-16.65
SBY  3:02:12 [corr_taskBMC] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY  3:02:13 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY  3:02:13 [corr_taskBMC] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace.smtc
SBY  3:02:13 [corr_taskBMC] engine_0: ##   0:00:01  Status: failed
SBY  3:02:13 [corr_taskBMC] engine_0: finished (returncode=1)
SBY  3:02:13 [corr_taskBMC] engine_0: Status returned by engine: FAIL
SBY  3:02:13 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:13 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY  3:02:13 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned FAIL
SBY  3:02:13 [corr_taskBMC] summary: counterexample trace: corr_taskBMC/engine_0/trace.vcd
SBY  3:02:13 [corr_taskBMC] DONE (FAIL, rc=2)
SBY  3:02:13 The following tasks failed: ['taskBMC']
Adding counterexample: (cmd_word=65327) -> (top.in_addr_range=1)
Correctness oracle returned false, synthesizing new candidates
calling io oracle
Beginning sample
Sampled top->in_addr_range@0=1
io oracle result: inputs: cmd_word=0xff2f; outputs: top.in_addr_range=0x1
Running synthesis...
Synthesis done, candidates are:
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff2f < cmd_word[15:0]))) ? 1'h1 : 1'h0
calling corr oracle
SBY  3:02:14 [corr_taskBMC] Removing directory '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC'.
SBY  3:02:14 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/full_tableless.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/full_tableless.v'.
SBY  3:02:14 [corr_taskBMC] Copy '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/Formal.v' to '/home/jhshi/research/easyila/designs/tiny_aes/symbiyosys/corr_taskBMC/src/Formal.v'.
SBY  3:02:14 [corr_taskBMC] engine_0: smtbmc yices
SBY  3:02:14 [corr_taskBMC] base: starting process "cd corr_taskBMC/src; yosys -ql ../model/design.log ../model/design.ys"
SBY  3:02:14 [corr_taskBMC] base: Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
SBY  3:02:14 [corr_taskBMC] base: finished (returncode=0)
SBY  3:02:14 [corr_taskBMC] smt2: starting process "cd corr_taskBMC/model; yosys -ql design_smt2.log design_smt2.ys"
SBY  3:02:14 [corr_taskBMC] smt2: finished (returncode=0)
SBY  3:02:14 [corr_taskBMC] engine_0: starting process "cd corr_taskBMC; yosys-smtbmc -s yices --presat --unroll --noprogress -t 10  --append 0 --dump-vcd engine_0/trace.vcd --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2"
SBY  3:02:14 [corr_taskBMC] engine_0: ##   0:00:00  Solver: yices
SBY  3:02:14 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY  3:02:14 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY  3:02:14 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY  3:02:14 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 3..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 3..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assumptions in step 4..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:00  Checking assertions in step 4..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:01  Checking assumptions in step 5..
SBY  3:02:15 [corr_taskBMC] engine_0: ##   0:00:01  Checking assertions in step 5..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assumptions in step 6..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assertions in step 6..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assumptions in step 7..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assertions in step 7..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assumptions in step 8..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:01  Checking assertions in step 8..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:02  Checking assumptions in step 9..
SBY  3:02:16 [corr_taskBMC] engine_0: ##   0:00:02  Checking assertions in step 9..
SBY  3:02:17 [corr_taskBMC] engine_0: ##   0:00:02  Status: passed
SBY  3:02:17 [corr_taskBMC] engine_0: finished (returncode=0)
SBY  3:02:17 [corr_taskBMC] engine_0: Status returned by engine: pass
SBY  3:02:17 [corr_taskBMC] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY  3:02:17 [corr_taskBMC] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)
SBY  3:02:17 [corr_taskBMC] summary: engine_0 (smtbmc yices) returned pass
SBY  3:02:17 [corr_taskBMC] DONE (PASS, rc=0)
=== All oracles passed. Found a solution: ===
    in_addr_range = (cmd_word) -> (!((cmd_word[15:0] < 16'hff00) || (16'hff2f < cmd_word[15:0]))) ? 1'h1 : 1'h0
    in_addr_range = (define-fun ((cmd_word (_ BitVec 32))) (_ BitVec 1) (ite (not (or (bvult ((_ extract 15 0) cmd_word) #xff00) (bvult #xff2f ((_ extract 15 0) cmd_word)))) #b1 #b0))
+--------------+--------+---------------+-----------------------+
|  operation   | counts | total seconds |      avg seconds      |
+--------------+--------+---------------+-----------------------+
|   PV_PARSE   |   1    |  1.133053747  |      1.133053747      |
| DF_TRAVERSE  |   1    |  47.864116106 |      47.864116106     |
|  IO_ORACLE   |   10   |  0.035958686  | 0.0035958685999999997 |
| CORR_ORACLE  |   10   |  21.34652647  |   2.1346526470000002  |
| SYNTH_ENGINE |   10   |   4.46451006  |  0.44645100600000004  |
+--------------+--------+---------------+-----------------------+
Total runtime: 76.124014244 seconds
Model contained 2003 state variables and 336 UFs
