//*************Agnisys**************** fadfasdfsdfsd
//
//*** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
// created by        :
// generated by      : Saurabh
// generated from    : C:\Users\Anupam\Documents\GitHub\git_test\Allegro_test\test99\test113.idsng
// IDesignSpec rev   : idsbatch v 6.16.4.7

//*** This code is generated with following settings ***
// Reg Width                  : 32
// Address Unit               : 16
// C++ Types int              : hwint
// Bus Type                   : WISHBONE
// BigEndian                  : false
// LittleEndian               : false
// Dist. Decode and Readback  : false
//---------------------------------------------------------------------------------------------------------------

`ifndef CHIP_NAME_REGMEM
`define CHIP_NAME_REGMEM

package chip_name_regmem_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"

    `include "test113.regmem.sv"

endpackage
`endif
