<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 24 23:23:07 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26145</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15367</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>4</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>60.477(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>54.572(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.194</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>18.023</td>
</tr>
<tr>
<td>2</td>
<td>0.224</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddrb_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.993</td>
</tr>
<tr>
<td>3</td>
<td>0.285</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddra_7_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.931</td>
</tr>
<tr>
<td>4</td>
<td>0.352</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.865</td>
</tr>
<tr>
<td>5</td>
<td>0.352</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.865</td>
</tr>
<tr>
<td>6</td>
<td>0.352</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.865</td>
</tr>
<tr>
<td>7</td>
<td>0.441</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_2_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.785</td>
</tr>
<tr>
<td>8</td>
<td>0.549</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.678</td>
</tr>
<tr>
<td>9</td>
<td>0.549</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.678</td>
</tr>
<tr>
<td>10</td>
<td>0.549</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.678</td>
</tr>
<tr>
<td>11</td>
<td>0.549</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.678</td>
</tr>
<tr>
<td>12</td>
<td>0.549</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.678</td>
</tr>
<tr>
<td>13</td>
<td>0.595</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddrb_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.613</td>
</tr>
<tr>
<td>14</td>
<td>0.595</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddrb_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.613</td>
</tr>
<tr>
<td>15</td>
<td>0.649</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.806</td>
</tr>
<tr>
<td>16</td>
<td>0.656</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddra_4_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.551</td>
</tr>
<tr>
<td>17</td>
<td>0.656</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.ddra_6_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.551</td>
</tr>
<tr>
<td>18</td>
<td>0.659</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.796</td>
</tr>
<tr>
<td>19</td>
<td>0.681</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/pio_i.prb_5_s0/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.019</td>
<td>17.545</td>
</tr>
<tr>
<td>20</td>
<td>0.728</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/irq_flags_5_s8/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.736</td>
</tr>
<tr>
<td>21</td>
<td>0.732</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>17.733</td>
</tr>
<tr>
<td>22</td>
<td>0.777</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.678</td>
</tr>
<tr>
<td>23</td>
<td>0.789</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.419</td>
</tr>
<tr>
<td>24</td>
<td>0.789</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.419</td>
</tr>
<tr>
<td>25</td>
<td>0.789</td>
<td>apple_bus/addr_r_7_s0/Q</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>17.419</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/Q</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/Q</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>esp32_ospi/proto/addr_3_s0/Q</td>
<td>esp32_ospi/proto/addr_3_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>hdmi/cy_9_s0/Q</td>
<td>hdmi/cy_9_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>audio_timing/acc_fs_10_s0/Q</td>
<td>audio_timing/acc_fs_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>audio_timing/acc_fs_12_s0/Q</td>
<td>audio_timing/acc_fs_12_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>audio_timing/acc_fs_22_s0/Q</td>
<td>audio_timing/acc_fs_22_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>apple_speaker/countdown_1_s0/Q</td>
<td>apple_speaker/countdown_1_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>apple_speaker/countdown_5_s0/Q</td>
<td>apple_speaker/countdown_5_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>apple_speaker/countdown_12_s0/Q</td>
<td>apple_speaker/countdown_12_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/D</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>2</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>3</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>4</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_3_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>5</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>6</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>7</td>
<td>9.782</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_7_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.904</td>
</tr>
<tr>
<td>8</td>
<td>9.787</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/READ_STATE_1_s2/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.889</td>
</tr>
<tr>
<td>9</td>
<td>9.787</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RDRF_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.889</td>
</tr>
<tr>
<td>10</td>
<td>9.787</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/READ_STATE_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.889</td>
</tr>
<tr>
<td>11</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>12</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>13</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>14</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>15</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>16</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.495</td>
<td>7.887</td>
</tr>
<tr>
<td>17</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>18</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>19</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>20</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>21</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>22</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>23</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>24</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
<tr>
<td>25</td>
<td>9.789</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.486</td>
<td>7.896</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>2</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>3</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>4</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_7_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>5</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_24_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>6</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/sub_inc_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>7</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/len_cnt_5_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>8</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/len_cnt_12_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>9</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/len_cnt_15_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>10</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/byte_rx_stb_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>11</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_q2_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>12</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_q2_7_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>13</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/data_q1_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>14</td>
<td>1.331</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/sclk_q2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.286</td>
</tr>
<tr>
<td>15</td>
<td>1.332</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_2_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.290</td>
</tr>
<tr>
<td>16</td>
<td>1.332</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/len_cnt_10_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.290</td>
</tr>
<tr>
<td>17</td>
<td>1.332</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/addr_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.011</td>
<td>1.290</td>
</tr>
<tr>
<td>18</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_1_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>19</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>20</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_29_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>21</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>22</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_space_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>23</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_space_1_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>24</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_space_2_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
<tr>
<td>25</td>
<td>1.333</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/sub_space_0_s0/CLEAR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.288</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>6.533</td>
<td>7.533</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td>5</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>6.535</td>
<td>7.535</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
<tr>
<td>9</td>
<td>6.539</td>
<td>7.539</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>6.539</td>
<td>7.539</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.782</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C94[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>23.044</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R46C94[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>23.597</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[3][B]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/I2</td>
</tr>
<tr>
<td>24.012</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s3/F</td>
</tr>
<tr>
<td>24.149</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C96[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.217, 12.304%; route: 15.423, 85.574%; tC2Q: 0.382, 2.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddrb_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C95[1][B]</td>
<td>mockingboard/m6522_right/n281_s1/I1</td>
</tr>
<tr>
<td>22.180</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n281_s1/F</td>
</tr>
<tr>
<td>24.119</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddrb_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_7_s0/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 8.559%; route: 16.070, 89.315%; tC2Q: 0.382, 2.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddra_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[3][A]</td>
<td>mockingboard/m6522_right/n265_s1/I2</td>
</tr>
<tr>
<td>22.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s1/F</td>
</tr>
<tr>
<td>24.058</td>
<td>1.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddra_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>mockingboard/m6522_right/pio_i.ddra_7_s0/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>mockingboard/m6522_right/pio_i.ddra_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.535, 8.560%; route: 16.014, 89.306%; tC2Q: 0.382, 2.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.992</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C96[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.566%; route: 15.238, 85.292%; tC2Q: 0.382, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.992</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C96[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.566%; route: 15.238, 85.292%; tC2Q: 0.382, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.992</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>24.343</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C96[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.566%; route: 15.238, 85.292%; tC2Q: 0.382, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>23.248</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[2][B]</td>
<td>mockingboard/m6522_right/irq_flags_2_s4/I1</td>
</tr>
<tr>
<td>23.774</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C97[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_2_s4/F</td>
</tr>
<tr>
<td>23.912</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_2_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C97[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 11.618%; route: 15.336, 86.231%; tC2Q: 0.382, 2.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C97[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.700%; route: 15.050, 85.136%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C97[1][A]</td>
<td>mockingboard/m6522_right/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.700%; route: 15.050, 85.136%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C97[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.700%; route: 15.050, 85.136%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C97[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.700%; route: 15.050, 85.136%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.787</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C96[3][B]</td>
<td>mockingboard/m6522_right/n890_s7/I2</td>
</tr>
<tr>
<td>23.077</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R46C96[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n890_s7/F</td>
</tr>
<tr>
<td>23.244</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C97[3][A]</td>
<td>mockingboard/m6522_right/timer_b_count_7_s4/I0</td>
</tr>
<tr>
<td>23.659</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R46C97[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_7_s4/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C97[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C97[0][A]</td>
<td>mockingboard/m6522_right/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.245, 12.700%; route: 15.050, 85.136%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddrb_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C95[1][B]</td>
<td>mockingboard/m6522_right/n281_s1/I1</td>
</tr>
<tr>
<td>22.180</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n281_s1/F</td>
</tr>
<tr>
<td>23.739</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddrb_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[1][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_4_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C99[1][B]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 8.744%; route: 15.690, 89.084%; tC2Q: 0.382, 2.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddrb_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C95[1][B]</td>
<td>mockingboard/m6522_right/n281_s1/I1</td>
</tr>
<tr>
<td>22.180</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n281_s1/F</td>
</tr>
<tr>
<td>23.739</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddrb_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[1][A]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_6_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C99[1][A]</td>
<td>mockingboard/m6522_right/pio_i.ddrb_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.540, 8.744%; route: 15.690, 89.084%; tC2Q: 0.382, 2.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.782</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C94[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>23.044</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R46C94[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>23.407</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>mockingboard/m6522_right/n867_s0/I3</td>
</tr>
<tr>
<td>23.933</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n867_s0/F</td>
</tr>
<tr>
<td>23.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>24.581</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.329, 13.078%; route: 15.095, 84.774%; tC2Q: 0.382, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddra_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[3][A]</td>
<td>mockingboard/m6522_right/n265_s1/I2</td>
</tr>
<tr>
<td>22.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s1/F</td>
</tr>
<tr>
<td>23.678</td>
<td>1.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddra_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[2][B]</td>
<td>mockingboard/m6522_right/pio_i.ddra_4_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C99[2][B]</td>
<td>mockingboard/m6522_right/pio_i.ddra_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.535, 8.746%; route: 15.634, 89.075%; tC2Q: 0.382, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.ddra_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[3][A]</td>
<td>mockingboard/m6522_right/n265_s1/I2</td>
</tr>
<tr>
<td>22.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s1/F</td>
</tr>
<tr>
<td>23.678</td>
<td>1.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.ddra_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C99[2][A]</td>
<td>mockingboard/m6522_right/pio_i.ddra_6_s0/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C99[2][A]</td>
<td>mockingboard/m6522_right/pio_i.ddra_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.535, 8.746%; route: 15.634, 89.075%; tC2Q: 0.382, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.782</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C94[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>23.044</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R46C94[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>23.407</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td>mockingboard/m6522_right/n866_s0/I3</td>
</tr>
<tr>
<td>23.923</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n866_s0/F</td>
</tr>
<tr>
<td>23.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CLK</td>
</tr>
<tr>
<td>24.581</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.319, 13.029%; route: 15.095, 84.821%; tC2Q: 0.382, 2.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/pio_i.prb_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.654</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C95[3][A]</td>
<td>mockingboard/m6522_right/n273_s1/I0</td>
</tr>
<tr>
<td>22.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C95[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n273_s1/F</td>
</tr>
<tr>
<td>23.672</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C101[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/pio_i.prb_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.664</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C101[2][B]</td>
<td>mockingboard/m6522_right/pio_i.prb_5_s0/CLK</td>
</tr>
<tr>
<td>24.353</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C101[2][B]</td>
<td>mockingboard/m6522_right/pio_i.prb_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.535, 8.749%; route: 15.628, 89.071%; tC2Q: 0.382, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_flags_5_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[3][A]</td>
<td>mockingboard/m6522_right/irq_flags_5_s6/I2</td>
</tr>
<tr>
<td>23.009</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C96[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_flags_5_s6/F</td>
</tr>
<tr>
<td>23.337</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td>mockingboard/m6522_right/n196_s29/I3</td>
</tr>
<tr>
<td>23.863</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n196_s29/F</td>
</tr>
<tr>
<td>23.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_flags_5_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_5_s8/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C94[0][A]</td>
<td>mockingboard/m6522_right/irq_flags_5_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.481, 13.990%; route: 14.873, 83.854%; tC2Q: 0.382, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.782</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C94[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>23.044</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R46C94[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>23.859</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1/CLK</td>
</tr>
<tr>
<td>24.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C96[1][A]</td>
<td>mockingboard/m6522_right/tmr_b.timer_b_oneshot_trig_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.803, 10.165%; route: 15.548, 87.678%; tC2Q: 0.382, 2.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.782</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C94[1][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s1/I1</td>
</tr>
<tr>
<td>23.044</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R46C94[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>23.542</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td>mockingboard/m6522_right/n872_s0/I3</td>
</tr>
<tr>
<td>23.804</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n872_s0/F</td>
</tr>
<tr>
<td>23.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>24.581</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.065, 11.682%; route: 15.230, 86.155%; tC2Q: 0.382, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>23.055</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[2][A]</td>
<td>mockingboard/m6522_right/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.001, 11.489%; route: 15.035, 86.315%; tC2Q: 0.382, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>23.055</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[1][B]</td>
<td>mockingboard/m6522_right/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.001, 11.489%; route: 15.035, 86.315%; tC2Q: 0.382, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.127</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR61[A]</td>
<td>apple_bus/addr_r_7_s0/CLK</td>
</tr>
<tr>
<td>6.509</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>IOR61[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_7_s0/Q</td>
</tr>
<tr>
<td>16.197</td>
<td>9.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>slotmaker/slot_if.slot_2_s2/I1</td>
</tr>
<tr>
<td>16.658</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R45C50[2][B]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>19.048</td>
<td>2.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C94[1][B]</td>
<td>mockingboard/m6522_right/n201_s32/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C94[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n201_s32/F</td>
</tr>
<tr>
<td>20.427</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C100[3][A]</td>
<td>mockingboard/m6522_right/n265_s3/I3</td>
</tr>
<tr>
<td>20.717</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R49C100[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n265_s3/F</td>
</tr>
<tr>
<td>21.905</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C95[0][B]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I3</td>
</tr>
<tr>
<td>22.432</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R45C95[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C96[0][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>23.055</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C96[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>23.545</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_b_count_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1/CLK</td>
</tr>
<tr>
<td>24.334</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C95[2][B]</td>
<td>mockingboard/m6522_right/timer_b_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.001, 11.489%; route: 15.035, 86.315%; tC2Q: 0.382, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/CLK</td>
</tr>
<tr>
<td>5.048</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C65[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_14_s1/Q</td>
</tr>
<tr>
<td>5.054</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C65[0][A]</td>
<td>esp32_ospi/proto/n96_s4/I3</td>
</tr>
<tr>
<td>5.207</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C65[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n96_s4/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C65[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C65[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C65[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C66[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/CLK</td>
</tr>
<tr>
<td>5.044</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R30C66[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_17_s1/Q</td>
</tr>
<tr>
<td>5.050</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C66[0][A]</td>
<td>esp32_ospi/proto/n93_s5/I2</td>
</tr>
<tr>
<td>5.203</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C66[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n93_s5/F</td>
</tr>
<tr>
<td>5.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C66[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C66[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1/CLK</td>
</tr>
<tr>
<td>4.928</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C66[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/CLK</td>
</tr>
<tr>
<td>5.048</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R30C59[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rd_buf_valid_s0/Q</td>
</tr>
<tr>
<td>5.054</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>esp32_ospi/proto/n1257_s0/I3</td>
</tr>
<tr>
<td>5.207</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n1257_s0/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rd_buf_valid_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C59[0][A]</td>
<td>esp32_ospi/proto/rd_buf_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_ospi/proto/addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td>esp32_ospi/proto/addr_3_s0/CLK</td>
</tr>
<tr>
<td>5.048</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C53[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/addr_3_s0/Q</td>
</tr>
<tr>
<td>5.054</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td>esp32_ospi/proto/n1085_s11/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td style=" background: #97FFFF;">esp32_ospi/proto/n1085_s11/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.907</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C53[1][A]</td>
<td>esp32_ospi/proto/addr_3_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C53[1][A]</td>
<td>esp32_ospi/proto/addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C91[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C91[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C91[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C91[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n113_s5/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C91[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C91[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C91[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_wrap_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C94[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C94[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C94[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C94[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C94[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C94[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C94[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C87[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C87[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C87[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/I0</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C87[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n29_s2/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C87[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C87[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C87[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C92[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C92[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C92[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C92[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C92[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C92[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C92[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C96[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C96[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C96[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n783_s2/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C96[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n783_s2/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C96[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C96[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C96[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C96[0][A]</td>
<td>hdmi/cy_9_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R21C96[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_9_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C96[0][A]</td>
<td>hdmi/n341_s2/I3</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C96[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n341_s2/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C96[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C96[0][A]</td>
<td>hdmi/cy_9_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C96[0][A]</td>
<td>hdmi/cy_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_timing/n73_s1/I0</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n73_s1/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_timing/acc_fs_10_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C90[1][A]</td>
<td>audio_timing/acc_fs_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[1][A]</td>
<td>audio_timing/acc_fs_12_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_12_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C90[1][A]</td>
<td>audio_timing/n71_s0/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C90[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n71_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C90[1][A]</td>
<td>audio_timing/acc_fs_12_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C90[1][A]</td>
<td>audio_timing/acc_fs_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C90[1][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C90[1][A]</td>
<td>audio_timing/n61_s0/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C90[1][A]</td>
<td style=" background: #97FFFF;">audio_timing/n61_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C90[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_fs_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>1018</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C90[1][A]</td>
<td>audio_timing/acc_fs_22_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C90[1][A]</td>
<td>audio_timing/acc_fs_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C80[0][A]</td>
<td>apple_speaker/countdown_1_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R46C80[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_1_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C80[0][A]</td>
<td>apple_speaker/n72_s1/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C80[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n72_s1/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C80[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C80[0][A]</td>
<td>apple_speaker/countdown_1_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C80[0][A]</td>
<td>apple_speaker/countdown_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C80[1][A]</td>
<td>apple_speaker/countdown_5_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R46C80[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_5_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C80[1][A]</td>
<td>apple_speaker/n68_s1/I3</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C80[1][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n68_s1/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C80[1][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C80[1][A]</td>
<td>apple_speaker/countdown_5_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C80[1][A]</td>
<td>apple_speaker/countdown_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_speaker/countdown_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/countdown_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C80[0][A]</td>
<td>apple_speaker/countdown_12_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C80[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_12_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C80[0][A]</td>
<td>apple_speaker/n61_s1/I2</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C80[0][A]</td>
<td style=" background: #97FFFF;">apple_speaker/n61_s1/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C80[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/countdown_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C80[0][A]</td>
<td>apple_speaker/countdown_12_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C80[0][A]</td>
<td>apple_speaker/countdown_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R64C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n170_s0/I2</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C49[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n170_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/Q</td>
</tr>
<tr>
<td>4.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n169_s0/I1</td>
</tr>
<tr>
<td>5.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C49[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n169_s0/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.710</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R64C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s0/I1</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R64C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R62C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n163_s0/I1</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C50[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n163_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R62C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n156_s0/I1</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n156_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R49C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n110_s2/I0</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n110_s2/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n191_s0/I2</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n191_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.847</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n182_s0/I2</td>
</tr>
<tr>
<td>5.006</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n182_s0/F</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.706</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.731</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C50[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>4.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/Q</td>
</tr>
<tr>
<td>4.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n178_s0/I2</td>
</tr>
<tr>
<td>5.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n178_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.714</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0/CLK</td>
</tr>
<tr>
<td>4.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C48[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[1][A]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[1][A]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[0][B]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[0][B]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[0][A]</td>
<td>superserial/COM2/RX_REG_2_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[0][A]</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[3][A]</td>
<td>superserial/COM2/RX_REG_3_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[3][A]</td>
<td>superserial/COM2/RX_REG_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[2][B]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[2][B]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[2][A]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.525</td>
<td>3.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C47[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C47[1][B]</td>
<td>superserial/COM2/RX_REG_7_s1/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C47[1][B]</td>
<td>superserial/COM2/RX_REG_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.144%; route: 7.194, 91.017%; tC2Q: 0.382, 4.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.511</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>superserial/COM2/READ_STATE_1_s2/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C50[0][A]</td>
<td>superserial/COM2/READ_STATE_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.151%; route: 7.179, 91.001%; tC2Q: 0.382, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.511</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RDRF_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>superserial/COM2/RDRF_s1/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C50[1][A]</td>
<td>superserial/COM2/RDRF_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.151%; route: 7.179, 91.001%; tC2Q: 0.382, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.511</td>
<td>3.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/READ_STATE_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C50[0][B]</td>
<td>superserial/COM2/READ_STATE_0_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C50[0][B]</td>
<td>superserial/COM2/READ_STATE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.151%; route: 7.179, 91.001%; tC2Q: 0.382, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C50[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C50[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.508</td>
<td>3.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C50[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.645</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>24.298</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C50[3][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.152%; route: 7.177, 90.998%; tC2Q: 0.382, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C47[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.622</td>
<td>2.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>7.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>10.289</td>
<td>3.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C48[0][A]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>10.617</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R55C48[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>14.518</td>
<td>3.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>24.654</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>24.307</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C47[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.585, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 4.148%; route: 7.186, 91.008%; tC2Q: 0.382, 4.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[2][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C56[2][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_7_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[2][B]</td>
<td>esp32_ospi/proto/idle_ctr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C68[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_24_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C68[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/sub_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/sub_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[2][B]</td>
<td>esp32_ospi/proto/sub_inc_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C72[2][B]</td>
<td>esp32_ospi/proto/sub_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>esp32_ospi/proto/len_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C52[2][A]</td>
<td>esp32_ospi/proto/len_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>esp32_ospi/proto/len_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[2][A]</td>
<td>esp32_ospi/proto/len_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[1][B]</td>
<td>esp32_ospi/proto/len_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C48[1][B]</td>
<td>esp32_ospi/proto/len_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/byte_rx_stb_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/byte_rx_stb_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[0][A]</td>
<td>esp32_ospi/proto/byte_rx_stb_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C64[0][A]</td>
<td>esp32_ospi/proto/byte_rx_stb_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_q2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_q2_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[0][B]</td>
<td>esp32_ospi/proto/data_q2_0_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C72[0][B]</td>
<td>esp32_ospi/proto/data_q2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_q2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_q2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C56[0][A]</td>
<td>esp32_ospi/proto/data_q2_7_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C56[0][A]</td>
<td>esp32_ospi/proto/data_q2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/data_q1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/data_q1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C72[1][A]</td>
<td>esp32_ospi/proto/data_q1_0_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C72[1][A]</td>
<td>esp32_ospi/proto/data_q1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/sclk_q2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.189</td>
<td>1.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/sclk_q2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C64[1][A]</td>
<td>esp32_ospi/proto/sclk_q2_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C64[1][A]</td>
<td>esp32_ospi/proto/sclk_q2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.142, 88.805%; tC2Q: 0.144, 11.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[0][A]</td>
<td>esp32_ospi/proto/rx_byte_2_s1/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C73[0][A]</td>
<td>esp32_ospi/proto/rx_byte_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 88.839%; tC2Q: 0.144, 11.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/len_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/len_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[1][A]</td>
<td>esp32_ospi/proto/len_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C73[1][A]</td>
<td>esp32_ospi/proto/len_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 88.839%; tC2Q: 0.144, 11.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.193</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/addr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.914</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>esp32_ospi/proto/addr_0_s0/CLK</td>
</tr>
<tr>
<td>4.861</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C73[2][A]</td>
<td>esp32_ospi/proto/addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.146, 88.839%; tC2Q: 0.144, 11.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.877, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>esp32_ospi/proto/rx_byte_1_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C56[0][A]</td>
<td>esp32_ospi/proto/rx_byte_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_25_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C68[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_29_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C68[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C68[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_space_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_space_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td>esp32_ospi/proto/mem_space_0_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C56[1][A]</td>
<td>esp32_ospi/proto/mem_space_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_space_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_space_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[1][A]</td>
<td>esp32_ospi/proto/mem_space_1_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C72[1][A]</td>
<td>esp32_ospi/proto/mem_space_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_space_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_space_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td>esp32_ospi/proto/mem_space_2_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C72[1][B]</td>
<td>esp32_ospi/proto/mem_space_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/sub_space_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.903</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C50[0][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>5.047</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>561</td>
<td>R32C50[0][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>6.191</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/sub_space_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>3539</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.911</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][A]</td>
<td>esp32_ospi/proto/sub_space_0_s0/CLK</td>
</tr>
<tr>
<td>4.858</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C56[2][A]</td>
<td>esp32_ospi/proto/sub_space_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.144, 88.820%; tC2Q: 0.144, 11.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.896</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.429</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.896</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.429</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.896</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.429</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.533</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.896</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.429</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.640</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.175</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.640</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.175</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.640</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.175</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.535</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.535</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.037</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.640</td>
<td>2.604</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>14.175</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.886</td>
<td>2.591</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.425</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/linebuf1_linebuf1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.539</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.539</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>13.296</td>
<td>4.037</td>
<td>tCL</td>
<td>FF</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>15.886</td>
<td>2.591</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clocks_pll/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>22.555</td>
<td>4.037</td>
<td>tCL</td>
<td>RR</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>23.425</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_vram/inst_ram/ram_ram_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3539</td>
<td>a2bus_if.clk_logic</td>
<td>0.194</td>
<td>2.613</td>
</tr>
<tr>
<td>1018</td>
<td>a2bus_if.clk_pixel</td>
<td>6.585</td>
<td>2.594</td>
</tr>
<tr>
<td>561</td>
<td>a2bus_if.device_reset_n</td>
<td>7.038</td>
<td>3.710</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.576</td>
<td>3.100</td>
</tr>
<tr>
<td>367</td>
<td>n29_11</td>
<td>10.199</td>
<td>3.020</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>29.443</td>
<td>3.797</td>
</tr>
<tr>
<td>204</td>
<td>a2bus_if.addr[0]</td>
<td>6.204</td>
<td>5.795</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>31.674</td>
<td>3.122</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>10.306</td>
<td>4.513</td>
</tr>
<tr>
<td>158</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>10.306</td>
<td>2.490</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C99</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C100</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C101</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C91</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C92</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C115</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C104</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
