<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AI Engine-ML Intrinsics User Guide: Bitwise logical</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_css.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="amd-logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AI Engine-ML Intrinsics User Guide
   &#160;<span id="projectnumber">(v2023.2)</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__intr__gpvectorop__logic.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Bitwise logical<div class="ingroups"><a class="el" href="group__intr__gpvectorop.html">Vector Operations</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Intrinsics and operators that allows you to perform bitwise logical operations on all types of vectors.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>Intrinsics and operators that allows you to perform bitwise logical operations on all types of vectors. </p>
<p>On fixed point vectors, logical operations such as AND and OR are available. There is no difference between operators and intrinsics.</p>
<h2>AND operator example</h2>
<div class="fragment"><div class="line"><a class="code" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a   = <span class="comment">//init</span></div>
<div class="line"><a class="code" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b   = <span class="comment">//init</span></div>
<div class="line"><a class="code" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> res = <span class="comment">//init</span></div>
<div class="line"> </div>
<div class="line">res = a &amp; b;</div>
<div class="line">a   = a &amp; b;</div>
</div><!-- fragment --> <table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v64uint8</h2></td></tr>
<tr class="memitem:ga2081f1a644855f8f3718eb20476d3d4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga2081f1a644855f8f3718eb20476d3d4f">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga2081f1a644855f8f3718eb20476d3d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga2081f1a644855f8f3718eb20476d3d4f">More...</a><br /></td></tr>
<tr class="separator:ga2081f1a644855f8f3718eb20476d3d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566ae222f927d177509ad7d083eb696c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga566ae222f927d177509ad7d083eb696c">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga566ae222f927d177509ad7d083eb696c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga566ae222f927d177509ad7d083eb696c">More...</a><br /></td></tr>
<tr class="separator:ga566ae222f927d177509ad7d083eb696c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4003d99afcb52fe7e0a1afafa99fa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8a4003d99afcb52fe7e0a1afafa99fa1">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga8a4003d99afcb52fe7e0a1afafa99fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga8a4003d99afcb52fe7e0a1afafa99fa1">More...</a><br /></td></tr>
<tr class="separator:ga8a4003d99afcb52fe7e0a1afafa99fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29dcc2174a8727b13de9023389664b47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga29dcc2174a8727b13de9023389664b47">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, bool sgn, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga29dcc2174a8727b13de9023389664b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga29dcc2174a8727b13de9023389664b47">More...</a><br /></td></tr>
<tr class="separator:ga29dcc2174a8727b13de9023389664b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3615fa2fe4ee970dcd63adbc9774e902"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3615fa2fe4ee970dcd63adbc9774e902">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:ga3615fa2fe4ee970dcd63adbc9774e902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga3615fa2fe4ee970dcd63adbc9774e902">More...</a><br /></td></tr>
<tr class="separator:ga3615fa2fe4ee970dcd63adbc9774e902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d934dd7e8ca9289c929d031de67b5f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4d934dd7e8ca9289c929d031de67b5f0">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga4d934dd7e8ca9289c929d031de67b5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga4d934dd7e8ca9289c929d031de67b5f0">More...</a><br /></td></tr>
<tr class="separator:ga4d934dd7e8ca9289c929d031de67b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08037961e2f33adf523c6eb97a83b6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf08037961e2f33adf523c6eb97a83b6d">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:gaf08037961e2f33adf523c6eb97a83b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#gaf08037961e2f33adf523c6eb97a83b6d">More...</a><br /></td></tr>
<tr class="separator:gaf08037961e2f33adf523c6eb97a83b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e84c63e9571ef79b6c804fe85eee9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga17e84c63e9571ef79b6c804fe85eee9c">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga17e84c63e9571ef79b6c804fe85eee9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga17e84c63e9571ef79b6c804fe85eee9c">More...</a><br /></td></tr>
<tr class="separator:ga17e84c63e9571ef79b6c804fe85eee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f87a696f0e8a67fa2ad144623631f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga45f87a696f0e8a67fa2ad144623631f1">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga45f87a696f0e8a67fa2ad144623631f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga45f87a696f0e8a67fa2ad144623631f1">More...</a><br /></td></tr>
<tr class="separator:ga45f87a696f0e8a67fa2ad144623631f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671e73b8c71650820b75510e4dcef29a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga671e73b8c71650820b75510e4dcef29a">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:ga671e73b8c71650820b75510e4dcef29a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga671e73b8c71650820b75510e4dcef29a">More...</a><br /></td></tr>
<tr class="separator:ga671e73b8c71650820b75510e4dcef29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v64uint8</h2></td></tr>
<tr class="memitem:ga05030849278d935ca5a9997690dc72fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga05030849278d935ca5a9997690dc72fc">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga05030849278d935ca5a9997690dc72fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga05030849278d935ca5a9997690dc72fc">More...</a><br /></td></tr>
<tr class="separator:ga05030849278d935ca5a9997690dc72fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74c9c62d64e0ab5ee4dd47d0bf012e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0c74c9c62d64e0ab5ee4dd47d0bf012e">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, bool sgn, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga0c74c9c62d64e0ab5ee4dd47d0bf012e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga0c74c9c62d64e0ab5ee4dd47d0bf012e">More...</a><br /></td></tr>
<tr class="separator:ga0c74c9c62d64e0ab5ee4dd47d0bf012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8aebaf8fa5b75671443fc4f2838b11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaba8aebaf8fa5b75671443fc4f2838b11">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:gaba8aebaf8fa5b75671443fc4f2838b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#gaba8aebaf8fa5b75671443fc4f2838b11">More...</a><br /></td></tr>
<tr class="separator:gaba8aebaf8fa5b75671443fc4f2838b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29289149b3ad6587024accc026108469"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga29289149b3ad6587024accc026108469">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga29289149b3ad6587024accc026108469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga29289149b3ad6587024accc026108469">More...</a><br /></td></tr>
<tr class="separator:ga29289149b3ad6587024accc026108469"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v64uint8</h2></td></tr>
<tr class="memitem:ga433eb0e065fb72742efb951d6da6b7b2"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga433eb0e065fb72742efb951d6da6b7b2">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga433eb0e065fb72742efb951d6da6b7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga433eb0e065fb72742efb951d6da6b7b2">More...</a><br /></td></tr>
<tr class="separator:ga433eb0e065fb72742efb951d6da6b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4fa661dbcc75e6d8729b3b1ee425e8"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7a4fa661dbcc75e6d8729b3b1ee425e8">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga7a4fa661dbcc75e6d8729b3b1ee425e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7a4fa661dbcc75e6d8729b3b1ee425e8">More...</a><br /></td></tr>
<tr class="separator:ga7a4fa661dbcc75e6d8729b3b1ee425e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f7eaf37431c65b42fe9df4f568a92a"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga64f7eaf37431c65b42fe9df4f568a92a">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga64f7eaf37431c65b42fe9df4f568a92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga64f7eaf37431c65b42fe9df4f568a92a">More...</a><br /></td></tr>
<tr class="separator:ga64f7eaf37431c65b42fe9df4f568a92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e957e339717f54c50d5a6384b0173c"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad6e957e339717f54c50d5a6384b0173c">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:gad6e957e339717f54c50d5a6384b0173c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gad6e957e339717f54c50d5a6384b0173c">More...</a><br /></td></tr>
<tr class="separator:gad6e957e339717f54c50d5a6384b0173c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e118e3eb27777d0f0623d0b0494eee1"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3e118e3eb27777d0f0623d0b0494eee1">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga3e118e3eb27777d0f0623d0b0494eee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3e118e3eb27777d0f0623d0b0494eee1">More...</a><br /></td></tr>
<tr class="separator:ga3e118e3eb27777d0f0623d0b0494eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b3b699636eb6f0f587b966760d5cda"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga28b3b699636eb6f0f587b966760d5cda">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga28b3b699636eb6f0f587b966760d5cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga28b3b699636eb6f0f587b966760d5cda">More...</a><br /></td></tr>
<tr class="separator:ga28b3b699636eb6f0f587b966760d5cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a1f523db13e3acdc4f075659689187"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga60a1f523db13e3acdc4f075659689187">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga60a1f523db13e3acdc4f075659689187"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga60a1f523db13e3acdc4f075659689187">More...</a><br /></td></tr>
<tr class="separator:ga60a1f523db13e3acdc4f075659689187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc3076a7e4fe8c08e44413afb202d48"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7cc3076a7e4fe8c08e44413afb202d48">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga7cc3076a7e4fe8c08e44413afb202d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7cc3076a7e4fe8c08e44413afb202d48">More...</a><br /></td></tr>
<tr class="separator:ga7cc3076a7e4fe8c08e44413afb202d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10db6a850aa034f4cfd6b7ffd7e17843"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga10db6a850aa034f4cfd6b7ffd7e17843">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:ga10db6a850aa034f4cfd6b7ffd7e17843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga10db6a850aa034f4cfd6b7ffd7e17843">More...</a><br /></td></tr>
<tr class="separator:ga10db6a850aa034f4cfd6b7ffd7e17843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16dc129917e1eeb3e37a3fb2d78659f"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae16dc129917e1eeb3e37a3fb2d78659f">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, bool sgn)</td></tr>
<tr class="memdesc:gae16dc129917e1eeb3e37a3fb2d78659f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae16dc129917e1eeb3e37a3fb2d78659f">More...</a><br /></td></tr>
<tr class="separator:gae16dc129917e1eeb3e37a3fb2d78659f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee226481d10f5202b41643a7564df4e"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4ee226481d10f5202b41643a7564df4e">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:ga4ee226481d10f5202b41643a7564df4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga4ee226481d10f5202b41643a7564df4e">More...</a><br /></td></tr>
<tr class="separator:ga4ee226481d10f5202b41643a7564df4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f02e804e74029e4488b9f41781ffad"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga25f02e804e74029e4488b9f41781ffad">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga25f02e804e74029e4488b9f41781ffad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga25f02e804e74029e4488b9f41781ffad">More...</a><br /></td></tr>
<tr class="separator:ga25f02e804e74029e4488b9f41781ffad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea2665bc2ad2da64f2c827e13c42c83"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3ea2665bc2ad2da64f2c827e13c42c83">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a)</td></tr>
<tr class="memdesc:ga3ea2665bc2ad2da64f2c827e13c42c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3ea2665bc2ad2da64f2c827e13c42c83">More...</a><br /></td></tr>
<tr class="separator:ga3ea2665bc2ad2da64f2c827e13c42c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fcf97c41a68fc3183409aa4a01de71"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga27fcf97c41a68fc3183409aa4a01de71">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:ga27fcf97c41a68fc3183409aa4a01de71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga27fcf97c41a68fc3183409aa4a01de71">More...</a><br /></td></tr>
<tr class="separator:ga27fcf97c41a68fc3183409aa4a01de71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51438f4b22df3c8b4a7a6a0b0d25e0d"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad51438f4b22df3c8b4a7a6a0b0d25e0d">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="memdesc:gad51438f4b22df3c8b4a7a6a0b0d25e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gad51438f4b22df3c8b4a7a6a0b0d25e0d">More...</a><br /></td></tr>
<tr class="separator:gad51438f4b22df3c8b4a7a6a0b0d25e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57178f806d1cd5f763d7e9bb1956407e"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga57178f806d1cd5f763d7e9bb1956407e">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:ga57178f806d1cd5f763d7e9bb1956407e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8b5d719c457f7fb86abed9e2398dcd"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaab8b5d719c457f7fb86abed9e2398dcd">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:gaab8b5d719c457f7fb86abed9e2398dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c16cbe8235edb07fdd194467f504b4"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga98c16cbe8235edb07fdd194467f504b4">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:ga98c16cbe8235edb07fdd194467f504b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7c732b6fa98531beb74e7c1a92599a"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gabf7c732b6fa98531beb74e7c1a92599a">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:gabf7c732b6fa98531beb74e7c1a92599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbc5195ff627b430d81cadf6f430df7"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gacbbc5195ff627b430d81cadf6f430df7">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:gacbbc5195ff627b430d81cadf6f430df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9f34c8fb24775417de6c0951aba2f4"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5b9f34c8fb24775417de6c0951aba2f4">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b)</td></tr>
<tr class="separator:ga5b9f34c8fb24775417de6c0951aba2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v64uint8</h2></td></tr>
<tr class="memitem:ga7ad3f385a9e2bccad98fa890e6c42d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7ad3f385a9e2bccad98fa890e6c42d77">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> b, unsigned long long sel)</td></tr>
<tr class="memdesc:ga7ad3f385a9e2bccad98fa890e6c42d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga7ad3f385a9e2bccad98fa890e6c42d77">More...</a><br /></td></tr>
<tr class="separator:ga7ad3f385a9e2bccad98fa890e6c42d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v64int8</h2></td></tr>
<tr class="memitem:ga5d18ab4efe88cf86a506da036a2570a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5d18ab4efe88cf86a506da036a2570a5">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga5d18ab4efe88cf86a506da036a2570a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga5d18ab4efe88cf86a506da036a2570a5">More...</a><br /></td></tr>
<tr class="separator:ga5d18ab4efe88cf86a506da036a2570a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566fc55a553b559cdbde5190d9c68456"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga566fc55a553b559cdbde5190d9c68456">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga566fc55a553b559cdbde5190d9c68456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga566fc55a553b559cdbde5190d9c68456">More...</a><br /></td></tr>
<tr class="separator:ga566fc55a553b559cdbde5190d9c68456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5e6cccbe3ae946682665fee95ac3c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9f5e6cccbe3ae946682665fee95ac3c8">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga9f5e6cccbe3ae946682665fee95ac3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga9f5e6cccbe3ae946682665fee95ac3c8">More...</a><br /></td></tr>
<tr class="separator:ga9f5e6cccbe3ae946682665fee95ac3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81158be8e0fd0731514903414131e1f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga81158be8e0fd0731514903414131e1f6">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, bool sgn, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga81158be8e0fd0731514903414131e1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga81158be8e0fd0731514903414131e1f6">More...</a><br /></td></tr>
<tr class="separator:ga81158be8e0fd0731514903414131e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace127b233c82fe2c085ea37929f24cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gace127b233c82fe2c085ea37929f24cac">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:gace127b233c82fe2c085ea37929f24cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gace127b233c82fe2c085ea37929f24cac">More...</a><br /></td></tr>
<tr class="separator:gace127b233c82fe2c085ea37929f24cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a56a9e76ab4c0521fb8bd42a4dfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4aa2a56a9e76ab4c0521fb8bd42a4dfe">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga4aa2a56a9e76ab4c0521fb8bd42a4dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga4aa2a56a9e76ab4c0521fb8bd42a4dfe">More...</a><br /></td></tr>
<tr class="separator:ga4aa2a56a9e76ab4c0521fb8bd42a4dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3691cb395de0762b9b7858d680cac579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3691cb395de0762b9b7858d680cac579">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga3691cb395de0762b9b7858d680cac579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga3691cb395de0762b9b7858d680cac579">More...</a><br /></td></tr>
<tr class="separator:ga3691cb395de0762b9b7858d680cac579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134d87406abe74338ee4d48c02a50244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga134d87406abe74338ee4d48c02a50244">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga134d87406abe74338ee4d48c02a50244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga134d87406abe74338ee4d48c02a50244">More...</a><br /></td></tr>
<tr class="separator:ga134d87406abe74338ee4d48c02a50244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104e87122388b393f54cf8ef0622da34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga104e87122388b393f54cf8ef0622da34">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga104e87122388b393f54cf8ef0622da34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga104e87122388b393f54cf8ef0622da34">More...</a><br /></td></tr>
<tr class="separator:ga104e87122388b393f54cf8ef0622da34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade91cac0256b52dcf9576533bbd88c8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gade91cac0256b52dcf9576533bbd88c8a">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:gade91cac0256b52dcf9576533bbd88c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gade91cac0256b52dcf9576533bbd88c8a">More...</a><br /></td></tr>
<tr class="separator:gade91cac0256b52dcf9576533bbd88c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v64int8</h2></td></tr>
<tr class="memitem:ga6d032e4e513f4fe2916c4010e674a22f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga6d032e4e513f4fe2916c4010e674a22f">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:ga6d032e4e513f4fe2916c4010e674a22f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga6d032e4e513f4fe2916c4010e674a22f">More...</a><br /></td></tr>
<tr class="separator:ga6d032e4e513f4fe2916c4010e674a22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cf960be7caead425a0ca09a17e8e47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae3cf960be7caead425a0ca09a17e8e47">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, bool sgn, unsigned long long &amp;cmp)</td></tr>
<tr class="memdesc:gae3cf960be7caead425a0ca09a17e8e47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae3cf960be7caead425a0ca09a17e8e47">More...</a><br /></td></tr>
<tr class="separator:gae3cf960be7caead425a0ca09a17e8e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59acbf7dcf3fa6f02e674907503ffb2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga59acbf7dcf3fa6f02e674907503ffb2c">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:ga59acbf7dcf3fa6f02e674907503ffb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga59acbf7dcf3fa6f02e674907503ffb2c">More...</a><br /></td></tr>
<tr class="separator:ga59acbf7dcf3fa6f02e674907503ffb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230b092d08e2fe58582fba19143372cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga230b092d08e2fe58582fba19143372cd">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga230b092d08e2fe58582fba19143372cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga230b092d08e2fe58582fba19143372cd">More...</a><br /></td></tr>
<tr class="separator:ga230b092d08e2fe58582fba19143372cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v64int8</h2></td></tr>
<tr class="memitem:gae22c9291425bc9a844cec5ad00bf1925"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae22c9291425bc9a844cec5ad00bf1925">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:gae22c9291425bc9a844cec5ad00bf1925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae22c9291425bc9a844cec5ad00bf1925">More...</a><br /></td></tr>
<tr class="separator:gae22c9291425bc9a844cec5ad00bf1925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ffb609b753b86bfb1a94127a249cd3"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae6ffb609b753b86bfb1a94127a249cd3">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:gae6ffb609b753b86bfb1a94127a249cd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae6ffb609b753b86bfb1a94127a249cd3">More...</a><br /></td></tr>
<tr class="separator:gae6ffb609b753b86bfb1a94127a249cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5e299440e942df4e6dec2024265880"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaeb5e299440e942df4e6dec2024265880">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:gaeb5e299440e942df4e6dec2024265880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaeb5e299440e942df4e6dec2024265880">More...</a><br /></td></tr>
<tr class="separator:gaeb5e299440e942df4e6dec2024265880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7be9ca8b2fd5a5a31fe6454fbb06463"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa7be9ca8b2fd5a5a31fe6454fbb06463">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:gaa7be9ca8b2fd5a5a31fe6454fbb06463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaa7be9ca8b2fd5a5a31fe6454fbb06463">More...</a><br /></td></tr>
<tr class="separator:gaa7be9ca8b2fd5a5a31fe6454fbb06463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa955703d9ac3bfe188a3a6bba5bf74b6"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa955703d9ac3bfe188a3a6bba5bf74b6">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b, bool sgn)</td></tr>
<tr class="memdesc:gaa955703d9ac3bfe188a3a6bba5bf74b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaa955703d9ac3bfe188a3a6bba5bf74b6">More...</a><br /></td></tr>
<tr class="separator:gaa955703d9ac3bfe188a3a6bba5bf74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17c1ca7480cbaf66616cb589ae4b770"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab17c1ca7480cbaf66616cb589ae4b770">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b, bool sgn)</td></tr>
<tr class="memdesc:gab17c1ca7480cbaf66616cb589ae4b770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gab17c1ca7480cbaf66616cb589ae4b770">More...</a><br /></td></tr>
<tr class="separator:gab17c1ca7480cbaf66616cb589ae4b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eacf3cc8f20dcbb23e60f4a1b8a43c5"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0eacf3cc8f20dcbb23e60f4a1b8a43c5">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga0eacf3cc8f20dcbb23e60f4a1b8a43c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga0eacf3cc8f20dcbb23e60f4a1b8a43c5">More...</a><br /></td></tr>
<tr class="separator:ga0eacf3cc8f20dcbb23e60f4a1b8a43c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d43ed31380087c8196fa42f55816ca9"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3d43ed31380087c8196fa42f55816ca9">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga3d43ed31380087c8196fa42f55816ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3d43ed31380087c8196fa42f55816ca9">More...</a><br /></td></tr>
<tr class="separator:ga3d43ed31380087c8196fa42f55816ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fa670c500685ac242d0e304e2e6417"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga13fa670c500685ac242d0e304e2e6417">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:ga13fa670c500685ac242d0e304e2e6417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga13fa670c500685ac242d0e304e2e6417">More...</a><br /></td></tr>
<tr class="separator:ga13fa670c500685ac242d0e304e2e6417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff67de7221d6a0e0f28c03c6faf86860"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaff67de7221d6a0e0f28c03c6faf86860">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, bool sgn)</td></tr>
<tr class="memdesc:gaff67de7221d6a0e0f28c03c6faf86860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaff67de7221d6a0e0f28c03c6faf86860">More...</a><br /></td></tr>
<tr class="separator:gaff67de7221d6a0e0f28c03c6faf86860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b59957f369d99620e4af584d7e0418b"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8b59957f369d99620e4af584d7e0418b">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:ga8b59957f369d99620e4af584d7e0418b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga8b59957f369d99620e4af584d7e0418b">More...</a><br /></td></tr>
<tr class="separator:ga8b59957f369d99620e4af584d7e0418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52160623b302b5ea26ac2f08a672c5b"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab52160623b302b5ea26ac2f08a672c5b">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, bool sgn)</td></tr>
<tr class="memdesc:gab52160623b302b5ea26ac2f08a672c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gab52160623b302b5ea26ac2f08a672c5b">More...</a><br /></td></tr>
<tr class="separator:gab52160623b302b5ea26ac2f08a672c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59202790aeb0ae01234db071f74732a4"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga59202790aeb0ae01234db071f74732a4">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a)</td></tr>
<tr class="memdesc:ga59202790aeb0ae01234db071f74732a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga59202790aeb0ae01234db071f74732a4">More...</a><br /></td></tr>
<tr class="separator:ga59202790aeb0ae01234db071f74732a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089952b19c982a1f63ac948b67b48487"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga089952b19c982a1f63ac948b67b48487">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:ga089952b19c982a1f63ac948b67b48487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga089952b19c982a1f63ac948b67b48487">More...</a><br /></td></tr>
<tr class="separator:ga089952b19c982a1f63ac948b67b48487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafdc2dc05c6893cf6db74b6d3d317423"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaafdc2dc05c6893cf6db74b6d3d317423">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="memdesc:gaafdc2dc05c6893cf6db74b6d3d317423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaafdc2dc05c6893cf6db74b6d3d317423">More...</a><br /></td></tr>
<tr class="separator:gaafdc2dc05c6893cf6db74b6d3d317423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355c5445e1954bc683ef56327f21141"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7355c5445e1954bc683ef56327f21141">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:ga7355c5445e1954bc683ef56327f21141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2e18f06977442d4991c80e43799767"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8c2e18f06977442d4991c80e43799767">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:ga8c2e18f06977442d4991c80e43799767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a86c2e9ce7e96895cb59059ad2d15a5"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga1a86c2e9ce7e96895cb59059ad2d15a5">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:ga1a86c2e9ce7e96895cb59059ad2d15a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d701379ba5447dbf14803938e4de027"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8d701379ba5447dbf14803938e4de027">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:ga8d701379ba5447dbf14803938e4de027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc2afd6571e67a6b6e270cc21fea626"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gadcc2afd6571e67a6b6e270cc21fea626">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:gadcc2afd6571e67a6b6e270cc21fea626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285a870ea35b7f99d0eafb17b36e05ea"><td class="memItemLeft" align="right" valign="top">unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga285a870ea35b7f99d0eafb17b36e05ea">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b)</td></tr>
<tr class="separator:ga285a870ea35b7f99d0eafb17b36e05ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v64int8</h2></td></tr>
<tr class="memitem:ga95851cb4a7b5b537099f60bca894bcd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga95851cb4a7b5b537099f60bca894bcd6">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> b, unsigned long long sel)</td></tr>
<tr class="memdesc:ga95851cb4a7b5b537099f60bca894bcd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga95851cb4a7b5b537099f60bca894bcd6">More...</a><br /></td></tr>
<tr class="separator:ga95851cb4a7b5b537099f60bca894bcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v32uint16</h2></td></tr>
<tr class="memitem:ga577db0c809dfe0f3934e0d8dc5b488ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga577db0c809dfe0f3934e0d8dc5b488ed">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:ga577db0c809dfe0f3934e0d8dc5b488ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga577db0c809dfe0f3934e0d8dc5b488ed">More...</a><br /></td></tr>
<tr class="separator:ga577db0c809dfe0f3934e0d8dc5b488ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec297cbd55b26080d9e42441c5ea944"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gafec297cbd55b26080d9e42441c5ea944">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gafec297cbd55b26080d9e42441c5ea944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gafec297cbd55b26080d9e42441c5ea944">More...</a><br /></td></tr>
<tr class="separator:gafec297cbd55b26080d9e42441c5ea944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade17d1bd5e388b661e4d97c90534d35c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gade17d1bd5e388b661e4d97c90534d35c">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gade17d1bd5e388b661e4d97c90534d35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gade17d1bd5e388b661e4d97c90534d35c">More...</a><br /></td></tr>
<tr class="separator:gade17d1bd5e388b661e4d97c90534d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379992e30dd21eb26b51b478920936f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga379992e30dd21eb26b51b478920936f5">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga379992e30dd21eb26b51b478920936f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga379992e30dd21eb26b51b478920936f5">More...</a><br /></td></tr>
<tr class="separator:ga379992e30dd21eb26b51b478920936f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab604275ea4542d1b4fcb2dd30f485c35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab604275ea4542d1b4fcb2dd30f485c35">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:gab604275ea4542d1b4fcb2dd30f485c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gab604275ea4542d1b4fcb2dd30f485c35">More...</a><br /></td></tr>
<tr class="separator:gab604275ea4542d1b4fcb2dd30f485c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e702ed8aa840fbad08b9d08fac09f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaac0e702ed8aa840fbad08b9d08fac09f">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gaac0e702ed8aa840fbad08b9d08fac09f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gaac0e702ed8aa840fbad08b9d08fac09f">More...</a><br /></td></tr>
<tr class="separator:gaac0e702ed8aa840fbad08b9d08fac09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a20ae5cd2e73de8b8e31221d678352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac0a20ae5cd2e73de8b8e31221d678352">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gac0a20ae5cd2e73de8b8e31221d678352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#gac0a20ae5cd2e73de8b8e31221d678352">More...</a><br /></td></tr>
<tr class="separator:gac0a20ae5cd2e73de8b8e31221d678352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4babc513a06c300883b096b0000fff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7f4babc513a06c300883b096b0000fff">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:ga7f4babc513a06c300883b096b0000fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga7f4babc513a06c300883b096b0000fff">More...</a><br /></td></tr>
<tr class="separator:ga7f4babc513a06c300883b096b0000fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c73c80679c7b7b06c5d4ac84f60bda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf4c73c80679c7b7b06c5d4ac84f60bda">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gaf4c73c80679c7b7b06c5d4ac84f60bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gaf4c73c80679c7b7b06c5d4ac84f60bda">More...</a><br /></td></tr>
<tr class="separator:gaf4c73c80679c7b7b06c5d4ac84f60bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16268663d933af6b8618471ff3d0a4e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga16268663d933af6b8618471ff3d0a4e8">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:ga16268663d933af6b8618471ff3d0a4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga16268663d933af6b8618471ff3d0a4e8">More...</a><br /></td></tr>
<tr class="separator:ga16268663d933af6b8618471ff3d0a4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v32uint16</h2></td></tr>
<tr class="memitem:gaf180a1ceacdedac06c6fa8fc748665b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf180a1ceacdedac06c6fa8fc748665b1">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gaf180a1ceacdedac06c6fa8fc748665b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaf180a1ceacdedac06c6fa8fc748665b1">More...</a><br /></td></tr>
<tr class="separator:gaf180a1ceacdedac06c6fa8fc748665b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4d5dc1d83e93a5f2c5e7e366372c72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5b4d5dc1d83e93a5f2c5e7e366372c72">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga5b4d5dc1d83e93a5f2c5e7e366372c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga5b4d5dc1d83e93a5f2c5e7e366372c72">More...</a><br /></td></tr>
<tr class="separator:ga5b4d5dc1d83e93a5f2c5e7e366372c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6a3f211a2f1db5b0aaf6e95494f809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga6f6a3f211a2f1db5b0aaf6e95494f809">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:ga6f6a3f211a2f1db5b0aaf6e95494f809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga6f6a3f211a2f1db5b0aaf6e95494f809">More...</a><br /></td></tr>
<tr class="separator:ga6f6a3f211a2f1db5b0aaf6e95494f809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822c4ab90fa40e274745f1776fe70ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4822c4ab90fa40e274745f1776fe70ae">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga4822c4ab90fa40e274745f1776fe70ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga4822c4ab90fa40e274745f1776fe70ae">More...</a><br /></td></tr>
<tr class="separator:ga4822c4ab90fa40e274745f1776fe70ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v32uint16</h2></td></tr>
<tr class="memitem:gad810c7135dfecda214b226be56d12cab"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad810c7135dfecda214b226be56d12cab">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gad810c7135dfecda214b226be56d12cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gad810c7135dfecda214b226be56d12cab">More...</a><br /></td></tr>
<tr class="separator:gad810c7135dfecda214b226be56d12cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb121cd6bc9790e152091179df3aeab"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7eb121cd6bc9790e152091179df3aeab">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:ga7eb121cd6bc9790e152091179df3aeab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7eb121cd6bc9790e152091179df3aeab">More...</a><br /></td></tr>
<tr class="separator:ga7eb121cd6bc9790e152091179df3aeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a79771220a36ac4bdf7b39b486996ee"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5a79771220a36ac4bdf7b39b486996ee">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:ga5a79771220a36ac4bdf7b39b486996ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga5a79771220a36ac4bdf7b39b486996ee">More...</a><br /></td></tr>
<tr class="separator:ga5a79771220a36ac4bdf7b39b486996ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96e791268b2065fec4f34c9efee2973"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac96e791268b2065fec4f34c9efee2973">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gac96e791268b2065fec4f34c9efee2973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gac96e791268b2065fec4f34c9efee2973">More...</a><br /></td></tr>
<tr class="separator:gac96e791268b2065fec4f34c9efee2973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52df96ae88c3da74dc52965f7c850f8e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga52df96ae88c3da74dc52965f7c850f8e">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga52df96ae88c3da74dc52965f7c850f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga52df96ae88c3da74dc52965f7c850f8e">More...</a><br /></td></tr>
<tr class="separator:ga52df96ae88c3da74dc52965f7c850f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341cfe2f1a1f7eb83b4cf2a5e13b10aa"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga341cfe2f1a1f7eb83b4cf2a5e13b10aa">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga341cfe2f1a1f7eb83b4cf2a5e13b10aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga341cfe2f1a1f7eb83b4cf2a5e13b10aa">More...</a><br /></td></tr>
<tr class="separator:ga341cfe2f1a1f7eb83b4cf2a5e13b10aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac542110d149d77c80e02688f12a180"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gacac542110d149d77c80e02688f12a180">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b, bool sgn)</td></tr>
<tr class="memdesc:gacac542110d149d77c80e02688f12a180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gacac542110d149d77c80e02688f12a180">More...</a><br /></td></tr>
<tr class="separator:gacac542110d149d77c80e02688f12a180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8527a4f538935685849c0b0933fcd8"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaea8527a4f538935685849c0b0933fcd8">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b, bool sgn)</td></tr>
<tr class="memdesc:gaea8527a4f538935685849c0b0933fcd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaea8527a4f538935685849c0b0933fcd8">More...</a><br /></td></tr>
<tr class="separator:gaea8527a4f538935685849c0b0933fcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e407fb9c1d614ad174442d274be8787"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3e407fb9c1d614ad174442d274be8787">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:ga3e407fb9c1d614ad174442d274be8787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3e407fb9c1d614ad174442d274be8787">More...</a><br /></td></tr>
<tr class="separator:ga3e407fb9c1d614ad174442d274be8787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942bb98aea1b2befb06ea5aaa19d9275"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga942bb98aea1b2befb06ea5aaa19d9275">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga942bb98aea1b2befb06ea5aaa19d9275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga942bb98aea1b2befb06ea5aaa19d9275">More...</a><br /></td></tr>
<tr class="separator:ga942bb98aea1b2befb06ea5aaa19d9275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947521c46edc55b0b1c5bf3a1e844bda"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga947521c46edc55b0b1c5bf3a1e844bda">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:ga947521c46edc55b0b1c5bf3a1e844bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga947521c46edc55b0b1c5bf3a1e844bda">More...</a><br /></td></tr>
<tr class="separator:ga947521c46edc55b0b1c5bf3a1e844bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62a5c458d882cb27a6ab854df70878e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf62a5c458d882cb27a6ab854df70878e">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, bool sgn)</td></tr>
<tr class="memdesc:gaf62a5c458d882cb27a6ab854df70878e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaf62a5c458d882cb27a6ab854df70878e">More...</a><br /></td></tr>
<tr class="separator:gaf62a5c458d882cb27a6ab854df70878e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53238b55391796ab6bde1c5399acb71"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf53238b55391796ab6bde1c5399acb71">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a)</td></tr>
<tr class="memdesc:gaf53238b55391796ab6bde1c5399acb71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaf53238b55391796ab6bde1c5399acb71">More...</a><br /></td></tr>
<tr class="separator:gaf53238b55391796ab6bde1c5399acb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00901110f4f6a4936fab113bdac5b68c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga00901110f4f6a4936fab113bdac5b68c">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:ga00901110f4f6a4936fab113bdac5b68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga00901110f4f6a4936fab113bdac5b68c">More...</a><br /></td></tr>
<tr class="separator:ga00901110f4f6a4936fab113bdac5b68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6348c7c31e414cbe231f3a2eb48f70"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaff6348c7c31e414cbe231f3a2eb48f70">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="memdesc:gaff6348c7c31e414cbe231f3a2eb48f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaff6348c7c31e414cbe231f3a2eb48f70">More...</a><br /></td></tr>
<tr class="separator:gaff6348c7c31e414cbe231f3a2eb48f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575dd829571dd9e5fd40dbc381d50390"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga575dd829571dd9e5fd40dbc381d50390">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:ga575dd829571dd9e5fd40dbc381d50390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ba58fe61f9047a5f2fdaf039a10347"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad8ba58fe61f9047a5f2fdaf039a10347">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:gad8ba58fe61f9047a5f2fdaf039a10347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f1738e426b1760b7af7bb9575ca668"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga18f1738e426b1760b7af7bb9575ca668">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:ga18f1738e426b1760b7af7bb9575ca668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a3d4241c4f3f21014cd5552a6578fa"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab8a3d4241c4f3f21014cd5552a6578fa">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:gab8a3d4241c4f3f21014cd5552a6578fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de437ef5e2ff7d32f69da80bd865050"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0de437ef5e2ff7d32f69da80bd865050">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:ga0de437ef5e2ff7d32f69da80bd865050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c4b33e21bf636a9de4c947b8b41f4a"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga67c4b33e21bf636a9de4c947b8b41f4a">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b)</td></tr>
<tr class="separator:ga67c4b33e21bf636a9de4c947b8b41f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v32uint16</h2></td></tr>
<tr class="memitem:gaa373a8aff6e30ab1868a31ccde2e57c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa373a8aff6e30ab1868a31ccde2e57c9">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:gaa373a8aff6e30ab1868a31ccde2e57c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#gaa373a8aff6e30ab1868a31ccde2e57c9">More...</a><br /></td></tr>
<tr class="separator:gaa373a8aff6e30ab1868a31ccde2e57c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v32int16</h2></td></tr>
<tr class="memitem:ga9e7e238505a1bc4db6677c9fef982ac6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9e7e238505a1bc4db6677c9fef982ac6">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga9e7e238505a1bc4db6677c9fef982ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga9e7e238505a1bc4db6677c9fef982ac6">More...</a><br /></td></tr>
<tr class="separator:ga9e7e238505a1bc4db6677c9fef982ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4905bcd2b20f069bfb62633322d86002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4905bcd2b20f069bfb62633322d86002">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga4905bcd2b20f069bfb62633322d86002"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga4905bcd2b20f069bfb62633322d86002">More...</a><br /></td></tr>
<tr class="separator:ga4905bcd2b20f069bfb62633322d86002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697fdb8681aade027366c8d347efcb13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga697fdb8681aade027366c8d347efcb13">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga697fdb8681aade027366c8d347efcb13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga697fdb8681aade027366c8d347efcb13">More...</a><br /></td></tr>
<tr class="separator:ga697fdb8681aade027366c8d347efcb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b87f62eab3f9908f3642ae5583cb568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0b87f62eab3f9908f3642ae5583cb568">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga0b87f62eab3f9908f3642ae5583cb568"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga0b87f62eab3f9908f3642ae5583cb568">More...</a><br /></td></tr>
<tr class="separator:ga0b87f62eab3f9908f3642ae5583cb568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81154065e726daa1a3d613b63a23dd03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga81154065e726daa1a3d613b63a23dd03">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga81154065e726daa1a3d613b63a23dd03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga81154065e726daa1a3d613b63a23dd03">More...</a><br /></td></tr>
<tr class="separator:ga81154065e726daa1a3d613b63a23dd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a09e9b31ad4a062cca4a419f0ff5ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5a09e9b31ad4a062cca4a419f0ff5ad6">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga5a09e9b31ad4a062cca4a419f0ff5ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga5a09e9b31ad4a062cca4a419f0ff5ad6">More...</a><br /></td></tr>
<tr class="separator:ga5a09e9b31ad4a062cca4a419f0ff5ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968b75b39298333784ec682089cd6d4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga968b75b39298333784ec682089cd6d4e">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga968b75b39298333784ec682089cd6d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga968b75b39298333784ec682089cd6d4e">More...</a><br /></td></tr>
<tr class="separator:ga968b75b39298333784ec682089cd6d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3a74aa19fba9dd5bcc2d0bf47df0f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4a3a74aa19fba9dd5bcc2d0bf47df0f6">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga4a3a74aa19fba9dd5bcc2d0bf47df0f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga4a3a74aa19fba9dd5bcc2d0bf47df0f6">More...</a><br /></td></tr>
<tr class="separator:ga4a3a74aa19fba9dd5bcc2d0bf47df0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad578a7561799c05ecace4afbae41b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad8ad578a7561799c05ecace4afbae41b">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:gad8ad578a7561799c05ecace4afbae41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gad8ad578a7561799c05ecace4afbae41b">More...</a><br /></td></tr>
<tr class="separator:gad8ad578a7561799c05ecace4afbae41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c030744f736c2b2e4ba573403d2a89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5c030744f736c2b2e4ba573403d2a89d">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga5c030744f736c2b2e4ba573403d2a89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga5c030744f736c2b2e4ba573403d2a89d">More...</a><br /></td></tr>
<tr class="separator:ga5c030744f736c2b2e4ba573403d2a89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v32int16</h2></td></tr>
<tr class="memitem:ga0eaeb0eb8f231d9f3dbf3178affabd60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0eaeb0eb8f231d9f3dbf3178affabd60">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga0eaeb0eb8f231d9f3dbf3178affabd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga0eaeb0eb8f231d9f3dbf3178affabd60">More...</a><br /></td></tr>
<tr class="separator:ga0eaeb0eb8f231d9f3dbf3178affabd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d753fca323b19b5afd238d892e01c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae4d753fca323b19b5afd238d892e01c0">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gae4d753fca323b19b5afd238d892e01c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae4d753fca323b19b5afd238d892e01c0">More...</a><br /></td></tr>
<tr class="separator:gae4d753fca323b19b5afd238d892e01c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963a9abf5864d2e0bbbb11ce5af29178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga963a9abf5864d2e0bbbb11ce5af29178">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga963a9abf5864d2e0bbbb11ce5af29178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga963a9abf5864d2e0bbbb11ce5af29178">More...</a><br /></td></tr>
<tr class="separator:ga963a9abf5864d2e0bbbb11ce5af29178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b61a5eab9a47f9d08c29fd5ca79a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga42b61a5eab9a47f9d08c29fd5ca79a15">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga42b61a5eab9a47f9d08c29fd5ca79a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga42b61a5eab9a47f9d08c29fd5ca79a15">More...</a><br /></td></tr>
<tr class="separator:ga42b61a5eab9a47f9d08c29fd5ca79a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v32int16</h2></td></tr>
<tr class="memitem:ga595a530a751b656d39af6a36e9e64c08"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga595a530a751b656d39af6a36e9e64c08">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga595a530a751b656d39af6a36e9e64c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga595a530a751b656d39af6a36e9e64c08">More...</a><br /></td></tr>
<tr class="separator:ga595a530a751b656d39af6a36e9e64c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16137eb33c220f90f023a51ea1e11ba2"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga16137eb33c220f90f023a51ea1e11ba2">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:ga16137eb33c220f90f023a51ea1e11ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga16137eb33c220f90f023a51ea1e11ba2">More...</a><br /></td></tr>
<tr class="separator:ga16137eb33c220f90f023a51ea1e11ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95435a51243b8c2293f09d4b9a48ff6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac95435a51243b8c2293f09d4b9a48ff6">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:gac95435a51243b8c2293f09d4b9a48ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gac95435a51243b8c2293f09d4b9a48ff6">More...</a><br /></td></tr>
<tr class="separator:gac95435a51243b8c2293f09d4b9a48ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab670ea79e75a04590614b177cce9acaa"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab670ea79e75a04590614b177cce9acaa">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:gab670ea79e75a04590614b177cce9acaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gab670ea79e75a04590614b177cce9acaa">More...</a><br /></td></tr>
<tr class="separator:gab670ea79e75a04590614b177cce9acaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220f5a145e494a87dd5d6f7fe64c8a0f"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga220f5a145e494a87dd5d6f7fe64c8a0f">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga220f5a145e494a87dd5d6f7fe64c8a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga220f5a145e494a87dd5d6f7fe64c8a0f">More...</a><br /></td></tr>
<tr class="separator:ga220f5a145e494a87dd5d6f7fe64c8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69508d656c3f7cc4578560cdb719315"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf69508d656c3f7cc4578560cdb719315">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b, bool sgn)</td></tr>
<tr class="memdesc:gaf69508d656c3f7cc4578560cdb719315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaf69508d656c3f7cc4578560cdb719315">More...</a><br /></td></tr>
<tr class="separator:gaf69508d656c3f7cc4578560cdb719315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a819743795bf4a59175ce990b5e9391"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4a819743795bf4a59175ce990b5e9391">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga4a819743795bf4a59175ce990b5e9391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga4a819743795bf4a59175ce990b5e9391">More...</a><br /></td></tr>
<tr class="separator:ga4a819743795bf4a59175ce990b5e9391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fdff416285dd0aaed6151852778b64"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga97fdff416285dd0aaed6151852778b64">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga97fdff416285dd0aaed6151852778b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga97fdff416285dd0aaed6151852778b64">More...</a><br /></td></tr>
<tr class="separator:ga97fdff416285dd0aaed6151852778b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b0f910bd8a6a10b77e691c4e62685c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga38b0f910bd8a6a10b77e691c4e62685c">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga38b0f910bd8a6a10b77e691c4e62685c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga38b0f910bd8a6a10b77e691c4e62685c">More...</a><br /></td></tr>
<tr class="separator:ga38b0f910bd8a6a10b77e691c4e62685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024d995ec7bf1ad23dc20d41fe754ff0"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga024d995ec7bf1ad23dc20d41fe754ff0">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga024d995ec7bf1ad23dc20d41fe754ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga024d995ec7bf1ad23dc20d41fe754ff0">More...</a><br /></td></tr>
<tr class="separator:ga024d995ec7bf1ad23dc20d41fe754ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314ac58c42326a07b3de1aa63b2d8eb5"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga314ac58c42326a07b3de1aa63b2d8eb5">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga314ac58c42326a07b3de1aa63b2d8eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga314ac58c42326a07b3de1aa63b2d8eb5">More...</a><br /></td></tr>
<tr class="separator:ga314ac58c42326a07b3de1aa63b2d8eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca0e895e1d290a9edde4c72cbd41fc3"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga1ca0e895e1d290a9edde4c72cbd41fc3">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga1ca0e895e1d290a9edde4c72cbd41fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga1ca0e895e1d290a9edde4c72cbd41fc3">More...</a><br /></td></tr>
<tr class="separator:ga1ca0e895e1d290a9edde4c72cbd41fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a8f34b4f7577eb06ff980bd670c76b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga38a8f34b4f7577eb06ff980bd670c76b">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a)</td></tr>
<tr class="memdesc:ga38a8f34b4f7577eb06ff980bd670c76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga38a8f34b4f7577eb06ff980bd670c76b">More...</a><br /></td></tr>
<tr class="separator:ga38a8f34b4f7577eb06ff980bd670c76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56212c91984cf1564278d31491b2100"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae56212c91984cf1564278d31491b2100">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:gae56212c91984cf1564278d31491b2100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae56212c91984cf1564278d31491b2100">More...</a><br /></td></tr>
<tr class="separator:gae56212c91984cf1564278d31491b2100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb8515028af7b36a30cb86c1555cc94"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gadcb8515028af7b36a30cb86c1555cc94">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="memdesc:gadcb8515028af7b36a30cb86c1555cc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gadcb8515028af7b36a30cb86c1555cc94">More...</a><br /></td></tr>
<tr class="separator:gadcb8515028af7b36a30cb86c1555cc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117e276586cbb9a8816bdc36cad1fc43"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga117e276586cbb9a8816bdc36cad1fc43">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:ga117e276586cbb9a8816bdc36cad1fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed57d2c743683dec60899a629593cd0b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaed57d2c743683dec60899a629593cd0b">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:gaed57d2c743683dec60899a629593cd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f6e14b3f838106cde49eb55364edbe"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab4f6e14b3f838106cde49eb55364edbe">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:gab4f6e14b3f838106cde49eb55364edbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb35933af057d7e652dea518778aed0b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gacb35933af057d7e652dea518778aed0b">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:gacb35933af057d7e652dea518778aed0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68808e42beedc9b618370e913fe77fc2"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga68808e42beedc9b618370e913fe77fc2">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:ga68808e42beedc9b618370e913fe77fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ae41cf3d52da5339fa773e1a9813a4"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga19ae41cf3d52da5339fa773e1a9813a4">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b)</td></tr>
<tr class="separator:ga19ae41cf3d52da5339fa773e1a9813a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v32int16</h2></td></tr>
<tr class="memitem:ga20647a7ca0e9fb4f12bfd952eba70afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga20647a7ca0e9fb4f12bfd952eba70afa">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:ga20647a7ca0e9fb4f12bfd952eba70afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga20647a7ca0e9fb4f12bfd952eba70afa">More...</a><br /></td></tr>
<tr class="separator:ga20647a7ca0e9fb4f12bfd952eba70afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v16cint16</h2></td></tr>
<tr class="memitem:ga8c5b7ecfd958c2774f62d8fb2bb74cde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8c5b7ecfd958c2774f62d8fb2bb74cde">band</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:ga8c5b7ecfd958c2774f62d8fb2bb74cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga8c5b7ecfd958c2774f62d8fb2bb74cde">More...</a><br /></td></tr>
<tr class="separator:ga8c5b7ecfd958c2774f62d8fb2bb74cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b05638fa06c4fc081ea04a206de795b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5b05638fa06c4fc081ea04a206de795b">bor</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:ga5b05638fa06c4fc081ea04a206de795b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga5b05638fa06c4fc081ea04a206de795b">More...</a><br /></td></tr>
<tr class="separator:ga5b05638fa06c4fc081ea04a206de795b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6638d7f70dbf70ab1a9d50715b887b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa6638d7f70dbf70ab1a9d50715b887b6">bneg</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a)</td></tr>
<tr class="memdesc:gaa6638d7f70dbf70ab1a9d50715b887b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gaa6638d7f70dbf70ab1a9d50715b887b6">More...</a><br /></td></tr>
<tr class="separator:gaa6638d7f70dbf70ab1a9d50715b887b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcaae9fec2ba9231c6ef517be45164b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8dcaae9fec2ba9231c6ef517be45164b">bxor</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:ga8dcaae9fec2ba9231c6ef517be45164b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga8dcaae9fec2ba9231c6ef517be45164b">More...</a><br /></td></tr>
<tr class="separator:ga8dcaae9fec2ba9231c6ef517be45164b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae251ad2260e7b47e19ed7bd40fbdb034"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae251ad2260e7b47e19ed7bd40fbdb034">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:gae251ad2260e7b47e19ed7bd40fbdb034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#gae251ad2260e7b47e19ed7bd40fbdb034">More...</a><br /></td></tr>
<tr class="separator:gae251ad2260e7b47e19ed7bd40fbdb034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152d936cba141017db39a6d2f76fb7c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga152d936cba141017db39a6d2f76fb7c3">operator|</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:ga152d936cba141017db39a6d2f76fb7c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga152d936cba141017db39a6d2f76fb7c3">More...</a><br /></td></tr>
<tr class="separator:ga152d936cba141017db39a6d2f76fb7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07271217cd61a1eecafe740523f4397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa07271217cd61a1eecafe740523f4397">operator^</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b)</td></tr>
<tr class="memdesc:gaa07271217cd61a1eecafe740523f4397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gaa07271217cd61a1eecafe740523f4397">More...</a><br /></td></tr>
<tr class="separator:gaa07271217cd61a1eecafe740523f4397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6104f6bada21585c00396284b7e62103"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga6104f6bada21585c00396284b7e62103">operator~</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a)</td></tr>
<tr class="memdesc:ga6104f6bada21585c00396284b7e62103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga6104f6bada21585c00396284b7e62103">More...</a><br /></td></tr>
<tr class="separator:ga6104f6bada21585c00396284b7e62103"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v16cint16</h2></td></tr>
<tr class="memitem:gae2f0ae09c155c358053fb735745066c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae2f0ae09c155c358053fb735745066c4">sel</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:gae2f0ae09c155c358053fb735745066c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#gae2f0ae09c155c358053fb735745066c4">More...</a><br /></td></tr>
<tr class="separator:gae2f0ae09c155c358053fb735745066c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v16uint32</h2></td></tr>
<tr class="memitem:ga9486c425cf71d29f6591f1ca6745471e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9486c425cf71d29f6591f1ca6745471e">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:ga9486c425cf71d29f6591f1ca6745471e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga9486c425cf71d29f6591f1ca6745471e">More...</a><br /></td></tr>
<tr class="separator:ga9486c425cf71d29f6591f1ca6745471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0694ac3eb0f12591396fbc691fba542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf0694ac3eb0f12591396fbc691fba542">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gaf0694ac3eb0f12591396fbc691fba542"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gaf0694ac3eb0f12591396fbc691fba542">More...</a><br /></td></tr>
<tr class="separator:gaf0694ac3eb0f12591396fbc691fba542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743dea58e05754b9dcdbc3162638ed68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga743dea58e05754b9dcdbc3162638ed68">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga743dea58e05754b9dcdbc3162638ed68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga743dea58e05754b9dcdbc3162638ed68">More...</a><br /></td></tr>
<tr class="separator:ga743dea58e05754b9dcdbc3162638ed68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9eff8f4e94f3fc6e8336566dced97d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gafa9eff8f4e94f3fc6e8336566dced97d">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gafa9eff8f4e94f3fc6e8336566dced97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gafa9eff8f4e94f3fc6e8336566dced97d">More...</a><br /></td></tr>
<tr class="separator:gafa9eff8f4e94f3fc6e8336566dced97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93778b3b8b666981cd9188733d7a04b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae93778b3b8b666981cd9188733d7a04b">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:gae93778b3b8b666981cd9188733d7a04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gae93778b3b8b666981cd9188733d7a04b">More...</a><br /></td></tr>
<tr class="separator:gae93778b3b8b666981cd9188733d7a04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312cb6b1edbff868087c9aa5c4434593"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga312cb6b1edbff868087c9aa5c4434593">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:ga312cb6b1edbff868087c9aa5c4434593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga312cb6b1edbff868087c9aa5c4434593">More...</a><br /></td></tr>
<tr class="separator:ga312cb6b1edbff868087c9aa5c4434593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269f5dbc7b7a0e0baa96c65c48b3a3a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga269f5dbc7b7a0e0baa96c65c48b3a3a1">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:ga269f5dbc7b7a0e0baa96c65c48b3a3a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga269f5dbc7b7a0e0baa96c65c48b3a3a1">More...</a><br /></td></tr>
<tr class="separator:ga269f5dbc7b7a0e0baa96c65c48b3a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58467160d9129b74b9192e8af51c4174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga58467160d9129b74b9192e8af51c4174">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:ga58467160d9129b74b9192e8af51c4174"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga58467160d9129b74b9192e8af51c4174">More...</a><br /></td></tr>
<tr class="separator:ga58467160d9129b74b9192e8af51c4174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac121cdc3eddee6d8e19abdb59281ce24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac121cdc3eddee6d8e19abdb59281ce24">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gac121cdc3eddee6d8e19abdb59281ce24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gac121cdc3eddee6d8e19abdb59281ce24">More...</a><br /></td></tr>
<tr class="separator:gac121cdc3eddee6d8e19abdb59281ce24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002e9ffb5cd4e0cff7c0df9b43cec0f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga002e9ffb5cd4e0cff7c0df9b43cec0f9">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:ga002e9ffb5cd4e0cff7c0df9b43cec0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga002e9ffb5cd4e0cff7c0df9b43cec0f9">More...</a><br /></td></tr>
<tr class="separator:ga002e9ffb5cd4e0cff7c0df9b43cec0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v16uint32</h2></td></tr>
<tr class="memitem:ga007761373e84c78d8d8a6967e2c336ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga007761373e84c78d8d8a6967e2c336ce">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga007761373e84c78d8d8a6967e2c336ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga007761373e84c78d8d8a6967e2c336ce">More...</a><br /></td></tr>
<tr class="separator:ga007761373e84c78d8d8a6967e2c336ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfc544f85d1c3d590ab847de38c4767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3bfc544f85d1c3d590ab847de38c4767">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga3bfc544f85d1c3d590ab847de38c4767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3bfc544f85d1c3d590ab847de38c4767">More...</a><br /></td></tr>
<tr class="separator:ga3bfc544f85d1c3d590ab847de38c4767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaec176ca19b5b08925cfacba99f90d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gafaec176ca19b5b08925cfacba99f90d3">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:gafaec176ca19b5b08925cfacba99f90d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#gafaec176ca19b5b08925cfacba99f90d3">More...</a><br /></td></tr>
<tr class="separator:gafaec176ca19b5b08925cfacba99f90d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a20c60acb9286c6daa312ca200180b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga1a20c60acb9286c6daa312ca200180b7">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga1a20c60acb9286c6daa312ca200180b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga1a20c60acb9286c6daa312ca200180b7">More...</a><br /></td></tr>
<tr class="separator:ga1a20c60acb9286c6daa312ca200180b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v16uint32</h2></td></tr>
<tr class="memitem:gaeb2e4ca55f5b7c1a2717006081fc3e7c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaeb2e4ca55f5b7c1a2717006081fc3e7c">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gaeb2e4ca55f5b7c1a2717006081fc3e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaeb2e4ca55f5b7c1a2717006081fc3e7c">More...</a><br /></td></tr>
<tr class="separator:gaeb2e4ca55f5b7c1a2717006081fc3e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1827e3a164c0e0c1d7e9bd72ce33f01"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae1827e3a164c0e0c1d7e9bd72ce33f01">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gae1827e3a164c0e0c1d7e9bd72ce33f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gae1827e3a164c0e0c1d7e9bd72ce33f01">More...</a><br /></td></tr>
<tr class="separator:gae1827e3a164c0e0c1d7e9bd72ce33f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfb698ee9fb6525f032b7b6b326f656"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9dfb698ee9fb6525f032b7b6b326f656">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:ga9dfb698ee9fb6525f032b7b6b326f656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga9dfb698ee9fb6525f032b7b6b326f656">More...</a><br /></td></tr>
<tr class="separator:ga9dfb698ee9fb6525f032b7b6b326f656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa581a5b5bc1a934cc422f8d4fdc6991e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa581a5b5bc1a934cc422f8d4fdc6991e">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gaa581a5b5bc1a934cc422f8d4fdc6991e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaa581a5b5bc1a934cc422f8d4fdc6991e">More...</a><br /></td></tr>
<tr class="separator:gaa581a5b5bc1a934cc422f8d4fdc6991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36af2a50fb3619d5f50726a283ef6bad"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga36af2a50fb3619d5f50726a283ef6bad">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga36af2a50fb3619d5f50726a283ef6bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga36af2a50fb3619d5f50726a283ef6bad">More...</a><br /></td></tr>
<tr class="separator:ga36af2a50fb3619d5f50726a283ef6bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbe83bcc8ed8ab23f3febd5b67dd966"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gabbbe83bcc8ed8ab23f3febd5b67dd966">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b, bool sgn)</td></tr>
<tr class="memdesc:gabbbe83bcc8ed8ab23f3febd5b67dd966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gabbbe83bcc8ed8ab23f3febd5b67dd966">More...</a><br /></td></tr>
<tr class="separator:gabbbe83bcc8ed8ab23f3febd5b67dd966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfa8fe41cc0609a38534c0a4ed7db6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga65cfa8fe41cc0609a38534c0a4ed7db6">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga65cfa8fe41cc0609a38534c0a4ed7db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga65cfa8fe41cc0609a38534c0a4ed7db6">More...</a><br /></td></tr>
<tr class="separator:ga65cfa8fe41cc0609a38534c0a4ed7db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb48743a008c13b24fc3ec08349cc5b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga5fb48743a008c13b24fc3ec08349cc5b">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga5fb48743a008c13b24fc3ec08349cc5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga5fb48743a008c13b24fc3ec08349cc5b">More...</a><br /></td></tr>
<tr class="separator:ga5fb48743a008c13b24fc3ec08349cc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94da7214140654f621867a5b96b1b2e6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga94da7214140654f621867a5b96b1b2e6">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:ga94da7214140654f621867a5b96b1b2e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga94da7214140654f621867a5b96b1b2e6">More...</a><br /></td></tr>
<tr class="separator:ga94da7214140654f621867a5b96b1b2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b3f0ccfe94fdcf2b55e2507d7cf161"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga57b3f0ccfe94fdcf2b55e2507d7cf161">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga57b3f0ccfe94fdcf2b55e2507d7cf161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga57b3f0ccfe94fdcf2b55e2507d7cf161">More...</a><br /></td></tr>
<tr class="separator:ga57b3f0ccfe94fdcf2b55e2507d7cf161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7790052d818ed1f0dffb31e72f7565a6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7790052d818ed1f0dffb31e72f7565a6">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:ga7790052d818ed1f0dffb31e72f7565a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7790052d818ed1f0dffb31e72f7565a6">More...</a><br /></td></tr>
<tr class="separator:ga7790052d818ed1f0dffb31e72f7565a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3a2963a8f3678eb8c49b5aee3882d1"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gadc3a2963a8f3678eb8c49b5aee3882d1">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, bool sgn)</td></tr>
<tr class="memdesc:gadc3a2963a8f3678eb8c49b5aee3882d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gadc3a2963a8f3678eb8c49b5aee3882d1">More...</a><br /></td></tr>
<tr class="separator:gadc3a2963a8f3678eb8c49b5aee3882d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a25b611bfe2b96cd7339d763e192410"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9a25b611bfe2b96cd7339d763e192410">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a)</td></tr>
<tr class="memdesc:ga9a25b611bfe2b96cd7339d763e192410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga9a25b611bfe2b96cd7339d763e192410">More...</a><br /></td></tr>
<tr class="separator:ga9a25b611bfe2b96cd7339d763e192410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd92b5ec5d73c1043bb7c2643212fe"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaabcd92b5ec5d73c1043bb7c2643212fe">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gaabcd92b5ec5d73c1043bb7c2643212fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaabcd92b5ec5d73c1043bb7c2643212fe">More...</a><br /></td></tr>
<tr class="separator:gaabcd92b5ec5d73c1043bb7c2643212fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2cfa149fc77b4702ea1662e410c2bf"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaae2cfa149fc77b4702ea1662e410c2bf">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="memdesc:gaae2cfa149fc77b4702ea1662e410c2bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaae2cfa149fc77b4702ea1662e410c2bf">More...</a><br /></td></tr>
<tr class="separator:gaae2cfa149fc77b4702ea1662e410c2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a7cb1efc4670ce1b8214b1a2d83e2"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga308a7cb1efc4670ce1b8214b1a2d83e2">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:ga308a7cb1efc4670ce1b8214b1a2d83e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244fe46744093c5cdf79a0b15ab5005f"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga244fe46744093c5cdf79a0b15ab5005f">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:ga244fe46744093c5cdf79a0b15ab5005f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34ebd6295305b7bb2f30c53c081696b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae34ebd6295305b7bb2f30c53c081696b">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:gae34ebd6295305b7bb2f30c53c081696b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d510e7081c3c2bb71a704636dce5ea"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga67d510e7081c3c2bb71a704636dce5ea">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:ga67d510e7081c3c2bb71a704636dce5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280e27bb7a29924bfcdeaadcf8f41117"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga280e27bb7a29924bfcdeaadcf8f41117">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:ga280e27bb7a29924bfcdeaadcf8f41117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99cfc1409dca6aecfe5b1c58d4c15ff"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae99cfc1409dca6aecfe5b1c58d4c15ff">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b)</td></tr>
<tr class="separator:gae99cfc1409dca6aecfe5b1c58d4c15ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v16uint32</h2></td></tr>
<tr class="memitem:ga83a2dca358ea919977c8fad6928a5cc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga83a2dca358ea919977c8fad6928a5cc6">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:ga83a2dca358ea919977c8fad6928a5cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga83a2dca358ea919977c8fad6928a5cc6">More...</a><br /></td></tr>
<tr class="separator:ga83a2dca358ea919977c8fad6928a5cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v16int32</h2></td></tr>
<tr class="memitem:ga01ae50b169a9055e53ec659ef58f1bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga01ae50b169a9055e53ec659ef58f1bd5">band</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga01ae50b169a9055e53ec659ef58f1bd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga01ae50b169a9055e53ec659ef58f1bd5">More...</a><br /></td></tr>
<tr class="separator:ga01ae50b169a9055e53ec659ef58f1bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53991c0d9ee9f689da117c998c45cb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae53991c0d9ee9f689da117c998c45cb9">bor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:gae53991c0d9ee9f689da117c998c45cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gae53991c0d9ee9f689da117c998c45cb9">More...</a><br /></td></tr>
<tr class="separator:gae53991c0d9ee9f689da117c998c45cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6de9b03c3659ece5e9b04d65296556"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaec6de9b03c3659ece5e9b04d65296556">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gaec6de9b03c3659ece5e9b04d65296556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaec6de9b03c3659ece5e9b04d65296556">More...</a><br /></td></tr>
<tr class="separator:gaec6de9b03c3659ece5e9b04d65296556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d89bda4689e1729512cb0dd76345233"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3d89bda4689e1729512cb0dd76345233">bneg_ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga3d89bda4689e1729512cb0dd76345233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3d89bda4689e1729512cb0dd76345233">More...</a><br /></td></tr>
<tr class="separator:ga3d89bda4689e1729512cb0dd76345233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2545f371d6a4fc0cdd9f88a246d4d273"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga2545f371d6a4fc0cdd9f88a246d4d273">bneg</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:ga2545f371d6a4fc0cdd9f88a246d4d273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga2545f371d6a4fc0cdd9f88a246d4d273">More...</a><br /></td></tr>
<tr class="separator:ga2545f371d6a4fc0cdd9f88a246d4d273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffa92208586296f80c04731a6bd7e3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gabffa92208586296f80c04731a6bd7e3c">bxor</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:gabffa92208586296f80c04731a6bd7e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gabffa92208586296f80c04731a6bd7e3c">More...</a><br /></td></tr>
<tr class="separator:gabffa92208586296f80c04731a6bd7e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003f1134b9119b6430f57ceb6918cf83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga003f1134b9119b6430f57ceb6918cf83">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga003f1134b9119b6430f57ceb6918cf83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga003f1134b9119b6430f57ceb6918cf83">More...</a><br /></td></tr>
<tr class="separator:ga003f1134b9119b6430f57ceb6918cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7c133b8876962a3d1362dae68191be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaac7c133b8876962a3d1362dae68191be">operator|</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:gaac7c133b8876962a3d1362dae68191be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gaac7c133b8876962a3d1362dae68191be">More...</a><br /></td></tr>
<tr class="separator:gaac7c133b8876962a3d1362dae68191be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e9566fd3a5d16f4c64cf5045bdc2c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga78e9566fd3a5d16f4c64cf5045bdc2c8">operator^</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga78e9566fd3a5d16f4c64cf5045bdc2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga78e9566fd3a5d16f4c64cf5045bdc2c8">More...</a><br /></td></tr>
<tr class="separator:ga78e9566fd3a5d16f4c64cf5045bdc2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943b54bf0542eb2950868409cee57809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga943b54bf0542eb2950868409cee57809">operator~</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:ga943b54bf0542eb2950868409cee57809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga943b54bf0542eb2950868409cee57809">More...</a><br /></td></tr>
<tr class="separator:ga943b54bf0542eb2950868409cee57809"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v16int32</h2></td></tr>
<tr class="memitem:gaae81633ab3dc2828bca335bba409a361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaae81633ab3dc2828bca335bba409a361">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:gaae81633ab3dc2828bca335bba409a361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaae81633ab3dc2828bca335bba409a361">More...</a><br /></td></tr>
<tr class="separator:gaae81633ab3dc2828bca335bba409a361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a489217dd65b3dc8190c6b855a03a8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9a489217dd65b3dc8190c6b855a03a8b">abs_gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, bool sgn, unsigned int &amp;cmp)</td></tr>
<tr class="memdesc:ga9a489217dd65b3dc8190c6b855a03a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga9a489217dd65b3dc8190c6b855a03a8b">More...</a><br /></td></tr>
<tr class="separator:ga9a489217dd65b3dc8190c6b855a03a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416cdb244abd230f9be0b48fb65dea3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga416cdb244abd230f9be0b48fb65dea3d">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:ga416cdb244abd230f9be0b48fb65dea3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga416cdb244abd230f9be0b48fb65dea3d">More...</a><br /></td></tr>
<tr class="separator:ga416cdb244abd230f9be0b48fb65dea3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be1280af5ebaa328d6f478033edf672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga1be1280af5ebaa328d6f478033edf672">abs</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga1be1280af5ebaa328d6f478033edf672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga1be1280af5ebaa328d6f478033edf672">More...</a><br /></td></tr>
<tr class="separator:ga1be1280af5ebaa328d6f478033edf672"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v16int32</h2></td></tr>
<tr class="memitem:ga13519a72b03d9b7df6b059d2af8a4548"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga13519a72b03d9b7df6b059d2af8a4548">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga13519a72b03d9b7df6b059d2af8a4548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga13519a72b03d9b7df6b059d2af8a4548">More...</a><br /></td></tr>
<tr class="separator:ga13519a72b03d9b7df6b059d2af8a4548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54f6d3ff34d11be14937f620a742219"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab54f6d3ff34d11be14937f620a742219">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:gab54f6d3ff34d11be14937f620a742219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gab54f6d3ff34d11be14937f620a742219">More...</a><br /></td></tr>
<tr class="separator:gab54f6d3ff34d11be14937f620a742219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474f213b9370dfbd310b993266624c94"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga474f213b9370dfbd310b993266624c94">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga474f213b9370dfbd310b993266624c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga474f213b9370dfbd310b993266624c94">More...</a><br /></td></tr>
<tr class="separator:ga474f213b9370dfbd310b993266624c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f8ef34d6f4df143da24a2276a0e02e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga53f8ef34d6f4df143da24a2276a0e02e">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga53f8ef34d6f4df143da24a2276a0e02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga53f8ef34d6f4df143da24a2276a0e02e">More...</a><br /></td></tr>
<tr class="separator:ga53f8ef34d6f4df143da24a2276a0e02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e566e886eda3dd716c82e7a067c6624"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9e566e886eda3dd716c82e7a067c6624">lt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga9e566e886eda3dd716c82e7a067c6624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga9e566e886eda3dd716c82e7a067c6624">More...</a><br /></td></tr>
<tr class="separator:ga9e566e886eda3dd716c82e7a067c6624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababd16c4902738905e83044b237901b6"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gababd16c4902738905e83044b237901b6">ge</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b, bool sgn)</td></tr>
<tr class="memdesc:gababd16c4902738905e83044b237901b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gababd16c4902738905e83044b237901b6">More...</a><br /></td></tr>
<tr class="separator:gababd16c4902738905e83044b237901b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d4c6908bcd48e466058a49d501a220"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga05d4c6908bcd48e466058a49d501a220">le</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga05d4c6908bcd48e466058a49d501a220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga05d4c6908bcd48e466058a49d501a220">More...</a><br /></td></tr>
<tr class="separator:ga05d4c6908bcd48e466058a49d501a220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0428f878ed556f1a21af6625c8fe4"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7fe0428f878ed556f1a21af6625c8fe4">gt</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b, bool sgn)</td></tr>
<tr class="memdesc:ga7fe0428f878ed556f1a21af6625c8fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7fe0428f878ed556f1a21af6625c8fe4">More...</a><br /></td></tr>
<tr class="separator:ga7fe0428f878ed556f1a21af6625c8fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b212d4c6aeb920469969f91a4f8d1"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaed4b212d4c6aeb920469969f91a4f8d1">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:gaed4b212d4c6aeb920469969f91a4f8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaed4b212d4c6aeb920469969f91a4f8d1">More...</a><br /></td></tr>
<tr class="separator:gaed4b212d4c6aeb920469969f91a4f8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4837ae0d83a3ae58ac2235f282a7a71d"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4837ae0d83a3ae58ac2235f282a7a71d">ltz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, bool sgn)</td></tr>
<tr class="memdesc:ga4837ae0d83a3ae58ac2235f282a7a71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga4837ae0d83a3ae58ac2235f282a7a71d">More...</a><br /></td></tr>
<tr class="separator:ga4837ae0d83a3ae58ac2235f282a7a71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e2a2f4a5f3c8b0e40ad97e974579a3"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga88e2a2f4a5f3c8b0e40ad97e974579a3">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:ga88e2a2f4a5f3c8b0e40ad97e974579a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga88e2a2f4a5f3c8b0e40ad97e974579a3">More...</a><br /></td></tr>
<tr class="separator:ga88e2a2f4a5f3c8b0e40ad97e974579a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6be9694c93e311f1f0bdb4cbd27f5"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaedf6be9694c93e311f1f0bdb4cbd27f5">gtz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, bool sgn)</td></tr>
<tr class="memdesc:gaedf6be9694c93e311f1f0bdb4cbd27f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaedf6be9694c93e311f1f0bdb4cbd27f5">More...</a><br /></td></tr>
<tr class="separator:gaedf6be9694c93e311f1f0bdb4cbd27f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01416f376e8bb0cbd6c60d40fd4f54"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3a01416f376e8bb0cbd6c60d40fd4f54">eqz</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a)</td></tr>
<tr class="memdesc:ga3a01416f376e8bb0cbd6c60d40fd4f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3a01416f376e8bb0cbd6c60d40fd4f54">More...</a><br /></td></tr>
<tr class="separator:ga3a01416f376e8bb0cbd6c60d40fd4f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c5cf6096e68c27640a0658974bc2f3"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga65c5cf6096e68c27640a0658974bc2f3">eq</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga65c5cf6096e68c27640a0658974bc2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga65c5cf6096e68c27640a0658974bc2f3">More...</a><br /></td></tr>
<tr class="separator:ga65c5cf6096e68c27640a0658974bc2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0147c5618aa6e419294a2a10cf5284"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3a0147c5618aa6e419294a2a10cf5284">ne</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="memdesc:ga3a0147c5618aa6e419294a2a10cf5284"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a != b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3a0147c5618aa6e419294a2a10cf5284">More...</a><br /></td></tr>
<tr class="separator:ga3a0147c5618aa6e419294a2a10cf5284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fcbb4b1e93a7c00daf6c0855a0f3e9"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa4fcbb4b1e93a7c00daf6c0855a0f3e9">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:gaa4fcbb4b1e93a7c00daf6c0855a0f3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac63bd4cc95785876b7cb182f954192"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3ac63bd4cc95785876b7cb182f954192">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:ga3ac63bd4cc95785876b7cb182f954192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77315688c392750b96c24be68c35785d"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga77315688c392750b96c24be68c35785d">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:ga77315688c392750b96c24be68c35785d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f492da738d794cc9fb8cbdd200bdd7f"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3f492da738d794cc9fb8cbdd200bdd7f">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:ga3f492da738d794cc9fb8cbdd200bdd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439bca0072604ac5325b0f0bd177e98a"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga439bca0072604ac5325b0f0bd177e98a">operator==</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:ga439bca0072604ac5325b0f0bd177e98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519869540a5c5c2fbb9ff593a0fe4897"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga519869540a5c5c2fbb9ff593a0fe4897">operator!=</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b)</td></tr>
<tr class="separator:ga519869540a5c5c2fbb9ff593a0fe4897"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v16int32</h2></td></tr>
<tr class="memitem:ga9557dd630df03ec5a09eefda8b8a1dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9557dd630df03ec5a09eefda8b8a1dc1">sel</a> (<a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> a, <a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:ga9557dd630df03ec5a09eefda8b8a1dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga9557dd630df03ec5a09eefda8b8a1dc1">More...</a><br /></td></tr>
<tr class="separator:ga9557dd630df03ec5a09eefda8b8a1dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v8cint32</h2></td></tr>
<tr class="memitem:ga01b6de3522fa53294d0124ac30ee4fcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga01b6de3522fa53294d0124ac30ee4fcc">band</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:ga01b6de3522fa53294d0124ac30ee4fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga01b6de3522fa53294d0124ac30ee4fcc">More...</a><br /></td></tr>
<tr class="separator:ga01b6de3522fa53294d0124ac30ee4fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1296ab1f27e79773a8252d23e5cc70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gace1296ab1f27e79773a8252d23e5cc70">bor</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:gace1296ab1f27e79773a8252d23e5cc70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gace1296ab1f27e79773a8252d23e5cc70">More...</a><br /></td></tr>
<tr class="separator:gace1296ab1f27e79773a8252d23e5cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad484bc8df680e4ddad699dc020006c6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad484bc8df680e4ddad699dc020006c6a">bneg</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a)</td></tr>
<tr class="memdesc:gad484bc8df680e4ddad699dc020006c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#gad484bc8df680e4ddad699dc020006c6a">More...</a><br /></td></tr>
<tr class="separator:gad484bc8df680e4ddad699dc020006c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67612835c654483c41ac46b0620c4d73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga67612835c654483c41ac46b0620c4d73">bxor</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:ga67612835c654483c41ac46b0620c4d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga67612835c654483c41ac46b0620c4d73">More...</a><br /></td></tr>
<tr class="separator:ga67612835c654483c41ac46b0620c4d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9728adaec4cc8ab7216e70420429e6bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga9728adaec4cc8ab7216e70420429e6bc">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:ga9728adaec4cc8ab7216e70420429e6bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga9728adaec4cc8ab7216e70420429e6bc">More...</a><br /></td></tr>
<tr class="separator:ga9728adaec4cc8ab7216e70420429e6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa302d3b308f2a92d29ec45c684fc64fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaa302d3b308f2a92d29ec45c684fc64fd">operator|</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:gaa302d3b308f2a92d29ec45c684fc64fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gaa302d3b308f2a92d29ec45c684fc64fd">More...</a><br /></td></tr>
<tr class="separator:gaa302d3b308f2a92d29ec45c684fc64fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f130e0de79b79d997a0a84f3bc0a97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga23f130e0de79b79d997a0a84f3bc0a97">operator^</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b)</td></tr>
<tr class="memdesc:ga23f130e0de79b79d997a0a84f3bc0a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga23f130e0de79b79d997a0a84f3bc0a97">More...</a><br /></td></tr>
<tr class="separator:ga23f130e0de79b79d997a0a84f3bc0a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0496e874d7c3e653c60c10e8d3053149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0496e874d7c3e653c60c10e8d3053149">operator~</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a)</td></tr>
<tr class="memdesc:ga0496e874d7c3e653c60c10e8d3053149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga0496e874d7c3e653c60c10e8d3053149">More...</a><br /></td></tr>
<tr class="separator:ga0496e874d7c3e653c60c10e8d3053149"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v8cint32</h2></td></tr>
<tr class="memitem:ga8308033d2074545c6bbd117f9f07b45c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga8308033d2074545c6bbd117f9f07b45c">sel</a> (<a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> a, <a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:ga8308033d2074545c6bbd117f9f07b45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga8308033d2074545c6bbd117f9f07b45c">More...</a><br /></td></tr>
<tr class="separator:ga8308033d2074545c6bbd117f9f07b45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v8cfloat</h2></td></tr>
<tr class="memitem:gaf9a1907be9b390cbb68f59c1be0e74e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaf9a1907be9b390cbb68f59c1be0e74e1">sel</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:gaf9a1907be9b390cbb68f59c1be0e74e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#gaf9a1907be9b390cbb68f59c1be0e74e1">More...</a><br /></td></tr>
<tr class="separator:gaf9a1907be9b390cbb68f59c1be0e74e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector bitwise operations for datatype v32bfloat16</h2></td></tr>
<tr class="memitem:ga3f94a7fe3aad54fcf86e4d6fe6c9725d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3f94a7fe3aad54fcf86e4d6fe6c9725d">band</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga3f94a7fe3aad54fcf86e4d6fe6c9725d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga3f94a7fe3aad54fcf86e4d6fe6c9725d">More...</a><br /></td></tr>
<tr class="separator:ga3f94a7fe3aad54fcf86e4d6fe6c9725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8882299cd5210628d8c106f1c6b0b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga1b8882299cd5210628d8c106f1c6b0b5">bor</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga1b8882299cd5210628d8c106f1c6b0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#ga1b8882299cd5210628d8c106f1c6b0b5">More...</a><br /></td></tr>
<tr class="separator:ga1b8882299cd5210628d8c106f1c6b0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68acb38781e3e82f712e2afb4c85a2e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga68acb38781e3e82f712e2afb4c85a2e5">bneg</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:ga68acb38781e3e82f712e2afb4c85a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga68acb38781e3e82f712e2afb4c85a2e5">More...</a><br /></td></tr>
<tr class="separator:ga68acb38781e3e82f712e2afb4c85a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbffdb0be4d8affd62590068a4ee7c20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gabbffdb0be4d8affd62590068a4ee7c20">bxor</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:gabbffdb0be4d8affd62590068a4ee7c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#gabbffdb0be4d8affd62590068a4ee7c20">More...</a><br /></td></tr>
<tr class="separator:gabbffdb0be4d8affd62590068a4ee7c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c46102815a90cef31ab4d6e5e11715a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3c46102815a90cef31ab4d6e5e11715a">operator&amp;</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga3c46102815a90cef31ab4d6e5e11715a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise AND.  <a href="group__intr__gpvectorop__logic.html#ga3c46102815a90cef31ab4d6e5e11715a">More...</a><br /></td></tr>
<tr class="separator:ga3c46102815a90cef31ab4d6e5e11715a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ad593072d3e32e1d0a94a1c17bb7a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac4ad593072d3e32e1d0a94a1c17bb7a3">operator|</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:gac4ad593072d3e32e1d0a94a1c17bb7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise OR.  <a href="group__intr__gpvectorop__logic.html#gac4ad593072d3e32e1d0a94a1c17bb7a3">More...</a><br /></td></tr>
<tr class="separator:gac4ad593072d3e32e1d0a94a1c17bb7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042c6e5b595b62b8eb1006f1b9475024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga042c6e5b595b62b8eb1006f1b9475024">operator^</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga042c6e5b595b62b8eb1006f1b9475024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise XOR.  <a href="group__intr__gpvectorop__logic.html#ga042c6e5b595b62b8eb1006f1b9475024">More...</a><br /></td></tr>
<tr class="separator:ga042c6e5b595b62b8eb1006f1b9475024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d958162f14d9af69f55e77ab7e0ba56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4d958162f14d9af69f55e77ab7e0ba56">operator~</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:ga4d958162f14d9af69f55e77ab7e0ba56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bitwise negation.  <a href="group__intr__gpvectorop__logic.html#ga4d958162f14d9af69f55e77ab7e0ba56">More...</a><br /></td></tr>
<tr class="separator:ga4d958162f14d9af69f55e77ab7e0ba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector absolute value intrinsics for datatype v32bfloat16</h2></td></tr>
<tr class="memitem:ga7263ec48eb0778f3b5ab9f3321594149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7263ec48eb0778f3b5ab9f3321594149">abs</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:ga7263ec48eb0778f3b5ab9f3321594149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector absolute operation.  <a href="group__intr__gpvectorop__logic.html#ga7263ec48eb0778f3b5ab9f3321594149">More...</a><br /></td></tr>
<tr class="separator:ga7263ec48eb0778f3b5ab9f3321594149"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector comparison intrinsics for datatype v32bfloat16</h2></td></tr>
<tr class="memitem:gab8d44814f924fbb0de63ac3894a46f4e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gab8d44814f924fbb0de63ac3894a46f4e">lt</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:gab8d44814f924fbb0de63ac3894a46f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gab8d44814f924fbb0de63ac3894a46f4e">More...</a><br /></td></tr>
<tr class="separator:gab8d44814f924fbb0de63ac3894a46f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e29219328e4931e4fe82d29ed7aaa05"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga3e29219328e4931e4fe82d29ed7aaa05">ge</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga3e29219328e4931e4fe82d29ed7aaa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga3e29219328e4931e4fe82d29ed7aaa05">More...</a><br /></td></tr>
<tr class="separator:ga3e29219328e4931e4fe82d29ed7aaa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d93ffb317cae047c052d3a640bff4"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gaac5d93ffb317cae047c052d3a640bff4">le</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:gaac5d93ffb317cae047c052d3a640bff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt;= b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gaac5d93ffb317cae047c052d3a640bff4">More...</a><br /></td></tr>
<tr class="separator:gaac5d93ffb317cae047c052d3a640bff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dae5ca94ab6e01f9672b032c8ffa273"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga7dae5ca94ab6e01f9672b032c8ffa273">gt</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga7dae5ca94ab6e01f9672b032c8ffa273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga7dae5ca94ab6e01f9672b032c8ffa273">More...</a><br /></td></tr>
<tr class="separator:ga7dae5ca94ab6e01f9672b032c8ffa273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae7ded8e62407e28c0938bf1cb42a6b"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gadae7ded8e62407e28c0938bf1cb42a6b">ltz</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:gadae7ded8e62407e28c0938bf1cb42a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &lt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gadae7ded8e62407e28c0938bf1cb42a6b">More...</a><br /></td></tr>
<tr class="separator:gadae7ded8e62407e28c0938bf1cb42a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229c27b08b861403eedb4cb0dba41489"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga229c27b08b861403eedb4cb0dba41489">gtz</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:ga229c27b08b861403eedb4cb0dba41489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a &gt; 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga229c27b08b861403eedb4cb0dba41489">More...</a><br /></td></tr>
<tr class="separator:ga229c27b08b861403eedb4cb0dba41489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260dd78fe71dec63340e39332a50b6de"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga260dd78fe71dec63340e39332a50b6de">eqz</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a)</td></tr>
<tr class="memdesc:ga260dd78fe71dec63340e39332a50b6de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == 0 is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga260dd78fe71dec63340e39332a50b6de">More...</a><br /></td></tr>
<tr class="separator:ga260dd78fe71dec63340e39332a50b6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e49ac0c9892ec6e2e09e938014694"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga4c8e49ac0c9892ec6e2e09e938014694">eq</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:ga4c8e49ac0c9892ec6e2e09e938014694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#ga4c8e49ac0c9892ec6e2e09e938014694">More...</a><br /></td></tr>
<tr class="separator:ga4c8e49ac0c9892ec6e2e09e938014694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c5d82840937509e3a16b9e0da5ca5c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gac4c5d82840937509e3a16b9e0da5ca5c">ne</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="memdesc:gac4c5d82840937509e3a16b9e0da5ca5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for which vector lanes a == b is fulfilled.  <a href="group__intr__gpvectorop__logic.html#gac4c5d82840937509e3a16b9e0da5ca5c">More...</a><br /></td></tr>
<tr class="separator:gac4c5d82840937509e3a16b9e0da5ca5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0148aa0019316209acbd6314541caf82"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0148aa0019316209acbd6314541caf82">operator&lt;</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:ga0148aa0019316209acbd6314541caf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fd3de05e38cbe14d369775b6d81566"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gad7fd3de05e38cbe14d369775b6d81566">operator&gt;</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:gad7fd3de05e38cbe14d369775b6d81566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914633d1bca6d2ff5ca3a278934ed314"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga914633d1bca6d2ff5ca3a278934ed314">operator&lt;=</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:ga914633d1bca6d2ff5ca3a278934ed314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3c7c5ec7068915d65faf29d05474cd"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga0d3c7c5ec7068915d65faf29d05474cd">operator&gt;=</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:ga0d3c7c5ec7068915d65faf29d05474cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28033f0f6e732fb48e5572ad627124f7"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga28033f0f6e732fb48e5572ad627124f7">operator==</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:ga28033f0f6e732fb48e5572ad627124f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae557f89ad35df01ef1c5ed7b0cbc9d7c"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#gae557f89ad35df01ef1c5ed7b0cbc9d7c">operator!=</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b)</td></tr>
<tr class="separator:gae557f89ad35df01ef1c5ed7b0cbc9d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Vector selection intrinsics for datatype v32bfloat16</h2></td></tr>
<tr class="memitem:ga35165ab564617fd3f45cba0f50847f36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__intr__gpvectorop__logic.html#ga35165ab564617fd3f45cba0f50847f36">sel</a> (<a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> a, <a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> b, unsigned int sel)</td></tr>
<tr class="memdesc:ga35165ab564617fd3f45cba0f50847f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected.  <a href="group__intr__gpvectorop__logic.html#ga35165ab564617fd3f45cba0f50847f36">More...</a><br /></td></tr>
<tr class="separator:ga35165ab564617fd3f45cba0f50847f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga416cdb244abd230f9be0b48fb65dea3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416cdb244abd230f9be0b48fb65dea3d">&#9670;&nbsp;</a></span>abs() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga1be1280af5ebaa328d6f478033edf672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be1280af5ebaa328d6f478033edf672">&#9670;&nbsp;</a></span>abs() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gafaec176ca19b5b08925cfacba99f90d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaec176ca19b5b08925cfacba99f90d3">&#9670;&nbsp;</a></span>abs() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga1a20c60acb9286c6daa312ca200180b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a20c60acb9286c6daa312ca200180b7">&#9670;&nbsp;</a></span>abs() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga7263ec48eb0778f3b5ab9f3321594149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7263ec48eb0778f3b5ab9f3321594149">&#9670;&nbsp;</a></span>abs() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga963a9abf5864d2e0bbbb11ce5af29178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga963a9abf5864d2e0bbbb11ce5af29178">&#9670;&nbsp;</a></span>abs() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga42b61a5eab9a47f9d08c29fd5ca79a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42b61a5eab9a47f9d08c29fd5ca79a15">&#9670;&nbsp;</a></span>abs() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga6f6a3f211a2f1db5b0aaf6e95494f809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f6a3f211a2f1db5b0aaf6e95494f809">&#9670;&nbsp;</a></span>abs() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga4822c4ab90fa40e274745f1776fe70ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4822c4ab90fa40e274745f1776fe70ae">&#9670;&nbsp;</a></span>abs() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga59acbf7dcf3fa6f02e674907503ffb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59acbf7dcf3fa6f02e674907503ffb2c">&#9670;&nbsp;</a></span>abs() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga230b092d08e2fe58582fba19143372cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230b092d08e2fe58582fba19143372cd">&#9670;&nbsp;</a></span>abs() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gaba8aebaf8fa5b75671443fc4f2838b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8aebaf8fa5b75671443fc4f2838b11">&#9670;&nbsp;</a></span>abs() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga29289149b3ad6587024accc026108469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29289149b3ad6587024accc026108469">&#9670;&nbsp;</a></span>abs() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga9a489217dd65b3dc8190c6b855a03a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a489217dd65b3dc8190c6b855a03a8b">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gaae81633ab3dc2828bca335bba409a361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae81633ab3dc2828bca335bba409a361">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga3bfc544f85d1c3d590ab847de38c4767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bfc544f85d1c3d590ab847de38c4767">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga007761373e84c78d8d8a6967e2c336ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007761373e84c78d8d8a6967e2c336ce">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gae4d753fca323b19b5afd238d892e01c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d753fca323b19b5afd238d892e01c0">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga0eaeb0eb8f231d9f3dbf3178affabd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eaeb0eb8f231d9f3dbf3178affabd60">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga5b4d5dc1d83e93a5f2c5e7e366372c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4d5dc1d83e93a5f2c5e7e366372c72">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gaf180a1ceacdedac06c6fa8fc748665b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf180a1ceacdedac06c6fa8fc748665b1">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="gae3cf960be7caead425a0ca09a17e8e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3cf960be7caead425a0ca09a17e8e47">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga6d032e4e513f4fe2916c4010e674a22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d032e4e513f4fe2916c4010e674a22f">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga0c74c9c62d64e0ab5ee4dd47d0bf012e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c74c9c62d64e0ab5ee4dd47d0bf012e">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga05030849278d935ca5a9997690dc72fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05030849278d935ca5a9997690dc72fc">&#9670;&nbsp;</a></span>abs_gtz() <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> abs_gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector absolute operation. Also checks for which vector lanes (a &gt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &gt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: abs(a) </dd></dl>

</div>
</div>
<a id="ga8c5b7ecfd958c2774f62d8fb2bb74cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5b7ecfd958c2774f62d8fb2bb74cde">&#9670;&nbsp;</a></span>band() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga01ae50b169a9055e53ec659ef58f1bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ae50b169a9055e53ec659ef58f1bd5">&#9670;&nbsp;</a></span>band() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga9486c425cf71d29f6591f1ca6745471e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9486c425cf71d29f6591f1ca6745471e">&#9670;&nbsp;</a></span>band() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga3f94a7fe3aad54fcf86e4d6fe6c9725d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f94a7fe3aad54fcf86e4d6fe6c9725d">&#9670;&nbsp;</a></span>band() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga9e7e238505a1bc4db6677c9fef982ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e7e238505a1bc4db6677c9fef982ac6">&#9670;&nbsp;</a></span>band() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga577db0c809dfe0f3934e0d8dc5b488ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577db0c809dfe0f3934e0d8dc5b488ed">&#9670;&nbsp;</a></span>band() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga5d18ab4efe88cf86a506da036a2570a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d18ab4efe88cf86a506da036a2570a5">&#9670;&nbsp;</a></span>band() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga2081f1a644855f8f3718eb20476d3d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2081f1a644855f8f3718eb20476d3d4f">&#9670;&nbsp;</a></span>band() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="ga01b6de3522fa53294d0124ac30ee4fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01b6de3522fa53294d0124ac30ee4fcc">&#9670;&nbsp;</a></span>band() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> band </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND operation </dd></dl>

</div>
</div>
<a id="gaa6638d7f70dbf70ab1a9d50715b887b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6638d7f70dbf70ab1a9d50715b887b6">&#9670;&nbsp;</a></span>bneg() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="ga2545f371d6a4fc0cdd9f88a246d4d273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2545f371d6a4fc0cdd9f88a246d4d273">&#9670;&nbsp;</a></span>bneg() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="gae93778b3b8b666981cd9188733d7a04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae93778b3b8b666981cd9188733d7a04b">&#9670;&nbsp;</a></span>bneg() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="ga68acb38781e3e82f712e2afb4c85a2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68acb38781e3e82f712e2afb4c85a2e5">&#9670;&nbsp;</a></span>bneg() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="ga81154065e726daa1a3d613b63a23dd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81154065e726daa1a3d613b63a23dd03">&#9670;&nbsp;</a></span>bneg() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="gab604275ea4542d1b4fcb2dd30f485c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab604275ea4542d1b4fcb2dd30f485c35">&#9670;&nbsp;</a></span>bneg() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="gace127b233c82fe2c085ea37929f24cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace127b233c82fe2c085ea37929f24cac">&#9670;&nbsp;</a></span>bneg() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="ga3615fa2fe4ee970dcd63adbc9774e902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3615fa2fe4ee970dcd63adbc9774e902">&#9670;&nbsp;</a></span>bneg() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="gad484bc8df680e4ddad699dc020006c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad484bc8df680e4ddad699dc020006c6a">&#9670;&nbsp;</a></span>bneg() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> bneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of operation bitwise negation </dd></dl>

</div>
</div>
<a id="ga3d89bda4689e1729512cb0dd76345233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d89bda4689e1729512cb0dd76345233">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gaec6de9b03c3659ece5e9b04d65296556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec6de9b03c3659ece5e9b04d65296556">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gafa9eff8f4e94f3fc6e8336566dced97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9eff8f4e94f3fc6e8336566dced97d">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga743dea58e05754b9dcdbc3162638ed68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga743dea58e05754b9dcdbc3162638ed68">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga0b87f62eab3f9908f3642ae5583cb568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b87f62eab3f9908f3642ae5583cb568">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga697fdb8681aade027366c8d347efcb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697fdb8681aade027366c8d347efcb13">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga379992e30dd21eb26b51b478920936f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga379992e30dd21eb26b51b478920936f5">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gade17d1bd5e388b661e4d97c90534d35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade17d1bd5e388b661e4d97c90534d35c">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga81158be8e0fd0731514903414131e1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81158be8e0fd0731514903414131e1f6">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga9f5e6cccbe3ae946682665fee95ac3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5e6cccbe3ae946682665fee95ac3c8">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga29dcc2174a8727b13de9023389664b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29dcc2174a8727b13de9023389664b47">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga8a4003d99afcb52fe7e0a1afafa99fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4003d99afcb52fe7e0a1afafa99fa1">&#9670;&nbsp;</a></span>bneg_ltz() <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> bneg_ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long &amp;&#160;</td>
          <td class="paramname"><em>cmp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. Also checks for which vector lanes (a &lt; 0) is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">cmp</td><td>Result of: a &lt; 0 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga5b05638fa06c4fc081ea04a206de795b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b05638fa06c4fc081ea04a206de795b">&#9670;&nbsp;</a></span>bor() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gae53991c0d9ee9f689da117c998c45cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53991c0d9ee9f689da117c998c45cb9">&#9670;&nbsp;</a></span>bor() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gaf0694ac3eb0f12591396fbc691fba542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0694ac3eb0f12591396fbc691fba542">&#9670;&nbsp;</a></span>bor() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga1b8882299cd5210628d8c106f1c6b0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b8882299cd5210628d8c106f1c6b0b5">&#9670;&nbsp;</a></span>bor() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga4905bcd2b20f069bfb62633322d86002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4905bcd2b20f069bfb62633322d86002">&#9670;&nbsp;</a></span>bor() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gafec297cbd55b26080d9e42441c5ea944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec297cbd55b26080d9e42441c5ea944">&#9670;&nbsp;</a></span>bor() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga566fc55a553b559cdbde5190d9c68456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566fc55a553b559cdbde5190d9c68456">&#9670;&nbsp;</a></span>bor() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga566ae222f927d177509ad7d083eb696c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga566ae222f927d177509ad7d083eb696c">&#9670;&nbsp;</a></span>bor() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gace1296ab1f27e79773a8252d23e5cc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1296ab1f27e79773a8252d23e5cc70">&#9670;&nbsp;</a></span>bor() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> bor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga8dcaae9fec2ba9231c6ef517be45164b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dcaae9fec2ba9231c6ef517be45164b">&#9670;&nbsp;</a></span>bxor() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gabffa92208586296f80c04731a6bd7e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffa92208586296f80c04731a6bd7e3c">&#9670;&nbsp;</a></span>bxor() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga312cb6b1edbff868087c9aa5c4434593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312cb6b1edbff868087c9aa5c4434593">&#9670;&nbsp;</a></span>bxor() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gabbffdb0be4d8affd62590068a4ee7c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbffdb0be4d8affd62590068a4ee7c20">&#9670;&nbsp;</a></span>bxor() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga5a09e9b31ad4a062cca4a419f0ff5ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a09e9b31ad4a062cca4a419f0ff5ad6">&#9670;&nbsp;</a></span>bxor() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gaac0e702ed8aa840fbad08b9d08fac09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac0e702ed8aa840fbad08b9d08fac09f">&#9670;&nbsp;</a></span>bxor() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga4aa2a56a9e76ab4c0521fb8bd42a4dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa2a56a9e76ab4c0521fb8bd42a4dfe">&#9670;&nbsp;</a></span>bxor() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga4d934dd7e8ca9289c929d031de67b5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d934dd7e8ca9289c929d031de67b5f0">&#9670;&nbsp;</a></span>bxor() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga67612835c654483c41ac46b0620c4d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67612835c654483c41ac46b0620c4d73">&#9670;&nbsp;</a></span>bxor() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> bxor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga65c5cf6096e68c27640a0658974bc2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c5cf6096e68c27640a0658974bc2f3">&#9670;&nbsp;</a></span>eq() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="gaabcd92b5ec5d73c1043bb7c2643212fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcd92b5ec5d73c1043bb7c2643212fe">&#9670;&nbsp;</a></span>eq() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga4c8e49ac0c9892ec6e2e09e938014694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c8e49ac0c9892ec6e2e09e938014694">&#9670;&nbsp;</a></span>eq() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="gae56212c91984cf1564278d31491b2100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae56212c91984cf1564278d31491b2100">&#9670;&nbsp;</a></span>eq() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga00901110f4f6a4936fab113bdac5b68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00901110f4f6a4936fab113bdac5b68c">&#9670;&nbsp;</a></span>eq() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga089952b19c982a1f63ac948b67b48487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089952b19c982a1f63ac948b67b48487">&#9670;&nbsp;</a></span>eq() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga27fcf97c41a68fc3183409aa4a01de71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27fcf97c41a68fc3183409aa4a01de71">&#9670;&nbsp;</a></span>eq() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long eq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga3a01416f376e8bb0cbd6c60d40fd4f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a01416f376e8bb0cbd6c60d40fd4f54">&#9670;&nbsp;</a></span>eqz() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="ga9a25b611bfe2b96cd7339d763e192410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a25b611bfe2b96cd7339d763e192410">&#9670;&nbsp;</a></span>eqz() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="ga260dd78fe71dec63340e39332a50b6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga260dd78fe71dec63340e39332a50b6de">&#9670;&nbsp;</a></span>eqz() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="ga38a8f34b4f7577eb06ff980bd670c76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a8f34b4f7577eb06ff980bd670c76b">&#9670;&nbsp;</a></span>eqz() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="gaf53238b55391796ab6bde1c5399acb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf53238b55391796ab6bde1c5399acb71">&#9670;&nbsp;</a></span>eqz() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="ga59202790aeb0ae01234db071f74732a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59202790aeb0ae01234db071f74732a4">&#9670;&nbsp;</a></span>eqz() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="ga3ea2665bc2ad2da64f2c827e13c42c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea2665bc2ad2da64f2c827e13c42c83">&#9670;&nbsp;</a></span>eqz() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long eqz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == 0 </dd></dl>

</div>
</div>
<a id="gab54f6d3ff34d11be14937f620a742219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54f6d3ff34d11be14937f620a742219">&#9670;&nbsp;</a></span>ge() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gababd16c4902738905e83044b237901b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gababd16c4902738905e83044b237901b6">&#9670;&nbsp;</a></span>ge() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gae1827e3a164c0e0c1d7e9bd72ce33f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1827e3a164c0e0c1d7e9bd72ce33f01">&#9670;&nbsp;</a></span>ge() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gabbbe83bcc8ed8ab23f3febd5b67dd966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbe83bcc8ed8ab23f3febd5b67dd966">&#9670;&nbsp;</a></span>ge() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga3e29219328e4931e4fe82d29ed7aaa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e29219328e4931e4fe82d29ed7aaa05">&#9670;&nbsp;</a></span>ge() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga16137eb33c220f90f023a51ea1e11ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16137eb33c220f90f023a51ea1e11ba2">&#9670;&nbsp;</a></span>ge() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gaf69508d656c3f7cc4578560cdb719315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf69508d656c3f7cc4578560cdb719315">&#9670;&nbsp;</a></span>ge() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga7eb121cd6bc9790e152091179df3aeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eb121cd6bc9790e152091179df3aeab">&#9670;&nbsp;</a></span>ge() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga341cfe2f1a1f7eb83b4cf2a5e13b10aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga341cfe2f1a1f7eb83b4cf2a5e13b10aa">&#9670;&nbsp;</a></span>ge() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gae6ffb609b753b86bfb1a94127a249cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ffb609b753b86bfb1a94127a249cd3">&#9670;&nbsp;</a></span>ge() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gab17c1ca7480cbaf66616cb589ae4b770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab17c1ca7480cbaf66616cb589ae4b770">&#9670;&nbsp;</a></span>ge() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga7a4fa661dbcc75e6d8729b3b1ee425e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4fa661dbcc75e6d8729b3b1ee425e8">&#9670;&nbsp;</a></span>ge() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga28b3b699636eb6f0f587b966760d5cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b3b699636eb6f0f587b966760d5cda">&#9670;&nbsp;</a></span>ge() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga53f8ef34d6f4df143da24a2276a0e02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f8ef34d6f4df143da24a2276a0e02e">&#9670;&nbsp;</a></span>gt() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga7fe0428f878ed556f1a21af6625c8fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fe0428f878ed556f1a21af6625c8fe4">&#9670;&nbsp;</a></span>gt() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gaa581a5b5bc1a934cc422f8d4fdc6991e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa581a5b5bc1a934cc422f8d4fdc6991e">&#9670;&nbsp;</a></span>gt() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga5fb48743a008c13b24fc3ec08349cc5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb48743a008c13b24fc3ec08349cc5b">&#9670;&nbsp;</a></span>gt() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga7dae5ca94ab6e01f9672b032c8ffa273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dae5ca94ab6e01f9672b032c8ffa273">&#9670;&nbsp;</a></span>gt() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gab670ea79e75a04590614b177cce9acaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab670ea79e75a04590614b177cce9acaa">&#9670;&nbsp;</a></span>gt() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga97fdff416285dd0aaed6151852778b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97fdff416285dd0aaed6151852778b64">&#9670;&nbsp;</a></span>gt() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gac96e791268b2065fec4f34c9efee2973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac96e791268b2065fec4f34c9efee2973">&#9670;&nbsp;</a></span>gt() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gaea8527a4f538935685849c0b0933fcd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8527a4f538935685849c0b0933fcd8">&#9670;&nbsp;</a></span>gt() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gaa7be9ca8b2fd5a5a31fe6454fbb06463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7be9ca8b2fd5a5a31fe6454fbb06463">&#9670;&nbsp;</a></span>gt() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga3d43ed31380087c8196fa42f55816ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d43ed31380087c8196fa42f55816ca9">&#9670;&nbsp;</a></span>gt() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gad6e957e339717f54c50d5a6384b0173c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e957e339717f54c50d5a6384b0173c">&#9670;&nbsp;</a></span>gt() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga7cc3076a7e4fe8c08e44413afb202d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc3076a7e4fe8c08e44413afb202d48">&#9670;&nbsp;</a></span>gt() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga88e2a2f4a5f3c8b0e40ad97e974579a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e2a2f4a5f3c8b0e40ad97e974579a3">&#9670;&nbsp;</a></span>gtz() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="gaedf6be9694c93e311f1f0bdb4cbd27f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf6be9694c93e311f1f0bdb4cbd27f5">&#9670;&nbsp;</a></span>gtz() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga7790052d818ed1f0dffb31e72f7565a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7790052d818ed1f0dffb31e72f7565a6">&#9670;&nbsp;</a></span>gtz() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="gadc3a2963a8f3678eb8c49b5aee3882d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3a2963a8f3678eb8c49b5aee3882d1">&#9670;&nbsp;</a></span>gtz() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga229c27b08b861403eedb4cb0dba41489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga229c27b08b861403eedb4cb0dba41489">&#9670;&nbsp;</a></span>gtz() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga314ac58c42326a07b3de1aa63b2d8eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314ac58c42326a07b3de1aa63b2d8eb5">&#9670;&nbsp;</a></span>gtz() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga1ca0e895e1d290a9edde4c72cbd41fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca0e895e1d290a9edde4c72cbd41fc3">&#9670;&nbsp;</a></span>gtz() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga947521c46edc55b0b1c5bf3a1e844bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947521c46edc55b0b1c5bf3a1e844bda">&#9670;&nbsp;</a></span>gtz() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="gaf62a5c458d882cb27a6ab854df70878e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62a5c458d882cb27a6ab854df70878e">&#9670;&nbsp;</a></span>gtz() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga8b59957f369d99620e4af584d7e0418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b59957f369d99620e4af584d7e0418b">&#9670;&nbsp;</a></span>gtz() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="gab52160623b302b5ea26ac2f08a672c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52160623b302b5ea26ac2f08a672c5b">&#9670;&nbsp;</a></span>gtz() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga4ee226481d10f5202b41643a7564df4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ee226481d10f5202b41643a7564df4e">&#9670;&nbsp;</a></span>gtz() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga25f02e804e74029e4488b9f41781ffad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25f02e804e74029e4488b9f41781ffad">&#9670;&nbsp;</a></span>gtz() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long gtz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &gt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; 0 </dd></dl>

</div>
</div>
<a id="ga474f213b9370dfbd310b993266624c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga474f213b9370dfbd310b993266624c94">&#9670;&nbsp;</a></span>le() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga05d4c6908bcd48e466058a49d501a220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d4c6908bcd48e466058a49d501a220">&#9670;&nbsp;</a></span>le() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga9dfb698ee9fb6525f032b7b6b326f656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfb698ee9fb6525f032b7b6b326f656">&#9670;&nbsp;</a></span>le() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga65cfa8fe41cc0609a38534c0a4ed7db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65cfa8fe41cc0609a38534c0a4ed7db6">&#9670;&nbsp;</a></span>le() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gaac5d93ffb317cae047c052d3a640bff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac5d93ffb317cae047c052d3a640bff4">&#9670;&nbsp;</a></span>le() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gac95435a51243b8c2293f09d4b9a48ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95435a51243b8c2293f09d4b9a48ff6">&#9670;&nbsp;</a></span>le() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga4a819743795bf4a59175ce990b5e9391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a819743795bf4a59175ce990b5e9391">&#9670;&nbsp;</a></span>le() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga5a79771220a36ac4bdf7b39b486996ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a79771220a36ac4bdf7b39b486996ee">&#9670;&nbsp;</a></span>le() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gacac542110d149d77c80e02688f12a180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacac542110d149d77c80e02688f12a180">&#9670;&nbsp;</a></span>le() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gaeb5e299440e942df4e6dec2024265880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5e299440e942df4e6dec2024265880">&#9670;&nbsp;</a></span>le() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga0eacf3cc8f20dcbb23e60f4a1b8a43c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eacf3cc8f20dcbb23e60f4a1b8a43c5">&#9670;&nbsp;</a></span>le() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga64f7eaf37431c65b42fe9df4f568a92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f7eaf37431c65b42fe9df4f568a92a">&#9670;&nbsp;</a></span>le() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga60a1f523db13e3acdc4f075659689187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a1f523db13e3acdc4f075659689187">&#9670;&nbsp;</a></span>le() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long le </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt;= b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga13519a72b03d9b7df6b059d2af8a4548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13519a72b03d9b7df6b059d2af8a4548">&#9670;&nbsp;</a></span>lt() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga9e566e886eda3dd716c82e7a067c6624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e566e886eda3dd716c82e7a067c6624">&#9670;&nbsp;</a></span>lt() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gaeb2e4ca55f5b7c1a2717006081fc3e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb2e4ca55f5b7c1a2717006081fc3e7c">&#9670;&nbsp;</a></span>lt() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga36af2a50fb3619d5f50726a283ef6bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36af2a50fb3619d5f50726a283ef6bad">&#9670;&nbsp;</a></span>lt() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gab8d44814f924fbb0de63ac3894a46f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d44814f924fbb0de63ac3894a46f4e">&#9670;&nbsp;</a></span>lt() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga595a530a751b656d39af6a36e9e64c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga595a530a751b656d39af6a36e9e64c08">&#9670;&nbsp;</a></span>lt() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga220f5a145e494a87dd5d6f7fe64c8a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220f5a145e494a87dd5d6f7fe64c8a0f">&#9670;&nbsp;</a></span>lt() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gad810c7135dfecda214b226be56d12cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad810c7135dfecda214b226be56d12cab">&#9670;&nbsp;</a></span>lt() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga52df96ae88c3da74dc52965f7c850f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52df96ae88c3da74dc52965f7c850f8e">&#9670;&nbsp;</a></span>lt() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gae22c9291425bc9a844cec5ad00bf1925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22c9291425bc9a844cec5ad00bf1925">&#9670;&nbsp;</a></span>lt() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gaa955703d9ac3bfe188a3a6bba5bf74b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa955703d9ac3bfe188a3a6bba5bf74b6">&#9670;&nbsp;</a></span>lt() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga433eb0e065fb72742efb951d6da6b7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433eb0e065fb72742efb951d6da6b7b2">&#9670;&nbsp;</a></span>lt() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga3e118e3eb27777d0f0623d0b0494eee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e118e3eb27777d0f0623d0b0494eee1">&#9670;&nbsp;</a></span>lt() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long lt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vectors a and b are signed else they are unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="gaed4b212d4c6aeb920469969f91a4f8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed4b212d4c6aeb920469969f91a4f8d1">&#9670;&nbsp;</a></span>ltz() <span class="overload">[1/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga4837ae0d83a3ae58ac2235f282a7a71d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4837ae0d83a3ae58ac2235f282a7a71d">&#9670;&nbsp;</a></span>ltz() <span class="overload">[2/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga94da7214140654f621867a5b96b1b2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94da7214140654f621867a5b96b1b2e6">&#9670;&nbsp;</a></span>ltz() <span class="overload">[3/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga57b3f0ccfe94fdcf2b55e2507d7cf161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b3f0ccfe94fdcf2b55e2507d7cf161">&#9670;&nbsp;</a></span>ltz() <span class="overload">[4/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="gadae7ded8e62407e28c0938bf1cb42a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae7ded8e62407e28c0938bf1cb42a6b">&#9670;&nbsp;</a></span>ltz() <span class="overload">[5/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga38b0f910bd8a6a10b77e691c4e62685c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38b0f910bd8a6a10b77e691c4e62685c">&#9670;&nbsp;</a></span>ltz() <span class="overload">[6/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga024d995ec7bf1ad23dc20d41fe754ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga024d995ec7bf1ad23dc20d41fe754ff0">&#9670;&nbsp;</a></span>ltz() <span class="overload">[7/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga3e407fb9c1d614ad174442d274be8787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e407fb9c1d614ad174442d274be8787">&#9670;&nbsp;</a></span>ltz() <span class="overload">[8/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga942bb98aea1b2befb06ea5aaa19d9275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942bb98aea1b2befb06ea5aaa19d9275">&#9670;&nbsp;</a></span>ltz() <span class="overload">[9/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga13fa670c500685ac242d0e304e2e6417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13fa670c500685ac242d0e304e2e6417">&#9670;&nbsp;</a></span>ltz() <span class="overload">[10/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="gaff67de7221d6a0e0f28c03c6faf86860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff67de7221d6a0e0f28c03c6faf86860">&#9670;&nbsp;</a></span>ltz() <span class="overload">[11/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga10db6a850aa034f4cfd6b7ffd7e17843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10db6a850aa034f4cfd6b7ffd7e17843">&#9670;&nbsp;</a></span>ltz() <span class="overload">[12/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="gae16dc129917e1eeb3e37a3fb2d78659f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae16dc129917e1eeb3e37a3fb2d78659f">&#9670;&nbsp;</a></span>ltz() <span class="overload">[13/13]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ltz </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sgn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a &lt; 0 is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">sgn</td><td>Sign flag. If it is one, vector a is signed else it is unsigned </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; 0 </dd></dl>

</div>
</div>
<a id="ga3a0147c5618aa6e419294a2a10cf5284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0147c5618aa6e419294a2a10cf5284">&#9670;&nbsp;</a></span>ne() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gaae2cfa149fc77b4702ea1662e410c2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae2cfa149fc77b4702ea1662e410c2bf">&#9670;&nbsp;</a></span>ne() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gac4c5d82840937509e3a16b9e0da5ca5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c5d82840937509e3a16b9e0da5ca5c">&#9670;&nbsp;</a></span>ne() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a == b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="gadcb8515028af7b36a30cb86c1555cc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb8515028af7b36a30cb86c1555cc94">&#9670;&nbsp;</a></span>ne() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gaff6348c7c31e414cbe231f3a2eb48f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6348c7c31e414cbe231f3a2eb48f70">&#9670;&nbsp;</a></span>ne() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gaafdc2dc05c6893cf6db74b6d3d317423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafdc2dc05c6893cf6db74b6d3d317423">&#9670;&nbsp;</a></span>ne() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gad51438f4b22df3c8b4a7a6a0b0d25e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51438f4b22df3c8b4a7a6a0b0d25e0d">&#9670;&nbsp;</a></span>ne() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long ne </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks for which vector lanes a != b is fulfilled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="ga519869540a5c5c2fbb9ff593a0fe4897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519869540a5c5c2fbb9ff593a0fe4897">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gae99cfc1409dca6aecfe5b1c58d4c15ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99cfc1409dca6aecfe5b1c58d4c15ff">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gae557f89ad35df01ef1c5ed7b0cbc9d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae557f89ad35df01ef1c5ed7b0cbc9d7c">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="ga19ae41cf3d52da5339fa773e1a9813a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ae41cf3d52da5339fa773e1a9813a4">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="ga67c4b33e21bf636a9de4c947b8b41f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c4b33e21bf636a9de4c947b8b41f4a">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="ga285a870ea35b7f99d0eafb17b36e05ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285a870ea35b7f99d0eafb17b36e05ea">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="ga5b9f34c8fb24775417de6c0951aba2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b9f34c8fb24775417de6c0951aba2f4">&#9670;&nbsp;</a></span>operator!=() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a != b </dd></dl>

</div>
</div>
<a id="gae251ad2260e7b47e19ed7bd40fbdb034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae251ad2260e7b47e19ed7bd40fbdb034">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga003f1134b9119b6430f57ceb6918cf83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga003f1134b9119b6430f57ceb6918cf83">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga269f5dbc7b7a0e0baa96c65c48b3a3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269f5dbc7b7a0e0baa96c65c48b3a3a1">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga3c46102815a90cef31ab4d6e5e11715a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c46102815a90cef31ab4d6e5e11715a">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga968b75b39298333784ec682089cd6d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga968b75b39298333784ec682089cd6d4e">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="gac0a20ae5cd2e73de8b8e31221d678352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a20ae5cd2e73de8b8e31221d678352">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga3691cb395de0762b9b7858d680cac579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3691cb395de0762b9b7858d680cac579">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="gaf08037961e2f33adf523c6eb97a83b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf08037961e2f33adf523c6eb97a83b6d">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="ga9728adaec4cc8ab7216e70420429e6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9728adaec4cc8ab7216e70420429e6bc">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> operator&amp; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise AND. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise AND </dd></dl>

</div>
</div>
<a id="gaa4fcbb4b1e93a7c00daf6c0855a0f3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4fcbb4b1e93a7c00daf6c0855a0f3e9">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga308a7cb1efc4670ce1b8214b1a2d83e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308a7cb1efc4670ce1b8214b1a2d83e2">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga0148aa0019316209acbd6314541caf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0148aa0019316209acbd6314541caf82">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga117e276586cbb9a8816bdc36cad1fc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga117e276586cbb9a8816bdc36cad1fc43">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga575dd829571dd9e5fd40dbc381d50390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga575dd829571dd9e5fd40dbc381d50390">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga7355c5445e1954bc683ef56327f21141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7355c5445e1954bc683ef56327f21141">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga57178f806d1cd5f763d7e9bb1956407e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57178f806d1cd5f763d7e9bb1956407e">&#9670;&nbsp;</a></span>operator&lt;() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt; b </dd></dl>

</div>
</div>
<a id="ga77315688c392750b96c24be68c35785d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77315688c392750b96c24be68c35785d">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gae34ebd6295305b7bb2f30c53c081696b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34ebd6295305b7bb2f30c53c081696b">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga914633d1bca6d2ff5ca3a278934ed314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga914633d1bca6d2ff5ca3a278934ed314">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="gab4f6e14b3f838106cde49eb55364edbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4f6e14b3f838106cde49eb55364edbe">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga18f1738e426b1760b7af7bb9575ca668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18f1738e426b1760b7af7bb9575ca668">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga1a86c2e9ce7e96895cb59059ad2d15a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a86c2e9ce7e96895cb59059ad2d15a5">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga98c16cbe8235edb07fdd194467f504b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c16cbe8235edb07fdd194467f504b4">&#9670;&nbsp;</a></span>operator&lt;=() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&lt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &lt;= b </dd></dl>

</div>
</div>
<a id="ga439bca0072604ac5325b0f0bd177e98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga439bca0072604ac5325b0f0bd177e98a">&#9670;&nbsp;</a></span>operator==() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga280e27bb7a29924bfcdeaadcf8f41117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280e27bb7a29924bfcdeaadcf8f41117">&#9670;&nbsp;</a></span>operator==() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga28033f0f6e732fb48e5572ad627124f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28033f0f6e732fb48e5572ad627124f7">&#9670;&nbsp;</a></span>operator==() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga68808e42beedc9b618370e913fe77fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68808e42beedc9b618370e913fe77fc2">&#9670;&nbsp;</a></span>operator==() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga0de437ef5e2ff7d32f69da80bd865050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de437ef5e2ff7d32f69da80bd865050">&#9670;&nbsp;</a></span>operator==() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="gadcc2afd6571e67a6b6e270cc21fea626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcc2afd6571e67a6b6e270cc21fea626">&#9670;&nbsp;</a></span>operator==() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="gacbbc5195ff627b430d81cadf6f430df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbbc5195ff627b430d81cadf6f430df7">&#9670;&nbsp;</a></span>operator==() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a == b </dd></dl>

</div>
</div>
<a id="ga3ac63bd4cc95785876b7cb182f954192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac63bd4cc95785876b7cb182f954192">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga244fe46744093c5cdf79a0b15ab5005f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga244fe46744093c5cdf79a0b15ab5005f">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gad7fd3de05e38cbe14d369775b6d81566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fd3de05e38cbe14d369775b6d81566">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gaed57d2c743683dec60899a629593cd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed57d2c743683dec60899a629593cd0b">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gad8ba58fe61f9047a5f2fdaf039a10347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ba58fe61f9047a5f2fdaf039a10347">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga8c2e18f06977442d4991c80e43799767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c2e18f06977442d4991c80e43799767">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="gaab8b5d719c457f7fb86abed9e2398dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab8b5d719c457f7fb86abed9e2398dcd">&#9670;&nbsp;</a></span>operator&gt;() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&gt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt; b </dd></dl>

</div>
</div>
<a id="ga3f492da738d794cc9fb8cbdd200bdd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f492da738d794cc9fb8cbdd200bdd7f">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[1/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga67d510e7081c3c2bb71a704636dce5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d510e7081c3c2bb71a704636dce5ea">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[2/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga0d3c7c5ec7068915d65faf29d05474cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3c7c5ec7068915d65faf29d05474cd">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[3/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gacb35933af057d7e652dea518778aed0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb35933af057d7e652dea518778aed0b">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[4/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gab8a3d4241c4f3f21014cd5552a6578fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8a3d4241c4f3f21014cd5552a6578fa">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[5/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="ga8d701379ba5447dbf14803938e4de027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d701379ba5447dbf14803938e4de027">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[6/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gabf7c732b6fa98531beb74e7c1a92599a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7c732b6fa98531beb74e7c1a92599a">&#9670;&nbsp;</a></span>operator&gt;=() <span class="overload">[7/7]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long long operator&gt;= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of: a &gt;= b </dd></dl>

</div>
</div>
<a id="gaa07271217cd61a1eecafe740523f4397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa07271217cd61a1eecafe740523f4397">&#9670;&nbsp;</a></span>operator^() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga78e9566fd3a5d16f4c64cf5045bdc2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78e9566fd3a5d16f4c64cf5045bdc2c8">&#9670;&nbsp;</a></span>operator^() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="gac121cdc3eddee6d8e19abdb59281ce24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac121cdc3eddee6d8e19abdb59281ce24">&#9670;&nbsp;</a></span>operator^() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga042c6e5b595b62b8eb1006f1b9475024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042c6e5b595b62b8eb1006f1b9475024">&#9670;&nbsp;</a></span>operator^() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="gad8ad578a7561799c05ecace4afbae41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ad578a7561799c05ecace4afbae41b">&#9670;&nbsp;</a></span>operator^() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="gaf4c73c80679c7b7b06c5d4ac84f60bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4c73c80679c7b7b06c5d4ac84f60bda">&#9670;&nbsp;</a></span>operator^() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga104e87122388b393f54cf8ef0622da34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga104e87122388b393f54cf8ef0622da34">&#9670;&nbsp;</a></span>operator^() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga45f87a696f0e8a67fa2ad144623631f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f87a696f0e8a67fa2ad144623631f1">&#9670;&nbsp;</a></span>operator^() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga23f130e0de79b79d997a0a84f3bc0a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f130e0de79b79d997a0a84f3bc0a97">&#9670;&nbsp;</a></span>operator^() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> operator^ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise XOR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise XOR </dd></dl>

</div>
</div>
<a id="ga152d936cba141017db39a6d2f76fb7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152d936cba141017db39a6d2f76fb7c3">&#9670;&nbsp;</a></span>operator|() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gaac7c133b8876962a3d1362dae68191be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7c133b8876962a3d1362dae68191be">&#9670;&nbsp;</a></span>operator|() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga58467160d9129b74b9192e8af51c4174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58467160d9129b74b9192e8af51c4174">&#9670;&nbsp;</a></span>operator|() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gac4ad593072d3e32e1d0a94a1c17bb7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4ad593072d3e32e1d0a94a1c17bb7a3">&#9670;&nbsp;</a></span>operator|() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga4a3a74aa19fba9dd5bcc2d0bf47df0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3a74aa19fba9dd5bcc2d0bf47df0f6">&#9670;&nbsp;</a></span>operator|() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga7f4babc513a06c300883b096b0000fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f4babc513a06c300883b096b0000fff">&#9670;&nbsp;</a></span>operator|() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga134d87406abe74338ee4d48c02a50244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134d87406abe74338ee4d48c02a50244">&#9670;&nbsp;</a></span>operator|() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga17e84c63e9571ef79b6c804fe85eee9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e84c63e9571ef79b6c804fe85eee9c">&#9670;&nbsp;</a></span>operator|() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="gaa302d3b308f2a92d29ec45c684fc64fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa302d3b308f2a92d29ec45c684fc64fd">&#9670;&nbsp;</a></span>operator|() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> operator| </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise OR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise OR </dd></dl>

</div>
</div>
<a id="ga6104f6bada21585c00396284b7e62103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6104f6bada21585c00396284b7e62103">&#9670;&nbsp;</a></span>operator~() <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga943b54bf0542eb2950868409cee57809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943b54bf0542eb2950868409cee57809">&#9670;&nbsp;</a></span>operator~() <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga002e9ffb5cd4e0cff7c0df9b43cec0f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga002e9ffb5cd4e0cff7c0df9b43cec0f9">&#9670;&nbsp;</a></span>operator~() <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga4d958162f14d9af69f55e77ab7e0ba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d958162f14d9af69f55e77ab7e0ba56">&#9670;&nbsp;</a></span>operator~() <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga5c030744f736c2b2e4ba573403d2a89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c030744f736c2b2e4ba573403d2a89d">&#9670;&nbsp;</a></span>operator~() <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga16268663d933af6b8618471ff3d0a4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16268663d933af6b8618471ff3d0a4e8">&#9670;&nbsp;</a></span>operator~() <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gade91cac0256b52dcf9576533bbd88c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade91cac0256b52dcf9576533bbd88c8a">&#9670;&nbsp;</a></span>operator~() <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga671e73b8c71650820b75510e4dcef29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671e73b8c71650820b75510e4dcef29a">&#9670;&nbsp;</a></span>operator~() <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="ga0496e874d7c3e653c60c10e8d3053149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0496e874d7c3e653c60c10e8d3053149">&#9670;&nbsp;</a></span>operator~() <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> operator~ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bitwise negation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of bitwise negation </dd></dl>

</div>
</div>
<a id="gae2f0ae09c155c358053fb735745066c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f0ae09c155c358053fb735745066c4">&#9670;&nbsp;</a></span>sel() <span class="overload">[1/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv16cint16">v16cint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga9557dd630df03ec5a09eefda8b8a1dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9557dd630df03ec5a09eefda8b8a1dc1">&#9670;&nbsp;</a></span>sel() <span class="overload">[2/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16int32">v16int32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga83a2dca358ea919977c8fad6928a5cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83a2dca358ea919977c8fad6928a5cc6">&#9670;&nbsp;</a></span>sel() <span class="overload">[3/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv16uint32">v16uint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga35165ab564617fd3f45cba0f50847f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35165ab564617fd3f45cba0f50847f36">&#9670;&nbsp;</a></span>sel() <span class="overload">[4/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv32bfloat16">v32bfloat16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga20647a7ca0e9fb4f12bfd952eba70afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20647a7ca0e9fb4f12bfd952eba70afa">&#9670;&nbsp;</a></span>sel() <span class="overload">[5/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="gaa373a8aff6e30ab1868a31ccde2e57c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa373a8aff6e30ab1868a31ccde2e57c9">&#9670;&nbsp;</a></span>sel() <span class="overload">[6/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv32uint16">v32uint16</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga95851cb4a7b5b537099f60bca894bcd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95851cb4a7b5b537099f60bca894bcd6">&#9670;&nbsp;</a></span>sel() <span class="overload">[7/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64int8">v64int8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga7ad3f385a9e2bccad98fa890e6c42d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad3f385a9e2bccad98fa890e6c42d77">&#9670;&nbsp;</a></span>sel() <span class="overload">[8/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__integer__512.html#classv64uint8">v64uint8</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="gaf9a1907be9b390cbb68f59c1be0e74e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a1907be9b390cbb68f59c1be0e74e1">&#9670;&nbsp;</a></span>sel() <span class="overload">[9/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__floating__point.html#classv8cfloat">v8cfloat</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
<a id="ga8308033d2074545c6bbd117f9f07b45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8308033d2074545c6bbd117f9f07b45c">&#9670;&nbsp;</a></span>sel() <span class="overload">[10/10]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a> sel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__group__datatype__vector__complex.html#classv8cint32">v8cint32</a>&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs lane wise selection between vectors a and b. If a bit of <em>sel</em> if zero the lane of vector a is selected, else the lane of vector b is selected. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">a</td><td>Vector a </td></tr>
    <tr><td class="paramname">b</td><td>Vector b </td></tr>
    <tr><td class="paramname">sel</td><td>Selection condition. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Result of the selection </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__group__datatype__vector__integer__512_html_classv32int16"><div class="ttname"><a href="group__group__datatype__vector__integer__512.html#classv32int16">v32int16</a></div><div class="ttdef"><b>Definition:</b> me_chess.h:503</div></div>
<!-- HTML footer for doxygen 1.9.0-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">UG1583 &copy; 2023 Advanced Micro Devices, Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
