
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.00000000000000000000;
3.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44  225744.9      1.35     432.6   26437.5                          
    0:00:44  225744.9      1.35     432.6   26437.5                          
    0:00:44  226080.0      1.35     432.6   26437.5                          
    0:00:44  226407.2      1.35     432.6   26437.5                          
    0:00:44  226734.4      1.35     432.6   26437.5                          
    0:00:44  227061.6      1.35     432.6   26437.5                          
    0:00:44  227388.8      1.35     432.6   26437.5                          
    0:00:44  227715.9      1.35     432.6   26437.5                          
    0:00:45  228349.3      1.35     431.6   24220.1                          
    0:01:22  238208.8      0.88     286.5     328.5                          
    0:01:23  238192.9      0.88     286.5     328.5                          
    0:01:23  238192.9      0.88     286.5     328.5                          
    0:01:23  238193.2      0.88     286.5     328.5                          
    0:01:24  238193.2      0.88     286.5     328.5                          
    0:01:47  196938.7      0.94     273.3     328.5                          
    0:01:49  196920.6      0.91     266.6     328.5                          
    0:01:54  196918.2      0.88     266.1     323.6                          
    0:01:55  196923.3      0.86     263.2     311.4                          
    0:01:59  196927.8      0.86     259.7     301.7                          
    0:02:01  196931.5      0.84     257.5     296.8                          
    0:02:02  196937.4      0.83     256.2     289.5                          
    0:02:03  196947.2      0.83     255.6     284.7                          
    0:02:04  196955.4      0.82     253.9     282.2                          
    0:02:05  196963.7      0.82     251.9     282.2                          
    0:02:06  196975.4      0.82     250.1     282.2                          
    0:02:07  196986.8      0.82     248.2     282.2                          
    0:02:07  196994.3      0.81     247.6     272.5                          
    0:02:08  197006.0      0.81     246.5     267.6                          
    0:02:09  197010.5      0.80     245.8     265.2                          
    0:02:09  197019.3      0.80     245.3     265.2                          
    0:02:10  197027.3      0.79     244.9     260.3                          
    0:02:11  197034.4      0.79     244.3     257.9                          
    0:02:11  197040.0      0.79     244.2     257.9                          
    0:02:12  196827.0      0.79     244.2     257.9                          
    0:02:12  196827.0      0.79     244.2     257.9                          
    0:02:13  196851.2      0.79     243.9     209.3                          
    0:02:14  196865.3      0.79     243.9     160.6                          
    0:02:15  196883.6      0.79     243.9     111.9                          
    0:02:16  196907.8      0.79     243.9      63.3                          
    0:02:16  196941.6      0.79     243.9      14.6                          
    0:02:17  196952.5      0.79     243.9       0.0                          
    0:02:17  196952.5      0.79     243.9       0.0                          
    0:02:17  196952.5      0.79     243.9       0.0                          
    0:02:17  196952.5      0.79     243.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:17  196952.5      0.79     243.9       0.0                          
    0:02:18  196984.7      0.78     242.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197008.1      0.78     241.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:18  197022.2      0.78     241.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197052.0      0.78     240.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197079.1      0.78     239.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197099.9      0.78     238.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197114.0      0.77     237.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197143.5      0.76     236.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:18  197167.7      0.76     235.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:19  197178.3      0.75     235.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197195.1      0.75     234.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197209.2      0.75     233.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197227.8      0.74     233.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:19  197242.2      0.74     232.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197266.4      0.73     231.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197321.5      0.73     229.2      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  197385.3      0.73     226.7     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  197439.6      0.73     225.1     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197458.2      0.73     224.6     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:19  197515.6      0.73     220.6     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  197573.1      0.73     216.7     242.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  197620.2      0.72     214.4     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:20  197628.2      0.71     214.2     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:20  197641.7      0.71     213.6     242.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:20  197660.3      0.71     213.2     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:20  197662.5      0.71     213.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:20  197686.9      0.71     212.5     242.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:20  197692.8      0.70     212.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:20  197740.7      0.70     212.1     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  197779.8      0.70     211.0     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:20  197793.6      0.70     210.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:21  197826.3      0.70     208.2     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  197858.5      0.70     206.0     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  197890.7      0.70     203.7     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  197922.9      0.70     201.4     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  197955.1      0.70     199.1     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  197986.7      0.70     197.1     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  198018.4      0.70     195.0     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  198050.8      0.69     193.8     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:21  198075.0      0.69     193.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:21  198088.1      0.69     192.8     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:21  198108.0      0.69     192.1     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:21  198130.6      0.69     191.5     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198152.4      0.68     190.8     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198172.1      0.68     190.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198190.5      0.68     189.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198215.0      0.67     189.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198233.6      0.67     188.6     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:22  198235.2      0.67     188.5     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198264.7      0.66     187.9     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198265.8      0.66     187.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:22  198290.8      0.66     186.4     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  198315.8      0.66     185.0     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198337.6      0.66     184.0     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198354.3      0.65     183.6     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198354.3      0.65     183.6     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198371.4      0.65     183.1     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198385.7      0.65     182.8     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198396.1      0.64     182.5     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198403.3      0.64     182.2     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:23  198416.8      0.64     181.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:23  198432.0      0.64     180.7     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198462.1      0.64     178.9     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198492.1      0.64     177.0     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198516.3      0.64     175.7     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198546.7      0.64     173.9     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  198558.6      0.64     173.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198571.1      0.64     173.3     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198590.0      0.63     172.9     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198608.6      0.63     172.5     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198624.3      0.63     171.8     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198636.3      0.63     171.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198649.3      0.63     170.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:24  198649.6      0.62     170.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:24  198670.9      0.62     170.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  198686.0      0.62     169.4     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198712.4      0.62     168.1     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198726.2      0.62     167.3     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198740.3      0.62     167.0     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:25  198739.0      0.62     167.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:25  198768.8      0.62     165.6     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198815.0      0.62     163.1     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198848.6      0.61     161.6     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:25  198880.2      0.61     160.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:25  198885.0      0.61     159.7     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  198905.8      0.61     159.0     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:26  198923.0      0.61     158.7     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:26  198949.1      0.61     157.8     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:26  198973.6      0.61     156.0     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  198986.1      0.60     155.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199000.7      0.60     154.2     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  199015.6      0.60     153.2     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  199018.3      0.59     153.1     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199022.3      0.59     152.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199028.6      0.59     152.7     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199033.4      0.59     152.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  199037.2      0.59     152.3     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199050.2      0.59     152.1     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:27  199083.4      0.58     150.6     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199093.5      0.58     150.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:27  199107.1      0.58     150.0     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199121.7      0.58     149.3     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199140.1      0.58     148.4     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199154.7      0.58     147.7     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199164.8      0.58     146.8     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  199164.3      0.58     146.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199182.1      0.58     146.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:27  199200.5      0.58     145.7     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199212.2      0.58     145.0     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199226.5      0.57     144.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199232.7      0.57     143.8     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199260.3      0.57     142.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199263.3      0.57     142.3     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199263.3      0.57     142.3     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199274.4      0.57     141.5     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  199294.9      0.57     141.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199296.0      0.57     141.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199297.3      0.57     140.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199303.2      0.57     140.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:28  199313.3      0.57     140.6     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199325.2      0.56     140.3     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199336.4      0.56     139.9     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199338.3      0.56     139.8     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199359.3      0.56     139.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199359.3      0.56     139.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199376.0      0.56     139.0     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199380.0      0.56     138.8     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:29  199393.1      0.56     138.1     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:29  199408.5      0.56     137.3     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  199409.0      0.56     137.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  199427.9      0.55     136.5     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199445.5      0.55     136.0     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  199466.7      0.55     135.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199466.7      0.55     135.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199479.2      0.55     134.6     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199501.9      0.55     133.7     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199518.9      0.55     133.0     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  199528.5      0.55     132.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199550.3      0.54     132.4     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:30  199568.4      0.54     132.1     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:30  199588.8      0.54     131.4     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199618.9      0.54     130.3     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199633.0      0.54     129.6     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199652.1      0.54     128.8     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199677.7      0.53     128.4     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199690.2      0.53     128.2     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199719.2      0.53     126.7     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199737.5      0.53     125.8     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199754.0      0.53     125.0     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199763.3      0.53     124.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199765.5      0.53     124.4     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199765.5      0.53     124.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  199766.8      0.52     124.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:31  199774.8      0.52     123.7     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  199790.7      0.52     123.1     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199803.8      0.52     122.6     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199820.8      0.52     122.1     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199820.8      0.52     121.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199833.6      0.52     121.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199835.4      0.52     121.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199849.5      0.52     120.7     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199853.0      0.52     120.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199856.4      0.51     120.5     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199856.4      0.51     120.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199859.4      0.51     120.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199874.8      0.51     120.1     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199890.2      0.51     119.4     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  199900.3      0.51     119.0     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199912.8      0.51     118.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199921.3      0.51     118.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199942.6      0.51     117.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199948.7      0.51     117.7     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199964.7      0.51     117.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  199964.4      0.51     117.0     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  199964.4      0.51     116.9     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199965.5      0.51     116.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199978.5      0.50     116.6     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199978.3      0.50     116.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199978.3      0.50     116.5     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199988.6      0.50     116.3     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200003.5      0.50     115.8     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200002.7      0.50     115.7     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200007.3      0.50     115.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200018.7      0.50     114.8     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200030.7      0.50     114.3     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200030.7      0.50     114.1     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200033.1      0.50     113.9     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200045.0      0.50     113.3     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200062.3      0.50     112.3     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200062.1      0.49     112.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200079.1      0.49     111.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200087.1      0.49     111.1     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200093.7      0.49     110.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200094.8      0.49     110.6     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:35  200096.4      0.49     110.6     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200113.4      0.49     110.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200129.1      0.49     109.8     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200129.9      0.49     109.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200128.8      0.48     109.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200130.4      0.48     109.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200138.4      0.48     109.3     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200139.5      0.48     109.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200141.1      0.48     109.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200145.3      0.48     109.0     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200146.1      0.48     108.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200146.1      0.48     108.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200151.7      0.48     108.7     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200173.2      0.48     108.0     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200173.5      0.48     107.9     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200174.6      0.48     107.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200186.3      0.48     107.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200195.6      0.48     107.2     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200196.4      0.48     107.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200209.7      0.48     106.8     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200228.0      0.48     106.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200228.0      0.47     106.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200240.0      0.47     105.7     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  200242.9      0.47     105.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200242.9      0.47     105.6     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200242.9      0.47     105.6     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200242.1      0.47     105.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200259.4      0.47     104.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200264.5      0.47     104.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200267.7      0.47     104.6     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200281.8      0.47     103.8     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200281.8      0.47     103.8     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200281.5      0.47     103.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200295.3      0.47     103.4     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:38  200301.7      0.47     103.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200324.3      0.47     102.6     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200341.9      0.47     101.9     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200342.2      0.47     101.8     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  200342.4      0.47     101.8     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:38  200353.9      0.46     101.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200354.9      0.46     101.1     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200373.0      0.46     100.5     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  200378.1      0.46     100.4     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200378.6      0.46     100.3     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200381.8      0.46     100.2     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200385.5      0.46     100.1     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  200387.1      0.46     100.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200386.6      0.46     100.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200401.7      0.46      99.3     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200421.2      0.46      98.6     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200430.5      0.46      98.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200430.5      0.46      98.4     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200430.5      0.46      98.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200435.3      0.46      98.3     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200449.4      0.46      97.7     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200463.7      0.46      97.2     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200481.5      0.46      96.6     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200487.1      0.46      96.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200510.0      0.46      95.6     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200515.1      0.46      95.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200515.1      0.46      95.3     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200524.4      0.46      95.0     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200529.9      0.46      94.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200529.9      0.45      94.8     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200529.2      0.45      94.8     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200529.2      0.45      94.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200549.6      0.45      94.0     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200564.8      0.45      93.5     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200570.6      0.45      93.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200571.4      0.45      93.4     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200573.3      0.45      93.3     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200573.0      0.45      93.3     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200586.3      0.45      93.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200586.3      0.45      93.0     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200591.4      0.45      92.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200604.2      0.45      92.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200603.6      0.45      92.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200614.8      0.45      92.4     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:42  200621.7      0.45      92.0     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200624.9      0.45      91.8     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200640.9      0.45      91.2     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200641.7      0.44      91.2     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200654.2      0.44      90.9     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200667.7      0.44      90.7     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200679.2      0.44      90.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200680.5      0.44      90.6     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200682.4      0.44      90.6     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200687.2      0.44      90.5     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200695.7      0.44      90.3     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200695.4      0.44      90.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200695.4      0.44      90.2     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200697.8      0.44      90.2     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200709.2      0.44      90.0     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200711.9      0.44      89.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200712.4      0.44      89.8     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200717.5      0.44      89.6     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200720.1      0.44      89.5     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  200720.1      0.43      89.4     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  200722.8      0.43      89.3     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200724.4      0.43      89.2     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200725.7      0.43      89.1     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200730.5      0.43      89.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200730.5      0.43      89.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  200732.9      0.43      89.0     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200736.4      0.43      88.8     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200742.5      0.43      88.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200755.3      0.43      88.6     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200771.2      0.43      88.2     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200772.3      0.43      88.1     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200783.2      0.43      88.0     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200783.2      0.43      88.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200793.6      0.42      87.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200805.3      0.42      87.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200806.1      0.42      87.2     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200805.8      0.42      87.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200809.8      0.42      87.1     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200809.8      0.42      87.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200823.9      0.42      86.5     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200844.1      0.42      86.0     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200858.5      0.42      85.4     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200876.3      0.42      84.8     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200876.3      0.42      84.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200878.4      0.42      84.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200897.6      0.42      84.2     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200908.5      0.42      84.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200922.0      0.42      83.6     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200922.3      0.41      83.5     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200922.3      0.41      83.5     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200922.3      0.41      83.4     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200928.9      0.41      83.1     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200941.7      0.41      82.6     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:47  200951.3      0.41      82.4     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200951.3      0.41      82.3     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200952.1      0.41      82.3     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200952.1      0.41      82.2     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200954.0      0.41      82.0     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200954.0      0.41      81.9     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200954.5      0.41      81.9     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200955.3      0.41      81.8     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200962.7      0.41      81.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200963.5      0.41      81.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200970.2      0.41      81.4     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200985.3      0.41      81.0     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200985.3      0.41      81.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200985.3      0.41      81.0     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200985.3      0.41      81.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200987.7      0.41      80.9     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200990.1      0.41      80.6     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200996.2      0.41      80.5     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201014.1      0.41      80.0     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201014.1      0.41      79.9     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201014.1      0.41      79.9     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201016.2      0.41      79.8     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201016.2      0.41      79.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201017.0      0.41      79.8     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201021.3      0.41      79.7     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201025.2      0.41      79.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201025.0      0.40      79.5     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201025.2      0.40      79.4     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201027.4      0.40      79.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201028.2      0.40      79.4     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201041.2      0.40      78.9     387.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201041.7      0.40      78.9     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201050.5      0.40      78.8     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201057.7      0.40      78.5     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201060.1      0.40      78.5     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201070.5      0.40      78.1     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201072.9      0.40      78.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201074.5      0.40      78.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201074.5      0.40      78.0     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  201075.0      0.40      77.8     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201088.3      0.40      77.5     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201090.1      0.40      77.3     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201096.5      0.40      77.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201098.7      0.40      77.2     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201098.7      0.40      77.2     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201099.5      0.39      77.2     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:52  201099.5      0.39      77.2     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201099.5      0.39      77.1     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201101.8      0.39      77.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201101.8      0.39      76.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201110.4      0.39      76.5     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201112.8      0.39      76.5     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201117.3      0.39      76.3     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201117.5      0.39      76.2     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201118.3      0.39      76.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201118.3      0.39      76.2     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201125.8      0.39      76.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201126.6      0.39      76.1     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201130.8      0.39      75.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201137.0      0.39      75.8     387.5 path/path/path/genblk1.add_in_reg[39]/D
    0:02:53  201140.4      0.39      75.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201143.1      0.39      75.7     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201152.1      0.39      75.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201156.1      0.39      75.4     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201156.1      0.39      75.4     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201156.4      0.39      75.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201157.4      0.39      75.2     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201157.7      0.38      75.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201172.6      0.38      74.8     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201196.3      0.38      74.2     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201196.3      0.38      74.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201199.2      0.38      74.3     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201199.5      0.38      74.2     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201199.5      0.38      74.2     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201198.7      0.38      74.1     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201198.7      0.38      74.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201198.7      0.38      74.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201200.8      0.38      74.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201201.6      0.38      74.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201206.7      0.38      73.8     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201227.1      0.38      73.2     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201228.5      0.38      73.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201230.1      0.38      73.2     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201230.9      0.38      73.2     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201231.7      0.38      73.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201232.7      0.38      73.1     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201235.1      0.38      73.1     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201235.9      0.38      73.1     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201235.9      0.38      73.1     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201236.2      0.38      73.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201237.2      0.38      73.0     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201237.2      0.38      73.0     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201243.6      0.38      72.9     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201245.2      0.38      72.9     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201245.8      0.38      72.8     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  201249.2      0.38      72.6     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  201250.0      0.38      72.6     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201262.8      0.38      72.1     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  201263.6      0.38      72.0     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201263.8      0.38      71.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201266.0      0.38      71.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201266.0      0.38      71.9     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201265.7      0.38      71.8     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201267.0      0.37      71.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201266.0      0.37      71.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201266.0      0.37      71.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201269.4      0.37      71.6     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201269.4      0.37      71.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201270.2      0.37      71.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201277.4      0.37      71.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201278.2      0.37      71.5     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  201278.2      0.37      71.5     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201277.7      0.37      71.5     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201290.2      0.37      71.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201290.2      0.37      71.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201291.2      0.37      71.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201291.2      0.37      70.9     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201305.3      0.37      70.7     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201305.3      0.37      70.7     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201316.2      0.37      70.5     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201324.8      0.37      70.3     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201324.8      0.37      70.3     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201324.5      0.37      70.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201325.6      0.37      70.3     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201325.6      0.37      70.2     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:00  201325.6      0.37      70.2     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201336.7      0.37      69.8     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201350.8      0.37      69.5     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201351.1      0.37      69.5     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201356.7      0.37      69.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201356.7      0.37      69.4     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201356.7      0.37      69.3     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201361.5      0.37      69.1     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201370.2      0.37      68.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201371.0      0.37      68.8     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201371.6      0.37      68.6     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201372.4      0.37      68.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201376.4      0.37      68.5     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201385.9      0.37      68.4     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201388.6      0.37      68.3     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201399.8      0.37      68.1     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201408.8      0.36      67.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201417.1      0.36      67.5     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201426.4      0.36      67.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201435.4      0.36      66.9     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201446.1      0.36      66.7     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201458.8      0.36      66.5     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201468.9      0.35      66.2     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201481.4      0.35      66.0     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201489.1      0.35      65.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201501.1      0.35      65.6     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201508.0      0.35      65.3     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201516.5      0.35      65.1     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201526.1      0.35      65.0     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201536.0      0.35      64.7     387.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201547.7      0.35      64.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201554.8      0.35      64.2     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201565.0      0.34      64.0     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:03  201572.9      0.34      63.9     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201582.5      0.34      63.6     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  201593.4      0.34      63.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201597.9      0.34      63.2     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201607.0      0.34      63.0     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  201618.4      0.34      62.8     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201624.3      0.34      62.7     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201634.6      0.34      62.3     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201645.8      0.34      62.1     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201654.1      0.33      61.9     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201666.8      0.33      61.6     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  201682.3      0.33      61.3     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201694.2      0.33      61.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201706.5      0.33      60.7     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:05  201718.7      0.33      60.6     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201728.3      0.33      60.4     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201742.4      0.33      60.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201750.9      0.33      59.9     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:05  201765.5      0.33      59.3     387.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201778.0      0.32      59.0     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201785.2      0.32      59.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201786.0      0.32      58.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201793.4      0.32      58.7     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201802.2      0.32      58.5     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:05  201808.3      0.32      58.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201820.8      0.32      58.2     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201834.1      0.32      57.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  201844.0      0.32      57.6     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201856.5      0.32      57.4     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201865.5      0.32      57.1     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  201870.6      0.32      57.0     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  201887.3      0.32      56.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201894.5      0.31      56.4     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201900.1      0.31      56.3     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201908.4      0.31      56.1     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:06  201920.6      0.31      55.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201934.4      0.31      55.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201944.5      0.31      55.4     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201956.2      0.31      55.1     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:06  201965.3      0.31      54.9     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:07  201973.5      0.31      54.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:07  201986.3      0.31      54.3     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201994.0      0.31      54.1     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202005.2      0.31      53.8     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202017.2      0.30      53.7     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202021.9      0.30      53.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202026.2      0.30      53.4     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202038.2      0.30      53.1     387.5 path/path/path/genblk1.add_in_reg[38]/D
    0:03:07  202043.5      0.30      53.1     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202052.0      0.30      52.9     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202060.2      0.30      52.6     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202079.1      0.30      52.4     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202086.8      0.30      52.4     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202095.6      0.30      52.3     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202102.0      0.30      52.2     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202110.0      0.30      52.0     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202117.4      0.30      51.9     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202128.3      0.30      51.8     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202140.8      0.29      51.4     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202148.6      0.29      51.4     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202158.1      0.29      51.3     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202167.7      0.29      51.0     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202175.4      0.29      50.8     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202187.4      0.29      50.6     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202200.7      0.29      50.3     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202210.0      0.29      50.3     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202219.8      0.29      50.0     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202228.6      0.29      49.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202236.9      0.29      49.8     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202245.6      0.28      49.5     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202253.4      0.28      49.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202267.2      0.28      49.1     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202273.6      0.28      48.9     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202279.4      0.28      48.8     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202286.1      0.28      48.6     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202292.7      0.28      48.4     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:03:09  202301.2      0.28      48.3     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202309.2      0.28      48.2     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202315.9      0.28      48.0     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202324.9      0.28      47.7     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202334.0      0.28      47.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202343.5      0.28      47.3     411.7 path/path/path/genblk1.add_in_reg[38]/D
    0:03:10  202354.2      0.27      47.1     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202360.8      0.27      46.9     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202368.5      0.27      46.8     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202372.0      0.27      46.7     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202380.5      0.27      46.5     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202387.7      0.27      46.3     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202395.4      0.27      46.0     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202402.3      0.27      45.8     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202414.8      0.27      45.7     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202423.9      0.27      45.4     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202436.6      0.27      45.2     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202445.4      0.27      45.0     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202455.0      0.27      44.8     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202469.6      0.26      44.4     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202476.5      0.26      44.2     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202482.4      0.26      44.1     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202488.5      0.26      43.9     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202500.5      0.26      43.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202505.3      0.26      43.6     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202512.4      0.26      43.5     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202521.0      0.26      43.2     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202528.1      0.26      43.0     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202535.3      0.26      42.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202544.6      0.26      42.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202552.9      0.26      42.4     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  202560.1      0.25      42.3     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202567.5      0.25      42.1     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202572.8      0.25      42.0     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202581.6      0.25      41.8     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202585.1      0.25      41.7     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202593.8      0.25      41.5     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202595.7      0.25      41.5     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202598.9      0.25      41.4     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  202604.0      0.25      41.2     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  202610.1      0.25      41.2     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202616.7      0.25      41.0     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202618.3      0.25      40.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202628.4      0.25      40.8     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202633.2      0.25      40.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202635.6      0.25      40.6     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202645.4      0.25      40.4     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202651.8      0.25      40.4     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202659.5      0.25      40.2     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202664.9      0.25      40.1     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202671.0      0.24      39.9     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202680.0      0.24      39.8     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202685.6      0.24      39.7     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202690.7      0.24      39.7     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202697.8      0.24      39.4     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202702.1      0.24      39.4     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202706.6      0.24      39.2     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202711.9      0.24      39.0     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  202718.1      0.24      39.0     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:13  202725.0      0.24      38.8     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202730.8      0.24      38.7     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:03:14  202738.5      0.24      38.5     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202747.3      0.24      38.3     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202747.3      0.24      38.3     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202751.3      0.24      38.2     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202754.0      0.24      38.2     411.7 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202757.2      0.24      38.0     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202761.4      0.24      37.9     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202764.6      0.24      37.8     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202767.3      0.24      37.8     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:14  202775.8      0.24      37.6     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202783.8      0.23      37.5     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:14  202791.2      0.23      37.4     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202799.2      0.23      37.2     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202802.9      0.23      37.2     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202807.7      0.23      37.0     411.7 path/path/path/genblk1.add_in_reg[39]/D
    0:03:15  202812.5      0.23      37.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202818.6      0.23      36.9     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202824.5      0.23      36.9     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202827.9      0.23      36.8     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202830.3      0.23      36.7     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202833.0      0.23      36.7     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  202833.8      0.23      36.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202834.6      0.23      36.7     411.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202837.0      0.23      36.7     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202837.0      0.23      36.7     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:15  202839.6      0.23      36.6     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:16  202841.2      0.23      36.6     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  202843.1      0.23      36.5     411.7 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:16  202855.1      0.23      36.5     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:16  202858.5      0.23      36.5     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:16  202863.0      0.23      36.4     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:16  202864.6      0.23      36.3     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:16  202866.8      0.23      36.3     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:17  202868.9      0.23      36.2     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:17  202870.0      0.23      36.2     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:17  202872.1      0.23      36.2     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  202874.2      0.23      36.1     435.9                          
    0:03:28  194390.7      0.23      36.1     435.9                          
    0:03:29  194379.0      0.23      36.1     435.9                          
    0:03:29  194379.0      0.23      36.1     435.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:29  194379.0      0.23      36.1     435.9                          
    0:03:30  194249.7      0.23      36.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:30  194252.3      0.23      36.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:30  194252.3      0.23      36.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  194252.3      0.23      36.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  194253.1      0.23      36.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  194253.4      0.23      36.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:30  194253.4      0.23      36.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:30  194253.4      0.23      36.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:31  194253.4      0.23      36.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:31  194253.4      0.23      36.0       0.0                          
    0:03:32  194253.4      0.23      36.0       0.0                          
    0:03:37  193502.8      0.23      36.0       0.0                          
    0:03:39  193231.2      0.23      36.0       0.0                          
    0:03:40  192946.3      0.23      36.0       0.0                          
    0:03:41  192742.5      0.23      36.1       0.0                          
    0:03:42  192538.8      0.23      36.2       0.0                          
    0:03:43  192346.2      0.23      36.2       0.0                          
    0:03:44  192153.6      0.23      36.2       0.0                          
    0:03:45  191961.0      0.23      36.2       0.0                          
    0:03:45  191768.4      0.23      36.2       0.0                          
    0:03:46  191576.4      0.23      36.2       0.0                          
    0:03:47  191384.3      0.23      36.2       0.0                          
    0:03:48  191128.4      0.23      36.2       0.0                          
    0:03:49  190957.7      0.23      36.2       0.0                          
    0:03:50  190823.1      0.23      36.2       0.0                          
    0:03:50  190738.0      0.23      36.2       0.0                          
    0:03:51  190620.9      0.23      36.2       0.0                          
    0:03:51  190620.9      0.23      36.2       0.0                          
    0:03:52  190620.9      0.23      36.2       0.0                          
    0:03:54  190448.0      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190445.9      0.24      36.6       0.0                          
    0:03:54  190450.7      0.23      36.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:54  190452.0      0.23      36.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:55  190454.4      0.23      36.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  190454.4      0.23      36.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  190458.1      0.23      36.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:55  190459.2      0.23      36.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190461.8      0.23      36.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190462.4      0.23      36.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190462.9      0.23      36.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190465.0      0.23      36.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  190465.3      0.23      36.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  190466.4      0.23      36.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  190469.3      0.23      35.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:56  190470.9      0.23      35.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190475.4      0.23      35.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190477.8      0.23      35.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:56  190482.6      0.23      35.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190482.6      0.23      35.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:57  190486.3      0.23      35.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190486.3      0.23      35.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190486.3      0.23      35.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190489.5      0.23      35.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190490.3      0.23      35.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190489.2      0.23      35.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:57  190489.8      0.23      35.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190489.8      0.23      35.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:57  190492.2      0.23      35.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190491.1      0.22      35.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:57  190493.8      0.22      35.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  190493.8      0.22      35.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:58  190495.6      0.22      35.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190496.4      0.22      35.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190497.2      0.22      35.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190497.2      0.22      35.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190498.0      0.22      35.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190498.0      0.22      35.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190497.8      0.22      35.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:58  190498.6      0.22      35.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:59  190501.0      0.22      35.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:59  190501.5      0.22      35.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:59  190501.5      0.22      35.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:59  190502.3      0.22      35.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:59  190503.1      0.22      35.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:00  190503.3      0.22      35.0       0.0                          
    0:04:00  190408.4      0.22      35.0       0.0                          
    0:04:03  190288.2      0.22      35.0       0.0                          
    0:04:03  190208.4      0.22      34.9       0.0                          
    0:04:04  190155.9      0.22      34.9       0.0                          
    0:04:04  190096.9      0.22      34.9       0.0                          
    0:04:04  190059.1      0.22      34.9       0.0                          
    0:04:04  189994.5      0.22      34.9       0.0                          
    0:04:05  189961.2      0.22      34.9       0.0                          
    0:04:05  189900.1      0.22      34.9       0.0                          
    0:04:05  189841.0      0.22      34.9       0.0                          
    0:04:05  189809.4      0.22      34.9       0.0                          
    0:04:06  189751.6      0.22      34.9       0.0                          
    0:04:06  189716.0      0.22      34.9       0.0                          
    0:04:06  189655.3      0.22      34.8       0.0                          
    0:04:06  189620.5      0.22      34.8       0.0                          
    0:04:07  189468.6      0.22      34.8       0.0                          
    0:04:07  189314.6      0.22      34.8       0.0                          
    0:04:08  189162.2      0.22      34.8       0.0                          
    0:04:08  189010.6      0.22      34.8       0.0                          
    0:04:08  188856.5      0.22      34.8       0.0                          
    0:04:09  188704.1      0.22      34.8       0.0                          
    0:04:09  188552.5      0.22      34.8       0.0                          
    0:04:10  188398.5      0.22      34.8       0.0                          
    0:04:10  188251.7      0.22      34.8       0.0                          
    0:04:11  188121.6      0.22      34.8       0.0                          
    0:04:11  187986.7      0.22      34.8       0.0                          
    0:04:12  187857.4      0.22      34.8       0.0                          
    0:04:12  187727.4      0.22      34.8       0.0                          
    0:04:13  187693.1      0.22      34.8       0.0                          
    0:04:13  187575.0      0.22      34.8       0.0                          
    0:04:13  187557.4      0.22      34.8       0.0                          
    0:04:14  187523.9      0.22      34.8       0.0                          
    0:04:14  187420.4      0.22      34.8       0.0                          
    0:04:15  187366.1      0.22      34.8       0.0                          
    0:04:15  187364.5      0.22      34.8       0.0                          
    0:04:15  187362.9      0.22      34.7       0.0                          
    0:04:16  187362.4      0.22      34.7       0.0                          
    0:04:16  187349.6      0.22      34.7       0.0                          
    0:04:16  187348.9      0.22      34.7       0.0                          
    0:04:16  187346.5      0.22      34.7       0.0                          
    0:04:20  187340.3      0.22      34.7       0.0                          
    0:04:20  187323.3      0.23      35.0       0.0                          
    0:04:20  187322.8      0.23      35.0       0.0                          
    0:04:20  187322.8      0.23      35.0       0.0                          
    0:04:20  187322.8      0.23      35.0       0.0                          
    0:04:20  187322.8      0.23      35.0       0.0                          
    0:04:21  187322.8      0.23      35.0       0.0                          
    0:04:21  187322.8      0.23      35.0       0.0                          
    0:04:21  187326.2      0.22      34.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187326.8      0.22      34.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187326.8      0.22      34.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187328.6      0.22      34.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187329.4      0.22      34.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187330.0      0.22      34.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187330.8      0.22      34.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  187332.1      0.22      34.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:22  187332.9      0.22      34.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:22  187334.2      0.22      34.8       0.0                          
    0:04:22  187335.8      0.22      34.7       0.0                          
    0:04:22  187337.7      0.22      34.7       0.0                          
    0:04:23  187338.2      0.22      34.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:23  187342.7      0.22      34.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:23  187345.1      0.22      34.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  187345.1      0.22      34.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:23  187345.1      0.22      34.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  187347.0      0.22      34.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:23  187347.0      0.22      34.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:23  187348.9      0.22      34.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:24  187348.9      0.22      34.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:24  187349.6      0.22      34.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  187350.2      0.22      34.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:24  187350.2      0.22      34.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  187350.2      0.22      34.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187350.4      0.22      34.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187353.6      0.22      34.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187356.3      0.22      34.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  187360.3      0.22      34.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187362.4      0.22      34.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187361.1      0.22      34.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187367.7      0.22      34.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  187370.4      0.22      34.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187376.5      0.22      34.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187382.4      0.22      33.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187386.1      0.22      33.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187388.5      0.22      33.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  187389.8      0.22      33.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:25  187394.3      0.22      33.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187395.9      0.22      33.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187398.1      0.22      33.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187401.8      0.22      33.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187404.2      0.22      33.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  187407.4      0.22      33.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  187410.6      0.22      33.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187411.4      0.22      33.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187414.8      0.22      33.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187418.8      0.22      33.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:26  187423.6      0.22      33.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  187429.2      0.21      33.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:26  187435.0      0.21      33.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  187439.3      0.21      33.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:27  187444.1      0.21      33.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:27  187448.6      0.21      33.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:27  187449.9      0.21      33.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:27  187451.0      0.21      32.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  187451.8      0.21      32.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  187455.5      0.21      32.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  187457.1      0.21      32.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  187459.5      0.21      32.8       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Vec_x_Mem/Mem/reset': 2003 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:48:12 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              84241.402611
Buf/Inv area:                     3951.961981
Noncombinational area:          103218.104421
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187459.507032
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:48:21 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  39.9906 mW   (93%)
  Net Switching Power  =   2.9742 mW    (7%)
                         ---------
Total Dynamic Power    =  42.9649 mW  (100%)

Cell Leakage Power     =   3.9177 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.8725e+04          426.0418        1.7437e+06        4.0899e+04  (  87.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2634e+03        2.5483e+03        2.1740e+06        5.9855e+03  (  12.77%)
--------------------------------------------------------------------------------------------------
Total          3.9989e+04 uW     2.9743e+03 uW     3.9177e+06 nW     4.6884e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:48:21 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[1].path/Mat_a_Mem/Mem/U720/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[1].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE20_LOGSIZE5_38)
                                                          0.00       0.23 f
  path/genblk1[1].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE20_38)
                                                          0.00       0.23 f
  path/genblk1[1].path/path/in0[2] (mac_b20_g1_19)        0.00       0.23 f
  path/genblk1[1].path/path/mult_21/a[2] (mac_b20_g1_19_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[1].path/path/mult_21/U864/Z (XOR2_X1)      0.08       0.31 f
  path/genblk1[1].path/path/mult_21/U897/ZN (OR2_X2)      0.07       0.38 f
  path/genblk1[1].path/path/mult_21/U1231/ZN (OAI22_X1)
                                                          0.06       0.44 r
  path/genblk1[1].path/path/mult_21/U272/S (FA_X1)        0.12       0.56 f
  path/genblk1[1].path/path/mult_21/U1110/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[1].path/path/mult_21/U1113/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[1].path/path/mult_21/U908/ZN (NAND2_X1)
                                                          0.03       0.68 r
  path/genblk1[1].path/path/mult_21/U909/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[1].path/path/mult_21/U1099/ZN (NAND2_X1)
                                                          0.04       0.76 r
  path/genblk1[1].path/path/mult_21/U837/ZN (NAND3_X1)
                                                          0.04       0.79 f
  path/genblk1[1].path/path/mult_21/U1079/ZN (NAND2_X1)
                                                          0.04       0.83 r
  path/genblk1[1].path/path/mult_21/U1082/ZN (NAND3_X1)
                                                          0.04       0.87 f
  path/genblk1[1].path/path/mult_21/U1086/ZN (NAND2_X1)
                                                          0.03       0.90 r
  path/genblk1[1].path/path/mult_21/U962/ZN (NAND3_X1)
                                                          0.05       0.94 f
  path/genblk1[1].path/path/mult_21/U822/ZN (NAND2_X1)
                                                          0.04       0.98 r
  path/genblk1[1].path/path/mult_21/U949/ZN (NAND3_X1)
                                                          0.03       1.02 f
  path/genblk1[1].path/path/mult_21/U977/ZN (NAND2_X1)
                                                          0.03       1.05 r
  path/genblk1[1].path/path/mult_21/U839/ZN (NAND3_X1)
                                                          0.04       1.09 f
  path/genblk1[1].path/path/mult_21/U827/ZN (NAND2_X1)
                                                          0.04       1.13 r
  path/genblk1[1].path/path/mult_21/U852/ZN (NAND3_X1)
                                                          0.03       1.16 f
  path/genblk1[1].path/path/mult_21/U878/ZN (NAND2_X1)
                                                          0.03       1.19 r
  path/genblk1[1].path/path/mult_21/U840/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[1].path/path/mult_21/U926/ZN (NAND2_X1)
                                                          0.04       1.27 r
  path/genblk1[1].path/path/mult_21/U841/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[1].path/path/mult_21/U1117/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[1].path/path/mult_21/U1120/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[1].path/path/mult_21/U1124/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[1].path/path/mult_21/U987/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[1].path/path/mult_21/U829/ZN (NAND2_X1)
                                                          0.04       1.49 r
  path/genblk1[1].path/path/mult_21/U861/ZN (NAND3_X1)
                                                          0.03       1.52 f
  path/genblk1[1].path/path/mult_21/U932/ZN (NAND2_X1)
                                                          0.03       1.56 r
  path/genblk1[1].path/path/mult_21/U842/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[1].path/path/mult_21/U1166/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[1].path/path/mult_21/U988/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[1].path/path/mult_21/U1182/ZN (NAND2_X1)
                                                          0.03       1.70 r
  path/genblk1[1].path/path/mult_21/U1185/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[1].path/path/mult_21/U82/CO (FA_X1)        0.10       1.82 f
  path/genblk1[1].path/path/mult_21/U921/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[1].path/path/mult_21/U923/ZN (NAND3_X1)
                                                          0.04       1.91 f
  path/genblk1[1].path/path/mult_21/U1151/ZN (NAND2_X1)
                                                          0.03       1.94 r
  path/genblk1[1].path/path/mult_21/U1140/ZN (NAND3_X1)
                                                          0.04       1.98 f
  path/genblk1[1].path/path/mult_21/U1144/ZN (NAND2_X1)
                                                          0.04       2.01 r
  path/genblk1[1].path/path/mult_21/U875/ZN (NAND3_X1)
                                                          0.04       2.05 f
  path/genblk1[1].path/path/mult_21/U965/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[1].path/path/mult_21/U945/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[1].path/path/mult_21/U828/ZN (NAND2_X1)
                                                          0.04       2.17 r
  path/genblk1[1].path/path/mult_21/U855/ZN (NAND3_X1)
                                                          0.03       2.20 f
  path/genblk1[1].path/path/mult_21/U971/ZN (NAND2_X1)
                                                          0.03       2.23 r
  path/genblk1[1].path/path/mult_21/U843/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[1].path/path/mult_21/U1007/ZN (NAND2_X1)
                                                          0.04       2.30 r
  path/genblk1[1].path/path/mult_21/U844/ZN (NAND3_X1)
                                                          0.04       2.34 f
  path/genblk1[1].path/path/mult_21/U955/ZN (NAND2_X1)
                                                          0.04       2.38 r
  path/genblk1[1].path/path/mult_21/U883/ZN (NAND3_X1)
                                                          0.04       2.41 f
  path/genblk1[1].path/path/mult_21/U912/ZN (NAND2_X1)
                                                          0.03       2.44 r
  path/genblk1[1].path/path/mult_21/U915/ZN (NAND3_X1)
                                                          0.03       2.48 f
  path/genblk1[1].path/path/mult_21/U72/CO (FA_X1)        0.10       2.57 f
  path/genblk1[1].path/path/mult_21/U938/ZN (NAND2_X1)
                                                          0.04       2.61 r
  path/genblk1[1].path/path/mult_21/U890/ZN (NAND3_X1)
                                                          0.04       2.65 f
  path/genblk1[1].path/path/mult_21/U1157/ZN (NAND2_X1)
                                                          0.04       2.69 r
  path/genblk1[1].path/path/mult_21/U996/ZN (NAND3_X1)
                                                          0.04       2.72 f
  path/genblk1[1].path/path/mult_21/U1163/ZN (NAND2_X1)
                                                          0.04       2.76 r
  path/genblk1[1].path/path/mult_21/U997/ZN (NAND3_X1)
                                                          0.04       2.80 f
  path/genblk1[1].path/path/mult_21/U1131/ZN (NAND2_X1)
                                                          0.04       2.83 r
  path/genblk1[1].path/path/mult_21/U1133/ZN (NAND3_X1)
                                                          0.04       2.88 f
  path/genblk1[1].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.03       2.91 r
  path/genblk1[1].path/path/mult_21/U942/ZN (NAND3_X1)
                                                          0.04       2.95 f
  path/genblk1[1].path/path/mult_21/U983/ZN (NAND2_X1)
                                                          0.04       2.98 r
  path/genblk1[1].path/path/mult_21/U951/ZN (NAND3_X1)
                                                          0.04       3.02 f
  path/genblk1[1].path/path/mult_21/U1175/ZN (NAND2_X1)
                                                          0.04       3.06 r
  path/genblk1[1].path/path/mult_21/U1176/ZN (NAND3_X1)
                                                          0.04       3.10 f
  path/genblk1[1].path/path/mult_21/U1178/ZN (NAND2_X1)
                                                          0.03       3.12 r
  path/genblk1[1].path/path/mult_21/U1047/ZN (AND3_X1)
                                                          0.05       3.17 r
  path/genblk1[1].path/path/mult_21/product[39] (mac_b20_g1_19_DW_mult_tc_0)
                                                          0.00       3.17 r
  path/genblk1[1].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.18 r
  data arrival time                                                  3.18

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  path/genblk1[1].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       3.00 r
  library setup time                                     -0.03       2.97
  data required time                                                 2.97
  --------------------------------------------------------------------------
  data required time                                                 2.97
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
