[13:50:41.088] <TB2>     INFO: *** Welcome to pxar ***
[13:50:41.089] <TB2>     INFO: *** Today: 2016/06/08
[13:50:41.095] <TB2>     INFO: *** Version: b2a7-dirty
[13:50:41.095] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:50:41.096] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:41.096] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//defaultMaskFile.dat
[13:50:41.096] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters_C15.dat
[13:50:41.174] <TB2>     INFO:         clk: 4
[13:50:41.174] <TB2>     INFO:         ctr: 4
[13:50:41.174] <TB2>     INFO:         sda: 19
[13:50:41.174] <TB2>     INFO:         tin: 9
[13:50:41.174] <TB2>     INFO:         level: 15
[13:50:41.174] <TB2>     INFO:         triggerdelay: 0
[13:50:41.174] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:50:41.174] <TB2>     INFO: Log level: DEBUG
[13:50:41.184] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:50:41.191] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:50:41.195] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:50:41.208] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:50:42.765] <TB2>     INFO: DUT info: 
[13:50:42.765] <TB2>     INFO: The DUT currently contains the following objects:
[13:50:42.765] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:50:42.765] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:50:42.765] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:50:42.765] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:50:42.765] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:50:42.766] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:50:42.766] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:42.766] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:42.766] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:42.766] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:50:42.767] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:50:42.768] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:50:42.769] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:50:42.770] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31707136
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2313f90
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2288770
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f01f5d94010
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f01fbfff510
[13:50:42.772] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31772672 fPxarMemory = 0x7f01f5d94010
[13:50:42.773] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 358.5mA
[13:50:42.775] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:50:42.775] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:50:42.775] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:50:43.175] <TB2>     INFO: enter 'restricted' command line mode
[13:50:43.175] <TB2>     INFO: enter test to run
[13:50:43.175] <TB2>     INFO:   test: FPIXTest no parameter change
[13:50:43.175] <TB2>     INFO:   running: fpixtest
[13:50:43.175] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:50:43.178] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:50:43.178] <TB2>     INFO: ######################################################################
[13:50:43.178] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:50:43.178] <TB2>     INFO: ######################################################################
[13:50:43.182] <TB2>     INFO: ######################################################################
[13:50:43.182] <TB2>     INFO: PixTestPretest::doTest()
[13:50:43.182] <TB2>     INFO: ######################################################################
[13:50:43.185] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:43.185] <TB2>     INFO:    PixTestPretest::programROC() 
[13:50:43.185] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:01.202] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:01.202] <TB2>     INFO: IA differences per ROC:  16.9 18.5 16.1 17.7 16.1 16.1 16.1 16.1 18.5 17.7 19.3 16.1 16.9 16.1 18.5 16.1
[13:51:01.275] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:01.275] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:51:01.275] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:01.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[13:51:01.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.8688 mA
[13:51:01.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  85 Ia 25.2688 mA
[13:51:01.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 22.8688 mA
[13:51:01.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 24.4688 mA
[13:51:01.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  83 Ia 24.4688 mA
[13:51:01.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 23.6688 mA
[13:51:02.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 24.4688 mA
[13:51:02.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 23.6688 mA
[13:51:02.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 24.4688 mA
[13:51:02.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 23.6688 mA
[13:51:02.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  83 Ia 24.4688 mA
[13:51:02.588] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  81 Ia 23.6688 mA
[13:51:02.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.6688 mA
[13:51:02.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  80 Ia 25.2688 mA
[13:51:02.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  73 Ia 22.8688 mA
[13:51:02.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 25.2688 mA
[13:51:03.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  73 Ia 22.8688 mA
[13:51:03.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 25.2688 mA
[13:51:03.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  73 Ia 22.8688 mA
[13:51:03.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  80 Ia 24.4688 mA
[13:51:03.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.6688 mA
[13:51:03.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 24.4688 mA
[13:51:03.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  78 Ia 23.6688 mA
[13:51:03.798] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  80 Ia 25.2688 mA
[13:51:03.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.2687 mA
[13:51:03.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.2688 mA
[13:51:04.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.6688 mA
[13:51:04.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  89 Ia 23.6688 mA
[13:51:04.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  91 Ia 24.4688 mA
[13:51:04.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 24.4688 mA
[13:51:04.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 24.4688 mA
[13:51:04.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 23.6688 mA
[13:51:04.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 23.6688 mA
[13:51:04.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  89 Ia 23.6688 mA
[13:51:04.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  91 Ia 24.4688 mA
[13:51:05.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 23.6688 mA
[13:51:05.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.6688 mA
[13:51:05.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  80 Ia 24.4688 mA
[13:51:05.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 23.6688 mA
[13:51:05.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 24.4688 mA
[13:51:05.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.6688 mA
[13:51:05.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 24.4688 mA
[13:51:05.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 23.6688 mA
[13:51:05.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 24.4688 mA
[13:51:05.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.6688 mA
[13:51:06.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.4688 mA
[13:51:06.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.6688 mA
[13:51:06.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 24.4688 mA
[13:51:06.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.0687 mA
[13:51:06.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  90 Ia 24.4688 mA
[13:51:06.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  88 Ia 23.6688 mA
[13:51:06.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  90 Ia 23.6688 mA
[13:51:06.722] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  92 Ia 24.4688 mA
[13:51:06.828] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 24.4688 mA
[13:51:06.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  88 Ia 23.6688 mA
[13:51:07.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  90 Ia 24.4688 mA
[13:51:07.132] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  88 Ia 23.6688 mA
[13:51:07.233] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 23.6688 mA
[13:51:07.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  92 Ia 24.4688 mA
[13:51:07.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  90 Ia 23.6688 mA
[13:51:07.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.2687 mA
[13:51:07.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 24.4688 mA
[13:51:07.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  92 Ia 24.4688 mA
[13:51:07.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  90 Ia 23.6688 mA
[13:51:07.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  92 Ia 24.4688 mA
[13:51:08.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 23.6688 mA
[13:51:08.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  92 Ia 24.4688 mA
[13:51:08.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  90 Ia 23.6688 mA
[13:51:08.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  92 Ia 24.4688 mA
[13:51:08.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  90 Ia 23.6688 mA
[13:51:08.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  92 Ia 24.4688 mA
[13:51:08.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  90 Ia 23.6688 mA
[13:51:08.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.2687 mA
[13:51:08.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 25.2688 mA
[13:51:08.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 23.6688 mA
[13:51:09.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  89 Ia 23.6688 mA
[13:51:09.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  91 Ia 24.4688 mA
[13:51:09.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  89 Ia 23.6688 mA
[13:51:09.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  91 Ia 24.4688 mA
[13:51:09.463] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  89 Ia 23.6688 mA
[13:51:09.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  91 Ia 24.4688 mA
[13:51:09.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  89 Ia 23.6688 mA
[13:51:09.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  91 Ia 24.4688 mA
[13:51:09.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  89 Ia 23.6688 mA
[13:51:09.968] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.2687 mA
[13:51:10.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 24.4688 mA
[13:51:10.169] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  92 Ia 24.4688 mA
[13:51:10.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  90 Ia 23.6688 mA
[13:51:10.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  92 Ia 23.6688 mA
[13:51:10.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  94 Ia 24.4688 mA
[13:51:10.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  92 Ia 24.4688 mA
[13:51:10.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  90 Ia 23.6688 mA
[13:51:10.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  92 Ia 24.4688 mA
[13:51:10.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  90 Ia 23.6688 mA
[13:51:10.974] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  92 Ia 24.4688 mA
[13:51:11.075] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  90 Ia 23.6688 mA
[13:51:11.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.6688 mA
[13:51:11.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  80 Ia 24.4688 mA
[13:51:11.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 23.6688 mA
[13:51:11.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 24.4688 mA
[13:51:11.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.6688 mA
[13:51:11.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 24.4688 mA
[13:51:11.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 23.6688 mA
[13:51:11.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  80 Ia 24.4688 mA
[13:51:11.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.6688 mA
[13:51:12.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  80 Ia 24.4688 mA
[13:51:12.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  78 Ia 23.6688 mA
[13:51:12.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 24.4688 mA
[13:51:12.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.8688 mA
[13:51:12.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 24.4688 mA
[13:51:12.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  83 Ia 23.6688 mA
[13:51:12.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.4688 mA
[13:51:12.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 24.4688 mA
[13:51:12.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  81 Ia 23.6688 mA
[13:51:12.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 23.6688 mA
[13:51:13.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 24.4688 mA
[13:51:13.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  83 Ia 23.6688 mA
[13:51:13.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.4688 mA
[13:51:13.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.6688 mA
[13:51:13.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 24.4688 mA
[13:51:13.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.4688 mA
[13:51:13.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.6688 mA
[13:51:13.797] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 23.6688 mA
[13:51:13.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 25.2688 mA
[13:51:13.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  73 Ia 22.8688 mA
[13:51:14.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 25.2688 mA
[13:51:14.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  73 Ia 22.8688 mA
[13:51:14.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  80 Ia 25.2688 mA
[13:51:14.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  73 Ia 22.8688 mA
[13:51:14.502] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 25.2688 mA
[13:51:14.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  73 Ia 22.8688 mA
[13:51:14.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 25.2688 mA
[13:51:14.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.0687 mA
[13:51:14.906] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  90 Ia 24.4688 mA
[13:51:15.007] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  88 Ia 23.6688 mA
[13:51:15.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  90 Ia 24.4688 mA
[13:51:15.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  88 Ia 23.6688 mA
[13:51:15.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  90 Ia 23.6688 mA
[13:51:15.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  92 Ia 24.4688 mA
[13:51:15.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  90 Ia 23.6688 mA
[13:51:15.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  92 Ia 24.4688 mA
[13:51:15.712] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  90 Ia 24.4688 mA
[13:51:15.813] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  88 Ia 23.6688 mA
[13:51:15.914] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  90 Ia 23.6688 mA
[13:51:16.015] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.0687 mA
[13:51:16.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  90 Ia 24.4688 mA
[13:51:16.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  88 Ia 24.4688 mA
[13:51:16.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  86 Ia 24.4688 mA
[13:51:16.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  84 Ia 23.6688 mA
[13:51:16.519] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  86 Ia 24.4688 mA
[13:51:16.620] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  84 Ia 23.6688 mA
[13:51:16.720] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  86 Ia 24.4688 mA
[13:51:16.821] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.6688 mA
[13:51:16.921] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  86 Ia 24.4688 mA
[13:51:17.022] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  84 Ia 23.6688 mA
[13:51:17.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  86 Ia 24.4688 mA
[13:51:17.224] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.2687 mA
[13:51:17.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.4688 mA
[13:51:17.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 23.6688 mA
[13:51:17.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  94 Ia 24.4688 mA
[13:51:17.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  92 Ia 24.4688 mA
[13:51:17.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 23.6688 mA
[13:51:17.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  92 Ia 24.4688 mA
[13:51:17.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  90 Ia 23.6688 mA
[13:51:18.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 24.4688 mA
[13:51:18.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 23.6688 mA
[13:51:18.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  92 Ia 23.6688 mA
[13:51:18.334] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  94 Ia 24.4688 mA
[13:51:18.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.6688 mA
[13:51:18.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 25.2688 mA
[13:51:18.637] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  73 Ia 22.8688 mA
[13:51:18.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 25.2688 mA
[13:51:18.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  73 Ia 22.8688 mA
[13:51:18.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 25.2688 mA
[13:51:19.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  73 Ia 22.8688 mA
[13:51:19.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 25.2688 mA
[13:51:19.242] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  73 Ia 22.8688 mA
[13:51:19.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 24.4688 mA
[13:51:19.443] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.6688 mA
[13:51:19.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 25.2688 mA
[13:51:19.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.2687 mA
[13:51:19.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 24.4688 mA
[13:51:19.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  92 Ia 23.6688 mA
[13:51:19.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  94 Ia 24.4688 mA
[13:51:20.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  92 Ia 23.6688 mA
[13:51:20.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  94 Ia 24.4688 mA
[13:51:20.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  92 Ia 23.6688 mA
[13:51:20.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  94 Ia 24.4688 mA
[13:51:20.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  92 Ia 23.6688 mA
[13:51:20.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  94 Ia 24.4688 mA
[13:51:20.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  92 Ia 23.6688 mA
[13:51:20.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  94 Ia 24.4688 mA
[13:51:20.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[13:51:20.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:51:20.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  90
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  90
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  90
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  86
[13:51:20.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  94
[13:51:20.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:51:20.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  94
[13:51:22.612] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:51:22.612] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.9  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1
[13:51:22.644] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:22.644] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:51:22.644] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:22.783] <TB2>     INFO: Expecting 231680 events.
[13:51:31.067] <TB2>     INFO: 231680 events read in total (7567ms).
[13:51:31.228] <TB2>     INFO: Test took 8581ms.
[13:51:31.430] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 56
[13:51:31.434] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 90 and Delta(CalDel) = 62
[13:51:31.440] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:51:31.443] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:51:31.447] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:51:31.450] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 83 and Delta(CalDel) = 58
[13:51:31.454] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 107 and Delta(CalDel) = 61
[13:51:31.458] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 60
[13:51:31.462] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:51:31.465] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 88 and Delta(CalDel) = 59
[13:51:31.468] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:51:31.472] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:51:31.476] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 64
[13:51:31.480] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:51:31.483] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:51:31.490] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:51:31.535] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:51:31.571] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:31.571] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:51:31.571] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:31.713] <TB2>     INFO: Expecting 231680 events.
[13:51:40.056] <TB2>     INFO: 231680 events read in total (7627ms).
[13:51:40.061] <TB2>     INFO: Test took 8485ms.
[13:51:40.083] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28.5
[13:51:40.399] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[13:51:40.403] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[13:51:40.406] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:51:40.411] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:51:40.415] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[13:51:40.423] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:51:40.432] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:51:40.436] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[13:51:40.439] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:51:40.446] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[13:51:40.450] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:51:40.455] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32.5
[13:51:40.459] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:51:40.463] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:51:40.466] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:51:40.498] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:51:40.498] <TB2>     INFO: CalDel:      118   139   127   132   143   130   129   144   142   135   134   138   161   139   135   142
[13:51:40.498] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:51:40.505] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C0.dat
[13:51:40.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C1.dat
[13:51:40.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C2.dat
[13:51:40.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C3.dat
[13:51:40.506] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C4.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C5.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C6.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C7.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C8.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C9.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C10.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C11.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C12.dat
[13:51:40.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C13.dat
[13:51:40.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C14.dat
[13:51:40.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:40.508] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:40.508] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:40.508] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:51:40.508] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:51:40.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:51:40.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:51:40.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:51:40.597] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:51:40.601] <TB2>     INFO: ######################################################################
[13:51:40.601] <TB2>     INFO: PixTestTiming::doTest()
[13:51:40.601] <TB2>     INFO: ######################################################################
[13:51:40.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:40.601] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:51:40.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:40.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:51:42.512] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:51:44.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:51:47.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:51:49.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:51:51.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:51:53.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:51:56.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:51:58.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:52:00.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:52:03.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:52:05.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:52:07.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:52:10.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:52:12.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:52:14.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:52:16.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:52:18.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:52:19.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:52:21.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:52:22.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:52:28.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:52:29.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:52:31.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:52:32.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:52:36.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:52:39.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:52:42.833] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:52:46.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:52:50.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:52:54.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:52:57.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:00.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:02.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:04.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:05.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:07.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:11.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:13.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:53:14.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:53:16.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:53:18.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:53:20.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:53:21.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:53:23.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:53:27.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:53:29.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:53:30.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:53:32.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:53:34.415] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:53:36.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:53:38.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:53:41.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:53:45.519] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:53:47.793] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:53:50.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:53:52.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:53:54.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:53:56.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:53:59.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:01.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:07.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:09.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:11.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:13.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:16.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:18.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:54:20.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:54:23.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:54:24.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:54:27.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:54:29.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:54:31.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:54:33.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:54:35.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:54:37.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:54:40.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:54:42.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:54:44.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:54:46.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:54:49.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:54:54.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:59.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:03.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:08.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:14.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:18.972] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:23.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:28.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:33.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:39.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:44.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:49.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:06.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:11.695] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:17.015] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:22.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:23.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:25.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:26.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:28.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:42.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:43.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:45.185] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:46.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:48.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:50.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:52.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:53.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:10.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:11.766] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:13.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:14.809] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:17.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:19.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:21.629] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:23.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:31.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:33.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:57:35.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:38.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:40.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:42.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:44.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:47.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:05.109] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:07.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:09.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:12.316] <TB2>     INFO: TBM Phase Settings: 224
[13:58:12.316] <TB2>     INFO: 400MHz Phase: 0
[13:58:12.316] <TB2>     INFO: 160MHz Phase: 7
[13:58:12.316] <TB2>     INFO: Functional Phase Area: 3
[13:58:12.319] <TB2>     INFO: Test took 391718 ms.
[13:58:12.319] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:58:12.319] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:12.319] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:58:12.319] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:12.319] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:58:13.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:58:17.430] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:58:20.458] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:58:23.487] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:58:26.513] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:58:29.541] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:58:32.572] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:58:37.477] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:58:42.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:58:48.422] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:58:53.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:58:58.252] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:59:03.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:59:08.071] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:59:12.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:59:17.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:59:19.599] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:59:23.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:59:25.651] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:27.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:59:29.444] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:59:30.971] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:59:32.491] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:59:34.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:59:35.719] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:59:39.494] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:59:41.771] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:59:44.044] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:59:46.318] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:59:48.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:59:50.867] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:59:52.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:59:54.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:59:57.872] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:00:00.144] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:00:02.418] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:00:04.691] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:00:06.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:00:09.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:00:10.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:00:12.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:00:16.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:00:18.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:00:20.792] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:00:23.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:00:25.340] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:00:27.613] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:00:29.133] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:00:31.216] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:00:34.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:00:37.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:00:39.542] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:00:41.815] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:00:44.088] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:00:46.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:00:47.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:00:53.164] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:00:58.821] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:01:04.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:01:10.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:01:16.171] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:01:22.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:01:28.100] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:01:34.417] <TB2>     INFO: ROC Delay Settings: 228
[14:01:34.417] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:01:34.417] <TB2>     INFO: ROC Port 0 Delay: 4
[14:01:34.417] <TB2>     INFO: ROC Port 1 Delay: 4
[14:01:34.417] <TB2>     INFO: Functional ROC Area: 4
[14:01:34.421] <TB2>     INFO: Test took 202102 ms.
[14:01:34.421] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:01:34.421] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:34.421] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:01:34.421] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:35.561] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 1 ====== a001 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 
[14:01:35.561] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 80c0 4308 4308 4308 4308 4308 4308 4308 4309 e022 c000 
[14:01:35.561] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 8000 4309 4309 4309 4309 4309 4309 4309 4309 e022 c000 
[14:01:35.561] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:01:49.763] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:49.763] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:02:04.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.016] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:02:18.059] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:18.059] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:02:32.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:32.180] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:02:46.209] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:46.209] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:03:00.300] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:00.300] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:03:14.408] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:14.408] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:03:28.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:28.588] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:03:43.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:43.016] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:03:57.016] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.396] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.409] <TB2>     INFO: Decoding statistics:
[14:03:57.409] <TB2>     INFO:   General information:
[14:03:57.409] <TB2>     INFO: 	 16bit words read:         240000000
[14:03:57.409] <TB2>     INFO: 	 valid events total:       20000000
[14:03:57.409] <TB2>     INFO: 	 empty events:             20000000
[14:03:57.409] <TB2>     INFO: 	 valid events with pixels: 0
[14:03:57.409] <TB2>     INFO: 	 valid pixel hits:         0
[14:03:57.409] <TB2>     INFO:   Event errors: 	           0
[14:03:57.409] <TB2>     INFO: 	 start marker:             0
[14:03:57.409] <TB2>     INFO: 	 stop marker:              0
[14:03:57.409] <TB2>     INFO: 	 overflow:                 0
[14:03:57.409] <TB2>     INFO: 	 invalid 5bit words:       0
[14:03:57.409] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:03:57.409] <TB2>     INFO:   TBM errors: 		           0
[14:03:57.409] <TB2>     INFO: 	 flawed TBM headers:       0
[14:03:57.409] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:03:57.409] <TB2>     INFO: 	 event ID mismatches:      0
[14:03:57.409] <TB2>     INFO:   ROC errors: 		           0
[14:03:57.409] <TB2>     INFO: 	 missing ROC header(s):    0
[14:03:57.409] <TB2>     INFO: 	 misplaced readback start: 0
[14:03:57.409] <TB2>     INFO:   Pixel decoding errors:	   0
[14:03:57.409] <TB2>     INFO: 	 pixel data incomplete:    0
[14:03:57.409] <TB2>     INFO: 	 pixel address:            0
[14:03:57.409] <TB2>     INFO: 	 pulse height fill bit:    0
[14:03:57.409] <TB2>     INFO: 	 buffer corruption:        0
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO:    Read back bit status: 1
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO:    Timings are good!
[14:03:57.409] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.409] <TB2>     INFO: Test took 142988 ms.
[14:03:57.409] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:03:57.409] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:57.410] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:57.410] <TB2>     INFO: PixTestTiming::doTest took 736813 ms.
[14:03:57.410] <TB2>     INFO: PixTestTiming::doTest() done
[14:03:57.410] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:03:57.410] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:03:57.410] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:03:57.410] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:03:57.410] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:03:57.411] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:57.411] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:57.781] <TB2>     INFO: ######################################################################
[14:03:57.782] <TB2>     INFO: PixTestAlive::doTest()
[14:03:57.783] <TB2>     INFO: ######################################################################
[14:03:57.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.787] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:57.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:57.789] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:58.133] <TB2>     INFO: Expecting 41600 events.
[14:04:02.190] <TB2>     INFO: 41600 events read in total (3342ms).
[14:04:02.191] <TB2>     INFO: Test took 4402ms.
[14:04:02.198] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:02.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:02.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:04:02.572] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:04:02.572] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:04:02.572] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:04:02.576] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:02.576] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:02.576] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:02.577] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:02.926] <TB2>     INFO: Expecting 41600 events.
[14:04:05.891] <TB2>     INFO: 41600 events read in total (2250ms).
[14:04:05.892] <TB2>     INFO: Test took 3315ms.
[14:04:05.892] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:05.892] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:04:05.892] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:04:05.892] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:04:06.296] <TB2>     INFO: PixTestAlive::maskTest() done
[14:04:06.296] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:06.300] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:06.300] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:04:06.300] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:06.301] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:04:06.647] <TB2>     INFO: Expecting 41600 events.
[14:04:10.725] <TB2>     INFO: 41600 events read in total (3363ms).
[14:04:10.726] <TB2>     INFO: Test took 4424ms.
[14:04:10.735] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:10.735] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:04:10.735] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:11.109] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:11.109] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:11.110] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:11.110] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:11.120] <TB2>     INFO: ######################################################################
[14:04:11.120] <TB2>     INFO: PixTestTrim::doTest()
[14:04:11.120] <TB2>     INFO: ######################################################################
[14:04:11.123] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:11.123] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:11.123] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:11.202] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:11.202] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:11.312] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:11.313] <TB2>     INFO:     run 1 of 1
[14:04:11.313] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:11.655] <TB2>     INFO: Expecting 5025280 events.
[14:04:56.423] <TB2>     INFO: 1392936 events read in total (44053ms).
[14:05:40.499] <TB2>     INFO: 2766040 events read in total (88129ms).
[14:06:24.937] <TB2>     INFO: 4146024 events read in total (132568ms).
[14:06:53.338] <TB2>     INFO: 5025280 events read in total (160968ms).
[14:06:53.380] <TB2>     INFO: Test took 162067ms.
[14:06:53.440] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:53.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:54.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:56.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:57.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:58.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:00.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:01.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:02.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:04.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:05.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:06.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:08.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:09.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:11.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:12.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:13.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:15.150] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233410560
[14:07:15.153] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3189 minThrLimit = 86.2862 minThrNLimit = 104.211 -> result = 86.3189 -> 86
[14:07:15.153] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.029 minThrLimit = 100.017 minThrNLimit = 123.917 -> result = 100.029 -> 100
[14:07:15.154] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6674 minThrLimit = 98.6395 minThrNLimit = 116.82 -> result = 98.6674 -> 98
[14:07:15.154] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.462 minThrLimit = 102.446 minThrNLimit = 126.502 -> result = 102.462 -> 102
[14:07:15.155] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3003 minThrLimit = 93.2954 minThrNLimit = 115.5 -> result = 93.3003 -> 93
[14:07:15.155] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6955 minThrLimit = 89.667 minThrNLimit = 109.355 -> result = 89.6955 -> 89
[14:07:15.155] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7917 minThrLimit = 93.7655 minThrNLimit = 117.995 -> result = 93.7917 -> 93
[14:07:15.156] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7605 minThrLimit = 88.698 minThrNLimit = 110.646 -> result = 88.7605 -> 88
[14:07:15.156] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1549 minThrLimit = 96.1537 minThrNLimit = 116.53 -> result = 96.1549 -> 96
[14:07:15.157] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8921 minThrLimit = 87.8807 minThrNLimit = 110.553 -> result = 87.8921 -> 87
[14:07:15.157] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.183 minThrLimit = 104.173 minThrNLimit = 133.602 -> result = 104.183 -> 104
[14:07:15.157] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6038 minThrLimit = 94.5693 minThrNLimit = 119.434 -> result = 94.6038 -> 94
[14:07:15.158] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.967 minThrLimit = 88.9349 minThrNLimit = 113.23 -> result = 88.967 -> 88
[14:07:15.158] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0972 minThrLimit = 87.0618 minThrNLimit = 113.437 -> result = 87.0972 -> 87
[14:07:15.159] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2243 minThrLimit = 89.1923 minThrNLimit = 116.812 -> result = 89.2243 -> 89
[14:07:15.159] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5541 minThrLimit = 90.4916 minThrNLimit = 115.617 -> result = 90.5541 -> 90
[14:07:15.159] <TB2>     INFO: ROC 0 VthrComp = 86
[14:07:15.159] <TB2>     INFO: ROC 1 VthrComp = 100
[14:07:15.159] <TB2>     INFO: ROC 2 VthrComp = 98
[14:07:15.159] <TB2>     INFO: ROC 3 VthrComp = 102
[14:07:15.159] <TB2>     INFO: ROC 4 VthrComp = 93
[14:07:15.160] <TB2>     INFO: ROC 5 VthrComp = 89
[14:07:15.160] <TB2>     INFO: ROC 6 VthrComp = 93
[14:07:15.160] <TB2>     INFO: ROC 7 VthrComp = 88
[14:07:15.160] <TB2>     INFO: ROC 8 VthrComp = 96
[14:07:15.160] <TB2>     INFO: ROC 9 VthrComp = 87
[14:07:15.160] <TB2>     INFO: ROC 10 VthrComp = 104
[14:07:15.160] <TB2>     INFO: ROC 11 VthrComp = 94
[14:07:15.160] <TB2>     INFO: ROC 12 VthrComp = 88
[14:07:15.164] <TB2>     INFO: ROC 13 VthrComp = 87
[14:07:15.164] <TB2>     INFO: ROC 14 VthrComp = 89
[14:07:15.164] <TB2>     INFO: ROC 15 VthrComp = 90
[14:07:15.165] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:15.165] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:15.184] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:15.184] <TB2>     INFO:     run 1 of 1
[14:07:15.184] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:15.532] <TB2>     INFO: Expecting 5025280 events.
[14:07:52.958] <TB2>     INFO: 883600 events read in total (36711ms).
[14:08:28.186] <TB2>     INFO: 1765784 events read in total (71939ms).
[14:09:02.841] <TB2>     INFO: 2647200 events read in total (106595ms).
[14:09:38.215] <TB2>     INFO: 3520384 events read in total (141968ms).
[14:10:13.636] <TB2>     INFO: 4390240 events read in total (177390ms).
[14:10:39.568] <TB2>     INFO: 5025280 events read in total (203321ms).
[14:10:39.645] <TB2>     INFO: Test took 204461ms.
[14:10:39.825] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:40.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:41.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:43.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:44.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:46.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:48.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:49.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:51.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:52.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:54.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:56.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:57.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:59.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:00.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:02.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:03.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:05.544] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311517184
[14:11:05.547] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.0071 for pixel 11/77 mean/min/max = 44.6461/32.247/57.0453
[14:11:05.548] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.4351 for pixel 11/67 mean/min/max = 46.569/30.6042/62.5339
[14:11:05.548] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1579 for pixel 0/78 mean/min/max = 44.8349/32.4023/57.2676
[14:11:05.548] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.1253 for pixel 17/75 mean/min/max = 45.8858/32.4672/59.3044
[14:11:05.549] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.408 for pixel 48/79 mean/min/max = 45.8076/32.1775/59.4378
[14:11:05.549] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.9454 for pixel 19/10 mean/min/max = 46.2148/34.4714/57.9582
[14:11:05.549] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.379 for pixel 18/2 mean/min/max = 45.3836/33.3786/57.3886
[14:11:05.550] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.146 for pixel 2/78 mean/min/max = 47.5187/32.8734/62.164
[14:11:05.550] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6872 for pixel 0/77 mean/min/max = 44.2246/32.702/55.7472
[14:11:05.550] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.5983 for pixel 25/1 mean/min/max = 45.4621/32.2821/58.6421
[14:11:05.551] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.7281 for pixel 42/1 mean/min/max = 45.462/34.1043/56.8196
[14:11:05.551] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8416 for pixel 24/2 mean/min/max = 44.4288/33.0006/55.857
[14:11:05.551] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.2555 for pixel 13/76 mean/min/max = 45.3284/35.3476/55.3091
[14:11:05.552] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 52.8813 for pixel 17/79 mean/min/max = 42.6405/31.6451/53.6359
[14:11:05.552] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8234 for pixel 16/79 mean/min/max = 44.6543/34.0437/55.2648
[14:11:05.552] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.9346 for pixel 5/2 mean/min/max = 44.9739/33.8772/56.0706
[14:11:05.553] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:05.688] <TB2>     INFO: Expecting 411648 events.
[14:11:13.330] <TB2>     INFO: 411648 events read in total (6921ms).
[14:11:13.336] <TB2>     INFO: Expecting 411648 events.
[14:11:20.972] <TB2>     INFO: 411648 events read in total (6966ms).
[14:11:20.980] <TB2>     INFO: Expecting 411648 events.
[14:11:28.631] <TB2>     INFO: 411648 events read in total (6987ms).
[14:11:28.641] <TB2>     INFO: Expecting 411648 events.
[14:11:36.356] <TB2>     INFO: 411648 events read in total (7045ms).
[14:11:36.371] <TB2>     INFO: Expecting 411648 events.
[14:11:43.814] <TB2>     INFO: 411648 events read in total (6782ms).
[14:11:43.829] <TB2>     INFO: Expecting 411648 events.
[14:11:51.511] <TB2>     INFO: 411648 events read in total (7016ms).
[14:11:51.528] <TB2>     INFO: Expecting 411648 events.
[14:11:59.162] <TB2>     INFO: 411648 events read in total (6982ms).
[14:11:59.183] <TB2>     INFO: Expecting 411648 events.
[14:12:06.684] <TB2>     INFO: 411648 events read in total (6855ms).
[14:12:06.707] <TB2>     INFO: Expecting 411648 events.
[14:12:14.271] <TB2>     INFO: 411648 events read in total (6908ms).
[14:12:14.297] <TB2>     INFO: Expecting 411648 events.
[14:12:21.932] <TB2>     INFO: 411648 events read in total (6979ms).
[14:12:21.960] <TB2>     INFO: Expecting 411648 events.
[14:12:29.690] <TB2>     INFO: 411648 events read in total (7087ms).
[14:12:29.720] <TB2>     INFO: Expecting 411648 events.
[14:12:37.324] <TB2>     INFO: 411648 events read in total (6968ms).
[14:12:37.357] <TB2>     INFO: Expecting 411648 events.
[14:12:44.965] <TB2>     INFO: 411648 events read in total (6973ms).
[14:12:44.000] <TB2>     INFO: Expecting 411648 events.
[14:12:52.601] <TB2>     INFO: 411648 events read in total (6963ms).
[14:12:52.637] <TB2>     INFO: Expecting 411648 events.
[14:13:00.322] <TB2>     INFO: 411648 events read in total (7048ms).
[14:13:00.360] <TB2>     INFO: Expecting 411648 events.
[14:13:07.931] <TB2>     INFO: 411648 events read in total (6935ms).
[14:13:07.974] <TB2>     INFO: Test took 122421ms.
[14:13:08.469] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0538 < 35 for itrim = 97; old thr = 33.9528 ... break
[14:13:08.500] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.364 < 35 for itrim = 120; old thr = 33.7642 ... break
[14:13:08.525] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4274 < 35 for itrim+1 = 92; old thr = 34.7201 ... break
[14:13:08.563] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0015 < 35 for itrim = 115; old thr = 33.9636 ... break
[14:13:08.587] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3234 < 35 for itrim+1 = 95; old thr = 34.2059 ... break
[14:13:08.627] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1857 < 35 for itrim = 109; old thr = 33.7155 ... break
[14:13:08.669] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.074 < 35 for itrim = 113; old thr = 33.513 ... break
[14:13:08.696] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3722 < 35 for itrim+1 = 96; old thr = 34.7683 ... break
[14:13:08.720] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0457 < 35 for itrim = 88; old thr = 34.7266 ... break
[14:13:08.755] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.038 < 35 for itrim = 101; old thr = 33.8053 ... break
[14:13:08.807] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0356 < 35 for itrim = 116; old thr = 34.4284 ... break
[14:13:08.851] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2491 < 35 for itrim = 103; old thr = 34.1999 ... break
[14:13:08.891] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2684 < 35 for itrim = 96; old thr = 34.2156 ... break
[14:13:08.928] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5364 < 35 for itrim+1 = 93; old thr = 34.9721 ... break
[14:13:08.966] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4397 < 35 for itrim+1 = 93; old thr = 34.6266 ... break
[14:13:08.004] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1229 < 35 for itrim = 92; old thr = 34.502 ... break
[14:13:09.080] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:09.090] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:09.090] <TB2>     INFO:     run 1 of 1
[14:13:09.090] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:09.434] <TB2>     INFO: Expecting 5025280 events.
[14:13:44.080] <TB2>     INFO: 869400 events read in total (33931ms).
[14:14:19.398] <TB2>     INFO: 1738264 events read in total (69249ms).
[14:14:54.620] <TB2>     INFO: 2607304 events read in total (104471ms).
[14:15:29.348] <TB2>     INFO: 3465576 events read in total (139199ms).
[14:16:04.301] <TB2>     INFO: 4319328 events read in total (174153ms).
[14:16:33.821] <TB2>     INFO: 5025280 events read in total (203672ms).
[14:16:33.905] <TB2>     INFO: Test took 204815ms.
[14:16:34.087] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:34.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:36.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:37.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:39.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:40.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:42.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:43.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:45.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:46.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:48.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:49.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:51.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:53.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:54.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:56.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:57.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:59.113] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261775360
[14:16:59.115] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.295443 .. 52.834572
[14:16:59.192] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:16:59.202] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:59.202] <TB2>     INFO:     run 1 of 1
[14:16:59.202] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:59.546] <TB2>     INFO: Expecting 2063360 events.
[14:17:42.928] <TB2>     INFO: 1137808 events read in total (42667ms).
[14:18:16.189] <TB2>     INFO: 2063360 events read in total (75928ms).
[14:18:16.220] <TB2>     INFO: Test took 77018ms.
[14:18:16.265] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:16.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:17.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:18.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:19.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:20.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:21.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:22.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:23.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:24.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:25.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:26.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:27.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:28.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:29.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:30.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:31.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:32.947] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245501952
[14:18:33.028] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.230118 .. 45.493971
[14:18:33.103] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:18:33.113] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:33.113] <TB2>     INFO:     run 1 of 1
[14:18:33.113] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:33.519] <TB2>     INFO: Expecting 1664000 events.
[14:19:14.612] <TB2>     INFO: 1158400 events read in total (40377ms).
[14:19:32.477] <TB2>     INFO: 1664000 events read in total (58242ms).
[14:19:32.491] <TB2>     INFO: Test took 59378ms.
[14:19:32.524] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:32.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:33.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:34.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:35.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:36.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:38.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:39.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:40.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:41.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:42.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:43.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:45.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:46.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:47.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:48.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:49.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:50.561] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268476416
[14:19:50.643] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.842854 .. 43.338950
[14:19:50.724] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:19:50.736] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:50.736] <TB2>     INFO:     run 1 of 1
[14:19:50.737] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:51.081] <TB2>     INFO: Expecting 1431040 events.
[14:20:33.185] <TB2>     INFO: 1139552 events read in total (41389ms).
[14:20:43.851] <TB2>     INFO: 1431040 events read in total (52055ms).
[14:20:43.864] <TB2>     INFO: Test took 53127ms.
[14:20:43.895] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:43.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:44.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:45.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:46.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:47.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:48.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:49.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:50.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:51.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:52.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:53.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:54.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:55.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:56.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:57.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:58.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:59.248] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303386624
[14:20:59.331] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.905614 .. 42.918731
[14:20:59.406] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:20:59.417] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:59.417] <TB2>     INFO:     run 1 of 1
[14:20:59.418] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:59.765] <TB2>     INFO: Expecting 1331200 events.
[14:21:40.390] <TB2>     INFO: 1135360 events read in total (39910ms).
[14:21:47.706] <TB2>     INFO: 1331200 events read in total (47226ms).
[14:21:47.719] <TB2>     INFO: Test took 48301ms.
[14:21:47.749] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:47.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:48.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:49.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:50.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:51.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:52.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:53.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:54.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:55.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:56.641] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:57.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:58.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:59.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:00.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:01.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:02.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:03.547] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343830528
[14:22:03.630] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:22:03.630] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:22:03.641] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:03.641] <TB2>     INFO:     run 1 of 1
[14:22:03.641] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:03.986] <TB2>     INFO: Expecting 1364480 events.
[14:22:43.810] <TB2>     INFO: 1075464 events read in total (39109ms).
[14:22:54.494] <TB2>     INFO: 1364480 events read in total (49793ms).
[14:22:54.507] <TB2>     INFO: Test took 50866ms.
[14:22:54.541] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:54.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:55.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:56.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:57.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:58.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:59.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:00.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:01.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:02.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:03.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:04.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:05.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:06.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:07.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:08.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:09.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:10.349] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357842944
[14:23:10.382] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[14:23:10.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[14:23:10.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[14:23:10.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[14:23:10.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[14:23:10.392] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[14:23:10.393] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[14:23:10.394] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C0.dat
[14:23:10.401] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C1.dat
[14:23:10.408] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C2.dat
[14:23:10.414] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C3.dat
[14:23:10.421] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C4.dat
[14:23:10.428] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C5.dat
[14:23:10.435] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C6.dat
[14:23:10.442] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C7.dat
[14:23:10.449] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C8.dat
[14:23:10.456] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C9.dat
[14:23:10.462] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C10.dat
[14:23:10.469] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C11.dat
[14:23:10.476] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C12.dat
[14:23:10.483] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C13.dat
[14:23:10.489] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C14.dat
[14:23:10.496] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//trimParameters35_C15.dat
[14:23:10.503] <TB2>     INFO: PixTestTrim::trimTest() done
[14:23:10.503] <TB2>     INFO: vtrim:      97 120  92 115  95 109 113  96  88 101 116 103  96  93  93  92 
[14:23:10.503] <TB2>     INFO: vthrcomp:   86 100  98 102  93  89  93  88  96  87 104  94  88  87  89  90 
[14:23:10.503] <TB2>     INFO: vcal mean:  34.98  34.96  34.96  34.96  35.01  35.03  34.97  34.99  34.97  34.94  34.93  35.01  35.02  34.93  34.98  34.99 
[14:23:10.503] <TB2>     INFO: vcal RMS:    0.87   0.90   0.88   0.87   0.86   0.82   0.83   0.85   0.99   0.82   0.83   0.81   0.77   0.80   0.76   0.78 
[14:23:10.503] <TB2>     INFO: bits mean:   9.98   9.76   9.41   9.82   8.96   8.79   9.80   8.77   9.63   9.76   9.41   9.83   9.01  10.56   9.26   9.22 
[14:23:10.503] <TB2>     INFO: bits RMS:    2.56   2.63   2.78   2.51   2.89   2.67   2.44   2.72   2.66   2.55   2.48   2.49   2.48   2.39   2.60   2.64 
[14:23:10.514] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:10.514] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:23:10.514] <TB2>     INFO:    ----------------------------------------------------------------------
[14:23:10.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:23:10.516] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:23:10.526] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:10.526] <TB2>     INFO:     run 1 of 1
[14:23:10.527] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:10.875] <TB2>     INFO: Expecting 4160000 events.
[14:23:56.772] <TB2>     INFO: 1116815 events read in total (45182ms).
[14:24:41.766] <TB2>     INFO: 2222900 events read in total (90176ms).
[14:25:26.762] <TB2>     INFO: 3315985 events read in total (135173ms).
[14:26:01.501] <TB2>     INFO: 4160000 events read in total (169911ms).
[14:26:01.565] <TB2>     INFO: Test took 171038ms.
[14:26:01.699] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:01.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:03.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:05.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:07.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:09.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:11.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:13.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:15.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:17.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:18.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:20.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:22.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:24.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:26.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:28.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:30.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:32.212] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327626752
[14:26:32.213] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:32.287] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:32.287] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[14:26:32.298] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:32.298] <TB2>     INFO:     run 1 of 1
[14:26:32.298] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:32.644] <TB2>     INFO: Expecting 3931200 events.
[14:27:16.939] <TB2>     INFO: 1101895 events read in total (43580ms).
[14:28:01.822] <TB2>     INFO: 2193165 events read in total (88463ms).
[14:28:46.035] <TB2>     INFO: 3272630 events read in total (132676ms).
[14:29:13.296] <TB2>     INFO: 3931200 events read in total (159937ms).
[14:29:13.354] <TB2>     INFO: Test took 161056ms.
[14:29:13.482] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:13.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:15.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:17.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:19.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:21.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:22.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:24.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:26.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:28.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:31.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:33.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:35.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:37.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:39.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:41.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:43.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:45.497] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304238592
[14:29:45.500] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:45.585] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:45.586] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:29:45.604] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:45.604] <TB2>     INFO:     run 1 of 1
[14:29:45.604] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:45.957] <TB2>     INFO: Expecting 3723200 events.
[14:30:32.581] <TB2>     INFO: 1129865 events read in total (45909ms).
[14:31:18.233] <TB2>     INFO: 2246240 events read in total (91562ms).
[14:32:03.130] <TB2>     INFO: 3351415 events read in total (136459ms).
[14:32:19.813] <TB2>     INFO: 3723200 events read in total (153141ms).
[14:32:19.874] <TB2>     INFO: Test took 154269ms.
[14:32:20.014] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:20.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:22.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:24.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:26.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:29.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:31.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:33.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:34.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:36.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:38.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:40.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:42.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:44.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:45.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:47.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:49.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:51.372] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299196416
[14:32:51.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:51.448] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:51.448] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[14:32:51.458] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:51.458] <TB2>     INFO:     run 1 of 1
[14:32:51.458] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:51.801] <TB2>     INFO: Expecting 3744000 events.
[14:33:38.256] <TB2>     INFO: 1125890 events read in total (45740ms).
[14:34:22.765] <TB2>     INFO: 2238915 events read in total (90249ms).
[14:35:09.318] <TB2>     INFO: 3340710 events read in total (136802ms).
[14:35:26.387] <TB2>     INFO: 3744000 events read in total (153871ms).
[14:35:26.440] <TB2>     INFO: Test took 154982ms.
[14:35:26.556] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:26.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:28.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:30.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:32.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:34.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:35.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:37.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:39.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:41.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:42.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:44.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:46.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:48.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:50.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:51.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:53.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:55.497] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299196416
[14:35:55.497] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:55.572] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:55.572] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[14:35:55.583] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:55.583] <TB2>     INFO:     run 1 of 1
[14:35:55.583] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:55.935] <TB2>     INFO: Expecting 3702400 events.
[14:36:42.547] <TB2>     INFO: 1131395 events read in total (45896ms).
[14:37:28.222] <TB2>     INFO: 2248955 events read in total (91571ms).
[14:38:13.382] <TB2>     INFO: 3356580 events read in total (136732ms).
[14:38:27.769] <TB2>     INFO: 3702400 events read in total (151118ms).
[14:38:27.819] <TB2>     INFO: Test took 152237ms.
[14:38:27.931] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:28.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:29.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:31.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:33.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:35.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:36.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:38.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:40.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:42.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:44.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:45.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:47.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:49.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:51.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:52.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:54.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:56.510] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299196416
[14:38:56.511] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.8533, thr difference RMS: 1.63801
[14:38:56.511] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.229, thr difference RMS: 1.76712
[14:38:56.511] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.72436, thr difference RMS: 1.4914
[14:38:56.511] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.1725, thr difference RMS: 1.47135
[14:38:56.512] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.64632, thr difference RMS: 1.69125
[14:38:56.512] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.6209, thr difference RMS: 1.55019
[14:38:56.512] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.33723, thr difference RMS: 1.56951
[14:38:56.512] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0341, thr difference RMS: 1.64179
[14:38:56.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.43669, thr difference RMS: 1.74771
[14:38:56.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.54467, thr difference RMS: 1.34044
[14:38:56.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.28565, thr difference RMS: 1.8949
[14:38:56.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.94936, thr difference RMS: 1.3869
[14:38:56.513] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.83747, thr difference RMS: 1.39048
[14:38:56.514] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.79221, thr difference RMS: 1.24383
[14:38:56.514] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.90033, thr difference RMS: 1.2669
[14:38:56.514] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.49587, thr difference RMS: 1.36528
[14:38:56.514] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.00505, thr difference RMS: 1.64289
[14:38:56.514] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.282, thr difference RMS: 1.76324
[14:38:56.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.74254, thr difference RMS: 1.50453
[14:38:56.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2113, thr difference RMS: 1.47849
[14:38:56.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.7459, thr difference RMS: 1.6731
[14:38:56.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.54308, thr difference RMS: 1.5383
[14:38:56.515] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.391, thr difference RMS: 1.57445
[14:38:56.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1463, thr difference RMS: 1.6262
[14:38:56.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.49094, thr difference RMS: 1.72851
[14:38:56.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.58726, thr difference RMS: 1.3285
[14:38:56.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.30277, thr difference RMS: 1.89161
[14:38:56.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.9649, thr difference RMS: 1.40099
[14:38:56.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.88962, thr difference RMS: 1.39104
[14:38:56.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.87005, thr difference RMS: 1.2257
[14:38:56.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.8429, thr difference RMS: 1.27713
[14:38:56.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.54693, thr difference RMS: 1.35378
[14:38:56.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.04085, thr difference RMS: 1.6213
[14:38:56.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4556, thr difference RMS: 1.75806
[14:38:56.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.84564, thr difference RMS: 1.49555
[14:38:56.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3316, thr difference RMS: 1.45424
[14:38:56.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.89329, thr difference RMS: 1.64702
[14:38:56.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.62173, thr difference RMS: 1.54172
[14:38:56.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50842, thr difference RMS: 1.57751
[14:38:56.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.3026, thr difference RMS: 1.62076
[14:38:56.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.60513, thr difference RMS: 1.73252
[14:38:56.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.74342, thr difference RMS: 1.32621
[14:38:56.519] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.32904, thr difference RMS: 1.89847
[14:38:56.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.12759, thr difference RMS: 1.39561
[14:38:56.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.00173, thr difference RMS: 1.38816
[14:38:56.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.12146, thr difference RMS: 1.24137
[14:38:56.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.91345, thr difference RMS: 1.25711
[14:38:56.520] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.74761, thr difference RMS: 1.33905
[14:38:56.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.27235, thr difference RMS: 1.59941
[14:38:56.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5731, thr difference RMS: 1.80618
[14:38:56.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.97657, thr difference RMS: 1.48634
[14:38:56.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4321, thr difference RMS: 1.47767
[14:38:56.521] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.97169, thr difference RMS: 1.68017
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.72428, thr difference RMS: 1.53781
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.55419, thr difference RMS: 1.54948
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3158, thr difference RMS: 1.60762
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.69058, thr difference RMS: 1.71837
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.87073, thr difference RMS: 1.31099
[14:38:56.522] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.44063, thr difference RMS: 1.90936
[14:38:56.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.13198, thr difference RMS: 1.38015
[14:38:56.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.10178, thr difference RMS: 1.36968
[14:38:56.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.23506, thr difference RMS: 1.22821
[14:38:56.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.00039, thr difference RMS: 1.24269
[14:38:56.523] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.84524, thr difference RMS: 1.32712
[14:38:56.629] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:38:56.631] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2085 seconds
[14:38:56.631] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:38:57.360] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:38:57.360] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:38:57.363] <TB2>     INFO: ######################################################################
[14:38:57.363] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:38:57.363] <TB2>     INFO: ######################################################################
[14:38:57.364] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:57.364] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:38:57.364] <TB2>     INFO:    ----------------------------------------------------------------------
[14:38:57.364] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:38:57.374] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:38:57.374] <TB2>     INFO:     run 1 of 1
[14:38:57.374] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:57.717] <TB2>     INFO: Expecting 59072000 events.
[14:39:27.211] <TB2>     INFO: 1073000 events read in total (28779ms).
[14:39:56.074] <TB2>     INFO: 2141400 events read in total (57642ms).
[14:40:24.779] <TB2>     INFO: 3211000 events read in total (86347ms).
[14:40:53.577] <TB2>     INFO: 4282200 events read in total (115145ms).
[14:41:22.410] <TB2>     INFO: 5350800 events read in total (143978ms).
[14:41:51.243] <TB2>     INFO: 6420600 events read in total (172811ms).
[14:42:20.022] <TB2>     INFO: 7492000 events read in total (201590ms).
[14:42:48.743] <TB2>     INFO: 8560400 events read in total (230311ms).
[14:43:17.397] <TB2>     INFO: 9630000 events read in total (258965ms).
[14:43:46.238] <TB2>     INFO: 10701000 events read in total (287806ms).
[14:44:14.969] <TB2>     INFO: 11769400 events read in total (316537ms).
[14:44:43.690] <TB2>     INFO: 12838800 events read in total (345258ms).
[14:45:12.440] <TB2>     INFO: 13910600 events read in total (374008ms).
[14:45:41.192] <TB2>     INFO: 14979200 events read in total (402760ms).
[14:46:09.946] <TB2>     INFO: 16050200 events read in total (431514ms).
[14:46:38.586] <TB2>     INFO: 17120400 events read in total (460154ms).
[14:47:07.401] <TB2>     INFO: 18189000 events read in total (488969ms).
[14:47:36.253] <TB2>     INFO: 19261200 events read in total (517821ms).
[14:48:04.960] <TB2>     INFO: 20330200 events read in total (546528ms).
[14:48:33.610] <TB2>     INFO: 21398600 events read in total (575178ms).
[14:49:02.347] <TB2>     INFO: 22470400 events read in total (603915ms).
[14:49:31.277] <TB2>     INFO: 23539400 events read in total (632845ms).
[14:50:00.153] <TB2>     INFO: 24608000 events read in total (661721ms).
[14:50:29.015] <TB2>     INFO: 25680600 events read in total (690583ms).
[14:50:57.773] <TB2>     INFO: 26749400 events read in total (719341ms).
[14:51:26.416] <TB2>     INFO: 27818000 events read in total (747984ms).
[14:51:55.332] <TB2>     INFO: 28890800 events read in total (776900ms).
[14:52:24.186] <TB2>     INFO: 29959000 events read in total (805754ms).
[14:52:53.047] <TB2>     INFO: 31027000 events read in total (834615ms).
[14:53:21.882] <TB2>     INFO: 32099400 events read in total (863450ms).
[14:53:50.614] <TB2>     INFO: 33167800 events read in total (892182ms).
[14:54:19.428] <TB2>     INFO: 34236400 events read in total (920996ms).
[14:54:48.124] <TB2>     INFO: 35308800 events read in total (949692ms).
[14:55:16.875] <TB2>     INFO: 36376800 events read in total (978443ms).
[14:55:45.660] <TB2>     INFO: 37444400 events read in total (1007228ms).
[14:56:14.487] <TB2>     INFO: 38515000 events read in total (1036055ms).
[14:56:43.271] <TB2>     INFO: 39584400 events read in total (1064839ms).
[14:57:12.007] <TB2>     INFO: 40652400 events read in total (1093575ms).
[14:57:40.755] <TB2>     INFO: 41720600 events read in total (1122323ms).
[14:58:09.435] <TB2>     INFO: 42791600 events read in total (1151003ms).
[14:58:38.200] <TB2>     INFO: 43859600 events read in total (1179768ms).
[14:59:07.196] <TB2>     INFO: 44928000 events read in total (1208764ms).
[14:59:35.990] <TB2>     INFO: 45999000 events read in total (1237558ms).
[15:00:04.821] <TB2>     INFO: 47068000 events read in total (1266389ms).
[15:00:33.584] <TB2>     INFO: 48136000 events read in total (1295152ms).
[15:01:02.386] <TB2>     INFO: 49203600 events read in total (1323954ms).
[15:01:31.348] <TB2>     INFO: 50274400 events read in total (1352916ms).
[15:01:59.140] <TB2>     INFO: 51343000 events read in total (1380708ms).
[15:02:27.682] <TB2>     INFO: 52410600 events read in total (1409250ms).
[15:02:56.040] <TB2>     INFO: 53480600 events read in total (1437608ms).
[15:03:24.495] <TB2>     INFO: 54550200 events read in total (1466063ms).
[15:03:52.963] <TB2>     INFO: 55618400 events read in total (1494531ms).
[15:04:21.392] <TB2>     INFO: 56686400 events read in total (1522960ms).
[15:04:49.132] <TB2>     INFO: 57758000 events read in total (1550700ms).
[15:05:17.572] <TB2>     INFO: 58826600 events read in total (1579140ms).
[15:05:24.407] <TB2>     INFO: 59072000 events read in total (1585975ms).
[15:05:24.428] <TB2>     INFO: Test took 1587054ms.
[15:05:24.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:24.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:24.644] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:25.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:25.817] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:26.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:26.983] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:28.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:28.159] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:29.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:29.327] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:30.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:30.497] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:31.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:31.670] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:32.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:32.864] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:34.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:34.022] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:35.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:35.200] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:36.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:36.438] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:37.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:37.664] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:38.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:38.898] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:40.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:40.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:41.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:41.312] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:42.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:42.486] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:43.669] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498573312
[15:05:43.703] <TB2>     INFO: PixTestScurves::scurves() done 
[15:05:43.703] <TB2>     INFO: Vcal mean:  35.08  35.08  35.05  35.05  35.11  35.17  35.03  35.12  35.12  35.09  35.08  35.03  35.14  35.00  35.06  35.06 
[15:05:43.703] <TB2>     INFO: Vcal RMS:    0.73   0.79   0.75   0.76   0.72   0.69   0.72   0.72   0.89   0.71   0.69   0.69   0.62   0.68   0.62   0.65 
[15:05:43.703] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:05:43.777] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:05:43.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:05:43.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:05:43.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:05:43.778] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:05:43.778] <TB2>     INFO: ######################################################################
[15:05:43.778] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:05:43.778] <TB2>     INFO: ######################################################################
[15:05:43.782] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:05:44.125] <TB2>     INFO: Expecting 41600 events.
[15:05:48.211] <TB2>     INFO: 41600 events read in total (3354ms).
[15:05:48.211] <TB2>     INFO: Test took 4429ms.
[15:05:48.219] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:48.219] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:05:48.219] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:05:48.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 50, 45] has eff 0/10
[15:05:48.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 50, 45]
[15:05:48.227] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:05:48.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:05:48.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:05:48.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:05:48.569] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:48.912] <TB2>     INFO: Expecting 41600 events.
[15:05:53.059] <TB2>     INFO: 41600 events read in total (3432ms).
[15:05:53.060] <TB2>     INFO: Test took 4491ms.
[15:05:53.068] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:53.068] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:05:53.068] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.778
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.855
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 184
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.126
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.574
[15:05:53.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.277
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.003
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 168
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.587
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.746
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.63
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 196
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.274
[15:05:53.074] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.65
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 187
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.117
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 175
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.538
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.642
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 183
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.826
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 181
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.125
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:05:53.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:05:53.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:05:53.076] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:05:53.163] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:53.508] <TB2>     INFO: Expecting 41600 events.
[15:05:57.633] <TB2>     INFO: 41600 events read in total (3410ms).
[15:05:57.633] <TB2>     INFO: Test took 4470ms.
[15:05:57.641] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:57.641] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:05:57.641] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:05:57.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 5
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7409
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9969
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.02
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 74
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7577
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 77
[15:05:57.646] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.6293
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 79
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.1921
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9274
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 75
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3797
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,61] phvalue 66
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.5225
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 93
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3405
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 94
[15:05:57.647] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1248
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 85
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.514
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 71
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0445
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 87
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9147
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,25] phvalue 85
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8902
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 79
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8487
[15:05:57.648] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 72
[15:05:57.650] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[15:05:58.063] <TB2>     INFO: Expecting 2560 events.
[15:05:59.021] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:59.021] <TB2>     INFO: Test took 1371ms.
[15:05:59.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:59.022] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 1 1
[15:05:59.529] <TB2>     INFO: Expecting 2560 events.
[15:06:00.489] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:00.489] <TB2>     INFO: Test took 1467ms.
[15:06:00.489] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:00.489] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[15:06:00.997] <TB2>     INFO: Expecting 2560 events.
[15:06:01.955] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:01.955] <TB2>     INFO: Test took 1466ms.
[15:06:01.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:01.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 3 3
[15:06:02.463] <TB2>     INFO: Expecting 2560 events.
[15:06:03.422] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:03.423] <TB2>     INFO: Test took 1467ms.
[15:06:03.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:03.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 4 4
[15:06:03.930] <TB2>     INFO: Expecting 2560 events.
[15:06:04.888] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:04.889] <TB2>     INFO: Test took 1466ms.
[15:06:04.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:04.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:06:05.396] <TB2>     INFO: Expecting 2560 events.
[15:06:06.354] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:06.354] <TB2>     INFO: Test took 1465ms.
[15:06:06.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:06.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:06:06.862] <TB2>     INFO: Expecting 2560 events.
[15:06:07.821] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:07.821] <TB2>     INFO: Test took 1466ms.
[15:06:07.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:07.821] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 61, 7 7
[15:06:08.332] <TB2>     INFO: Expecting 2560 events.
[15:06:09.289] <TB2>     INFO: 2560 events read in total (242ms).
[15:06:09.290] <TB2>     INFO: Test took 1469ms.
[15:06:09.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:09.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 8 8
[15:06:09.800] <TB2>     INFO: Expecting 2560 events.
[15:06:10.758] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:10.758] <TB2>     INFO: Test took 1468ms.
[15:06:10.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:10.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 9 9
[15:06:11.266] <TB2>     INFO: Expecting 2560 events.
[15:06:12.225] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:12.225] <TB2>     INFO: Test took 1466ms.
[15:06:12.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:12.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 10 10
[15:06:12.734] <TB2>     INFO: Expecting 2560 events.
[15:06:13.695] <TB2>     INFO: 2560 events read in total (246ms).
[15:06:13.695] <TB2>     INFO: Test took 1469ms.
[15:06:13.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:13.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 11 11
[15:06:14.202] <TB2>     INFO: Expecting 2560 events.
[15:06:15.162] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:15.162] <TB2>     INFO: Test took 1467ms.
[15:06:15.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:15.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 12 12
[15:06:15.674] <TB2>     INFO: Expecting 2560 events.
[15:06:16.634] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:16.634] <TB2>     INFO: Test took 1471ms.
[15:06:16.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:16.634] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 25, 13 13
[15:06:17.142] <TB2>     INFO: Expecting 2560 events.
[15:06:18.098] <TB2>     INFO: 2560 events read in total (241ms).
[15:06:18.098] <TB2>     INFO: Test took 1464ms.
[15:06:18.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:18.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[15:06:18.606] <TB2>     INFO: Expecting 2560 events.
[15:06:19.564] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:19.565] <TB2>     INFO: Test took 1466ms.
[15:06:19.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:19.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[15:06:20.072] <TB2>     INFO: Expecting 2560 events.
[15:06:21.033] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:21.034] <TB2>     INFO: Test took 1469ms.
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:06:21.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:06:21.039] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:21.544] <TB2>     INFO: Expecting 655360 events.
[15:06:33.326] <TB2>     INFO: 655360 events read in total (11067ms).
[15:06:33.336] <TB2>     INFO: Expecting 655360 events.
[15:06:45.038] <TB2>     INFO: 655360 events read in total (11134ms).
[15:06:45.053] <TB2>     INFO: Expecting 655360 events.
[15:06:56.623] <TB2>     INFO: 655360 events read in total (11012ms).
[15:06:56.642] <TB2>     INFO: Expecting 655360 events.
[15:07:08.219] <TB2>     INFO: 655360 events read in total (11017ms).
[15:07:08.244] <TB2>     INFO: Expecting 655360 events.
[15:07:19.860] <TB2>     INFO: 655360 events read in total (11070ms).
[15:07:19.888] <TB2>     INFO: Expecting 655360 events.
[15:07:31.554] <TB2>     INFO: 655360 events read in total (11115ms).
[15:07:31.587] <TB2>     INFO: Expecting 655360 events.
[15:07:43.180] <TB2>     INFO: 655360 events read in total (11051ms).
[15:07:43.218] <TB2>     INFO: Expecting 655360 events.
[15:07:54.778] <TB2>     INFO: 655360 events read in total (11023ms).
[15:07:54.818] <TB2>     INFO: Expecting 655360 events.
[15:08:06.424] <TB2>     INFO: 655360 events read in total (11069ms).
[15:08:06.470] <TB2>     INFO: Expecting 655360 events.
[15:08:18.087] <TB2>     INFO: 655360 events read in total (11083ms).
[15:08:18.138] <TB2>     INFO: Expecting 655360 events.
[15:08:29.753] <TB2>     INFO: 655360 events read in total (11085ms).
[15:08:29.814] <TB2>     INFO: Expecting 655360 events.
[15:08:41.455] <TB2>     INFO: 655360 events read in total (11115ms).
[15:08:41.517] <TB2>     INFO: Expecting 655360 events.
[15:08:53.217] <TB2>     INFO: 655360 events read in total (11173ms).
[15:08:53.284] <TB2>     INFO: Expecting 655360 events.
[15:09:04.957] <TB2>     INFO: 655360 events read in total (11145ms).
[15:09:05.029] <TB2>     INFO: Expecting 655360 events.
[15:09:16.709] <TB2>     INFO: 655360 events read in total (11153ms).
[15:09:16.781] <TB2>     INFO: Expecting 655360 events.
[15:09:28.461] <TB2>     INFO: 655360 events read in total (11154ms).
[15:09:28.534] <TB2>     INFO: Test took 187495ms.
[15:09:28.634] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:28.935] <TB2>     INFO: Expecting 655360 events.
[15:09:40.745] <TB2>     INFO: 655360 events read in total (11095ms).
[15:09:40.756] <TB2>     INFO: Expecting 655360 events.
[15:09:52.404] <TB2>     INFO: 655360 events read in total (11080ms).
[15:09:52.421] <TB2>     INFO: Expecting 655360 events.
[15:10:04.110] <TB2>     INFO: 655360 events read in total (11132ms).
[15:10:04.129] <TB2>     INFO: Expecting 655360 events.
[15:10:15.805] <TB2>     INFO: 655360 events read in total (11118ms).
[15:10:15.830] <TB2>     INFO: Expecting 655360 events.
[15:10:27.532] <TB2>     INFO: 655360 events read in total (11149ms).
[15:10:27.559] <TB2>     INFO: Expecting 655360 events.
[15:10:39.251] <TB2>     INFO: 655360 events read in total (11137ms).
[15:10:39.285] <TB2>     INFO: Expecting 655360 events.
[15:10:50.926] <TB2>     INFO: 655360 events read in total (11090ms).
[15:10:50.964] <TB2>     INFO: Expecting 655360 events.
[15:11:02.650] <TB2>     INFO: 655360 events read in total (11142ms).
[15:11:02.690] <TB2>     INFO: Expecting 655360 events.
[15:11:14.478] <TB2>     INFO: 655360 events read in total (11247ms).
[15:11:14.526] <TB2>     INFO: Expecting 655360 events.
[15:11:26.232] <TB2>     INFO: 655360 events read in total (11178ms).
[15:11:26.284] <TB2>     INFO: Expecting 655360 events.
[15:11:38.018] <TB2>     INFO: 655360 events read in total (11205ms).
[15:11:38.072] <TB2>     INFO: Expecting 655360 events.
[15:11:49.680] <TB2>     INFO: 655360 events read in total (11080ms).
[15:11:49.741] <TB2>     INFO: Expecting 655360 events.
[15:12:01.196] <TB2>     INFO: 655360 events read in total (10929ms).
[15:12:01.287] <TB2>     INFO: Expecting 655360 events.
[15:12:13.129] <TB2>     INFO: 655360 events read in total (11316ms).
[15:12:13.207] <TB2>     INFO: Expecting 655360 events.
[15:12:25.143] <TB2>     INFO: 655360 events read in total (11409ms).
[15:12:25.228] <TB2>     INFO: Expecting 655360 events.
[15:12:36.633] <TB2>     INFO: 655360 events read in total (10878ms).
[15:12:36.737] <TB2>     INFO: Test took 188103ms.
[15:12:36.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:12:36.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:12:36.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:12:36.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:12:36.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:12:36.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:12:36.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:12:36.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:12:36.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:12:36.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:12:36.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:12:36.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:36.917] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:12:36.917] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.925] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.932] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.939] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.946] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.953] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.961] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.967] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.974] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.981] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.988] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.995] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:36.002] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:37.009] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:37.015] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:37.022] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:37.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:12:37.058] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:37.059] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:37.060] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:37.411] <TB2>     INFO: Expecting 41600 events.
[15:12:41.204] <TB2>     INFO: 41600 events read in total (3078ms).
[15:12:41.205] <TB2>     INFO: Test took 4141ms.
[15:12:41.855] <TB2>     INFO: Expecting 41600 events.
[15:12:45.713] <TB2>     INFO: 41600 events read in total (3143ms).
[15:12:45.714] <TB2>     INFO: Test took 4200ms.
[15:12:46.368] <TB2>     INFO: Expecting 41600 events.
[15:12:50.222] <TB2>     INFO: 41600 events read in total (3139ms).
[15:12:50.223] <TB2>     INFO: Test took 4202ms.
[15:12:50.528] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:50.659] <TB2>     INFO: Expecting 2560 events.
[15:12:51.618] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:51.618] <TB2>     INFO: Test took 1090ms.
[15:12:51.621] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:52.127] <TB2>     INFO: Expecting 2560 events.
[15:12:53.086] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:53.087] <TB2>     INFO: Test took 1466ms.
[15:12:53.089] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:53.595] <TB2>     INFO: Expecting 2560 events.
[15:12:54.555] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:54.556] <TB2>     INFO: Test took 1467ms.
[15:12:54.558] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:55.064] <TB2>     INFO: Expecting 2560 events.
[15:12:56.024] <TB2>     INFO: 2560 events read in total (245ms).
[15:12:56.024] <TB2>     INFO: Test took 1466ms.
[15:12:56.026] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:56.536] <TB2>     INFO: Expecting 2560 events.
[15:12:57.495] <TB2>     INFO: 2560 events read in total (244ms).
[15:12:57.496] <TB2>     INFO: Test took 1470ms.
[15:12:57.499] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:58.006] <TB2>     INFO: Expecting 2560 events.
[15:12:58.964] <TB2>     INFO: 2560 events read in total (243ms).
[15:12:58.964] <TB2>     INFO: Test took 1465ms.
[15:12:58.966] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:59.473] <TB2>     INFO: Expecting 2560 events.
[15:13:00.430] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:00.431] <TB2>     INFO: Test took 1465ms.
[15:13:00.433] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:00.939] <TB2>     INFO: Expecting 2560 events.
[15:13:01.896] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:01.897] <TB2>     INFO: Test took 1464ms.
[15:13:01.899] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:02.405] <TB2>     INFO: Expecting 2560 events.
[15:13:03.370] <TB2>     INFO: 2560 events read in total (250ms).
[15:13:03.371] <TB2>     INFO: Test took 1472ms.
[15:13:03.373] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:03.879] <TB2>     INFO: Expecting 2560 events.
[15:13:04.836] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:04.836] <TB2>     INFO: Test took 1463ms.
[15:13:04.838] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:05.345] <TB2>     INFO: Expecting 2560 events.
[15:13:06.302] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:06.302] <TB2>     INFO: Test took 1464ms.
[15:13:06.306] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:06.811] <TB2>     INFO: Expecting 2560 events.
[15:13:07.769] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:07.769] <TB2>     INFO: Test took 1463ms.
[15:13:07.771] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:08.278] <TB2>     INFO: Expecting 2560 events.
[15:13:09.237] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:09.238] <TB2>     INFO: Test took 1467ms.
[15:13:09.240] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:09.750] <TB2>     INFO: Expecting 2560 events.
[15:13:10.710] <TB2>     INFO: 2560 events read in total (245ms).
[15:13:10.710] <TB2>     INFO: Test took 1470ms.
[15:13:10.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:11.218] <TB2>     INFO: Expecting 2560 events.
[15:13:12.177] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:12.177] <TB2>     INFO: Test took 1465ms.
[15:13:12.181] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:12.686] <TB2>     INFO: Expecting 2560 events.
[15:13:13.646] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:13.647] <TB2>     INFO: Test took 1466ms.
[15:13:13.649] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:14.155] <TB2>     INFO: Expecting 2560 events.
[15:13:15.113] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:15.114] <TB2>     INFO: Test took 1466ms.
[15:13:15.115] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:15.625] <TB2>     INFO: Expecting 2560 events.
[15:13:16.585] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:16.585] <TB2>     INFO: Test took 1470ms.
[15:13:16.589] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:17.094] <TB2>     INFO: Expecting 2560 events.
[15:13:18.052] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:18.052] <TB2>     INFO: Test took 1463ms.
[15:13:18.054] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:18.562] <TB2>     INFO: Expecting 2560 events.
[15:13:19.520] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:19.521] <TB2>     INFO: Test took 1467ms.
[15:13:19.523] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:20.029] <TB2>     INFO: Expecting 2560 events.
[15:13:20.987] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:20.988] <TB2>     INFO: Test took 1466ms.
[15:13:20.990] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:21.496] <TB2>     INFO: Expecting 2560 events.
[15:13:22.455] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:22.456] <TB2>     INFO: Test took 1466ms.
[15:13:22.458] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:22.964] <TB2>     INFO: Expecting 2560 events.
[15:13:23.922] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:23.922] <TB2>     INFO: Test took 1464ms.
[15:13:23.924] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:24.431] <TB2>     INFO: Expecting 2560 events.
[15:13:25.388] <TB2>     INFO: 2560 events read in total (242ms).
[15:13:25.389] <TB2>     INFO: Test took 1465ms.
[15:13:25.391] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:25.899] <TB2>     INFO: Expecting 2560 events.
[15:13:26.857] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:26.858] <TB2>     INFO: Test took 1468ms.
[15:13:26.860] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:27.366] <TB2>     INFO: Expecting 2560 events.
[15:13:28.333] <TB2>     INFO: 2560 events read in total (251ms).
[15:13:28.333] <TB2>     INFO: Test took 1473ms.
[15:13:28.335] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:28.842] <TB2>     INFO: Expecting 2560 events.
[15:13:29.800] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:29.801] <TB2>     INFO: Test took 1466ms.
[15:13:29.805] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:30.309] <TB2>     INFO: Expecting 2560 events.
[15:13:31.267] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:31.267] <TB2>     INFO: Test took 1462ms.
[15:13:31.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:31.779] <TB2>     INFO: Expecting 2560 events.
[15:13:32.738] <TB2>     INFO: 2560 events read in total (244ms).
[15:13:32.738] <TB2>     INFO: Test took 1469ms.
[15:13:32.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:33.247] <TB2>     INFO: Expecting 2560 events.
[15:13:34.207] <TB2>     INFO: 2560 events read in total (245ms).
[15:13:34.208] <TB2>     INFO: Test took 1468ms.
[15:13:34.210] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:34.716] <TB2>     INFO: Expecting 2560 events.
[15:13:35.677] <TB2>     INFO: 2560 events read in total (246ms).
[15:13:35.677] <TB2>     INFO: Test took 1467ms.
[15:13:35.681] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:36.188] <TB2>     INFO: Expecting 2560 events.
[15:13:37.146] <TB2>     INFO: 2560 events read in total (243ms).
[15:13:37.146] <TB2>     INFO: Test took 1465ms.
[15:13:38.175] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:13:38.176] <TB2>     INFO: PH scale (per ROC):    78  75  73  75  76  76  79  73  79  74  77  79  80  81  81  79
[15:13:38.176] <TB2>     INFO: PH offset (per ROC):  171 175 176 173 171 186 174 182 159 158 165 175 162 160 166 175
[15:13:38.351] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:13:38.353] <TB2>     INFO: ######################################################################
[15:13:38.353] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:13:38.353] <TB2>     INFO: ######################################################################
[15:13:38.353] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:13:38.364] <TB2>     INFO: scanning low vcal = 10
[15:13:38.707] <TB2>     INFO: Expecting 41600 events.
[15:13:42.436] <TB2>     INFO: 41600 events read in total (3014ms).
[15:13:42.436] <TB2>     INFO: Test took 4072ms.
[15:13:42.439] <TB2>     INFO: scanning low vcal = 20
[15:13:42.944] <TB2>     INFO: Expecting 41600 events.
[15:13:46.665] <TB2>     INFO: 41600 events read in total (3006ms).
[15:13:46.665] <TB2>     INFO: Test took 4226ms.
[15:13:46.667] <TB2>     INFO: scanning low vcal = 30
[15:13:47.174] <TB2>     INFO: Expecting 41600 events.
[15:13:50.908] <TB2>     INFO: 41600 events read in total (3019ms).
[15:13:50.909] <TB2>     INFO: Test took 4242ms.
[15:13:50.910] <TB2>     INFO: scanning low vcal = 40
[15:13:51.413] <TB2>     INFO: Expecting 41600 events.
[15:13:55.656] <TB2>     INFO: 41600 events read in total (3528ms).
[15:13:55.657] <TB2>     INFO: Test took 4747ms.
[15:13:55.660] <TB2>     INFO: scanning low vcal = 50
[15:13:56.080] <TB2>     INFO: Expecting 41600 events.
[15:14:00.347] <TB2>     INFO: 41600 events read in total (3552ms).
[15:14:00.348] <TB2>     INFO: Test took 4688ms.
[15:14:00.351] <TB2>     INFO: scanning low vcal = 60
[15:14:00.774] <TB2>     INFO: Expecting 41600 events.
[15:14:05.037] <TB2>     INFO: 41600 events read in total (3548ms).
[15:14:05.038] <TB2>     INFO: Test took 4687ms.
[15:14:05.045] <TB2>     INFO: scanning low vcal = 70
[15:14:05.460] <TB2>     INFO: Expecting 41600 events.
[15:14:09.700] <TB2>     INFO: 41600 events read in total (3524ms).
[15:14:09.701] <TB2>     INFO: Test took 4656ms.
[15:14:09.703] <TB2>     INFO: scanning low vcal = 80
[15:14:10.130] <TB2>     INFO: Expecting 41600 events.
[15:14:14.387] <TB2>     INFO: 41600 events read in total (3542ms).
[15:14:14.388] <TB2>     INFO: Test took 4684ms.
[15:14:14.390] <TB2>     INFO: scanning low vcal = 90
[15:14:14.814] <TB2>     INFO: Expecting 41600 events.
[15:14:19.076] <TB2>     INFO: 41600 events read in total (3547ms).
[15:14:19.076] <TB2>     INFO: Test took 4685ms.
[15:14:19.081] <TB2>     INFO: scanning low vcal = 100
[15:14:19.503] <TB2>     INFO: Expecting 41600 events.
[15:14:23.911] <TB2>     INFO: 41600 events read in total (3693ms).
[15:14:23.912] <TB2>     INFO: Test took 4831ms.
[15:14:23.916] <TB2>     INFO: scanning low vcal = 110
[15:14:24.337] <TB2>     INFO: Expecting 41600 events.
[15:14:28.596] <TB2>     INFO: 41600 events read in total (3544ms).
[15:14:28.596] <TB2>     INFO: Test took 4680ms.
[15:14:28.599] <TB2>     INFO: scanning low vcal = 120
[15:14:29.024] <TB2>     INFO: Expecting 41600 events.
[15:14:33.291] <TB2>     INFO: 41600 events read in total (3552ms).
[15:14:33.293] <TB2>     INFO: Test took 4693ms.
[15:14:33.296] <TB2>     INFO: scanning low vcal = 130
[15:14:33.690] <TB2>     INFO: Expecting 41600 events.
[15:14:37.949] <TB2>     INFO: 41600 events read in total (3544ms).
[15:14:37.949] <TB2>     INFO: Test took 4653ms.
[15:14:37.954] <TB2>     INFO: scanning low vcal = 140
[15:14:38.362] <TB2>     INFO: Expecting 41600 events.
[15:14:42.605] <TB2>     INFO: 41600 events read in total (3528ms).
[15:14:42.606] <TB2>     INFO: Test took 4652ms.
[15:14:42.615] <TB2>     INFO: scanning low vcal = 150
[15:14:43.034] <TB2>     INFO: Expecting 41600 events.
[15:14:47.350] <TB2>     INFO: 41600 events read in total (3601ms).
[15:14:47.351] <TB2>     INFO: Test took 4736ms.
[15:14:47.359] <TB2>     INFO: scanning low vcal = 160
[15:14:47.721] <TB2>     INFO: Expecting 41600 events.
[15:14:52.085] <TB2>     INFO: 41600 events read in total (3649ms).
[15:14:52.087] <TB2>     INFO: Test took 4728ms.
[15:14:52.099] <TB2>     INFO: scanning low vcal = 170
[15:14:52.536] <TB2>     INFO: Expecting 41600 events.
[15:14:56.769] <TB2>     INFO: 41600 events read in total (3518ms).
[15:14:56.770] <TB2>     INFO: Test took 4671ms.
[15:14:56.774] <TB2>     INFO: scanning low vcal = 180
[15:14:57.198] <TB2>     INFO: Expecting 41600 events.
[15:15:01.436] <TB2>     INFO: 41600 events read in total (3523ms).
[15:15:01.437] <TB2>     INFO: Test took 4663ms.
[15:15:01.440] <TB2>     INFO: scanning low vcal = 190
[15:15:01.867] <TB2>     INFO: Expecting 41600 events.
[15:15:06.097] <TB2>     INFO: 41600 events read in total (3515ms).
[15:15:06.097] <TB2>     INFO: Test took 4657ms.
[15:15:06.102] <TB2>     INFO: scanning low vcal = 200
[15:15:06.526] <TB2>     INFO: Expecting 41600 events.
[15:15:10.750] <TB2>     INFO: 41600 events read in total (3509ms).
[15:15:10.751] <TB2>     INFO: Test took 4649ms.
[15:15:10.755] <TB2>     INFO: scanning low vcal = 210
[15:15:11.180] <TB2>     INFO: Expecting 41600 events.
[15:15:15.410] <TB2>     INFO: 41600 events read in total (3515ms).
[15:15:15.411] <TB2>     INFO: Test took 4656ms.
[15:15:15.415] <TB2>     INFO: scanning low vcal = 220
[15:15:15.838] <TB2>     INFO: Expecting 41600 events.
[15:15:20.062] <TB2>     INFO: 41600 events read in total (3509ms).
[15:15:20.063] <TB2>     INFO: Test took 4648ms.
[15:15:20.066] <TB2>     INFO: scanning low vcal = 230
[15:15:20.492] <TB2>     INFO: Expecting 41600 events.
[15:15:24.725] <TB2>     INFO: 41600 events read in total (3518ms).
[15:15:24.726] <TB2>     INFO: Test took 4660ms.
[15:15:24.729] <TB2>     INFO: scanning low vcal = 240
[15:15:25.154] <TB2>     INFO: Expecting 41600 events.
[15:15:29.399] <TB2>     INFO: 41600 events read in total (3530ms).
[15:15:29.400] <TB2>     INFO: Test took 4671ms.
[15:15:29.403] <TB2>     INFO: scanning low vcal = 250
[15:15:29.825] <TB2>     INFO: Expecting 41600 events.
[15:15:34.064] <TB2>     INFO: 41600 events read in total (3524ms).
[15:15:34.066] <TB2>     INFO: Test took 4663ms.
[15:15:34.072] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:15:34.479] <TB2>     INFO: Expecting 41600 events.
[15:15:38.711] <TB2>     INFO: 41600 events read in total (3517ms).
[15:15:38.712] <TB2>     INFO: Test took 4640ms.
[15:15:38.715] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:15:39.141] <TB2>     INFO: Expecting 41600 events.
[15:15:43.365] <TB2>     INFO: 41600 events read in total (3510ms).
[15:15:43.365] <TB2>     INFO: Test took 4650ms.
[15:15:43.369] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:15:43.794] <TB2>     INFO: Expecting 41600 events.
[15:15:48.022] <TB2>     INFO: 41600 events read in total (3513ms).
[15:15:48.023] <TB2>     INFO: Test took 4654ms.
[15:15:48.026] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:15:48.450] <TB2>     INFO: Expecting 41600 events.
[15:15:52.723] <TB2>     INFO: 41600 events read in total (3557ms).
[15:15:52.723] <TB2>     INFO: Test took 4697ms.
[15:15:52.726] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:15:53.149] <TB2>     INFO: Expecting 41600 events.
[15:15:57.414] <TB2>     INFO: 41600 events read in total (3550ms).
[15:15:57.414] <TB2>     INFO: Test took 4688ms.
[15:15:57.960] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:15:57.963] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:15:57.963] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:15:57.963] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:15:57.963] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:15:57.964] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:15:57.964] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:15:57.964] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:15:57.964] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:15:57.964] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:15:57.965] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:16:36.307] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:16:36.307] <TB2>     INFO: non-linearity mean:  0.965 0.959 0.960 0.961 0.961 0.960 0.954 0.956 0.960 0.956 0.952 0.956 0.960 0.953 0.955 0.950
[15:16:36.307] <TB2>     INFO: non-linearity RMS:   0.006 0.005 0.008 0.006 0.006 0.006 0.006 0.008 0.007 0.006 0.007 0.007 0.005 0.006 0.006 0.007
[15:16:36.307] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:16:36.330] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:16:36.353] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:16:36.376] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:16:36.398] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:16:36.421] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:16:36.444] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:16:36.467] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:16:36.489] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:16:36.512] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:16:36.535] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:16:36.557] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:16:36.580] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:16:36.603] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:16:36.625] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:16:36.648] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-47_FPIXTest-17C-Nebraska-160608-1347_2016-06-08_13h47m_1465411664//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:16:36.670] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:16:36.670] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:16:36.678] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:16:36.678] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:16:36.681] <TB2>     INFO: ######################################################################
[15:16:36.681] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:16:36.681] <TB2>     INFO: ######################################################################
[15:16:36.683] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:16:36.693] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:36.693] <TB2>     INFO:     run 1 of 1
[15:16:36.693] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:37.040] <TB2>     INFO: Expecting 3120000 events.
[15:17:27.176] <TB2>     INFO: 1268270 events read in total (49422ms).
[15:18:14.557] <TB2>     INFO: 2526740 events read in total (96804ms).
[15:18:36.914] <TB2>     INFO: 3120000 events read in total (119161ms).
[15:18:36.961] <TB2>     INFO: Test took 120269ms.
[15:18:37.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:37.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:38.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:39.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:41.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:42.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:44.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:45.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:47.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:48.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:49.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:51.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:52.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:54.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:55.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:56.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:58.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:59.773] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390582272
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.1777, RMS = 1.60026
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3064, RMS = 1.56575
[15:18:59.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.905, RMS = 2.03038
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.471, RMS = 1.50779
[15:18:59.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:18:59.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:18:59.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8708, RMS = 1.28444
[15:18:59.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:18:59.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:18:59.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0919, RMS = 1.09573
[15:18:59.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8107, RMS = 1.92575
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3322, RMS = 1.42327
[15:18:59.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5471, RMS = 1.08677
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3617, RMS = 1.47148
[15:18:59.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4558, RMS = 2.09563
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8782, RMS = 2.14402
[15:18:59.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1405, RMS = 1.24507
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8428, RMS = 1.66508
[15:18:59.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4121, RMS = 1.32684
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3597, RMS = 2.12406
[15:18:59.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:18:59.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:18:59.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.645, RMS = 1.21243
[15:18:59.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:18:59.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:18:59.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.295, RMS = 1.41743
[15:18:59.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1677, RMS = 1.45076
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2583, RMS = 2.0376
[15:18:59.819] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6828, RMS = 2.37967
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2199, RMS = 1.95153
[15:18:59.820] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7161, RMS = 1.14652
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9833, RMS = 1.66786
[15:18:59.821] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2347, RMS = 2.07644
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.5822, RMS = 1.99775
[15:18:59.822] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:18:59.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:18:59.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4199, RMS = 1.35663
[15:18:59.823] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:59.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:18:59.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.248, RMS = 1.71035
[15:18:59.824] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4019, RMS = 1.32553
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1933, RMS = 1.81527
[15:18:59.825] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2275, RMS = 1.20434
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9345, RMS = 1.93781
[15:18:59.826] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:59.829] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:18:59.829] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    1    0    0    0    0    0    0
[15:18:59.829] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:18:59.925] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:18:59.925] <TB2>     INFO: enter test to run
[15:18:59.925] <TB2>     INFO:   test:  no parameter change
[15:18:59.925] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[15:18:59.926] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 465.5mA
[15:18:59.926] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:18:59.926] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:19:00.390] <TB2>    QUIET: Connection to board 141 closed.
[15:19:00.399] <TB2>     INFO: pXar: this is the end, my friend
[15:19:00.399] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
