INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/11.8/11.8.srcs/sources_1/new/myadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/11.8/11.8.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/11.8/11.8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
