module f_div(input logic clk_in, output logic clk_out);

  parameter div = 1/50000000;
  reg clk_temp

  always@(clk_in) begin
    if(clk_temp == div) begin
	   clk_out = ~clk_out;
	 end
	 else begin
	   clk_temp = clk_temp + 1;
	 end

  end
endmodule