<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMINTENSET_EL1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMINTENSET_EL1, Performance Monitors Interrupt Enable Set register</h1><p>The PMINTENSET_EL1 characteristics are:</p><h2>Purpose</h2><p>Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMU.PMCCNTR_EL0, and the event counters PMU.PMEVCNTR&lt;n>_EL0. Reading the register shows which overflow interrupt requests are enabled.</p><h2>Configuration</h2><p>External register PMINTENSET_EL1 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1[31:0]</a> <ins>when FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3p9 is not implemented and FEAT_PMUv3_ICNTR is not implemented.</ins><del>.</del></p><p>External register PMINTENSET_EL1 bits [<ins>31</ins><del>63</del>:<ins>0</ins><del>32</del>] are architecturally mapped to AArch64 System register <a href="AArch64-pmintenclr_el1.html"><ins>PMINTENCLR_EL1[31:0]</ins></a><a href="AArch64-pmintenset_el1.html"><del>PMINTENSET_EL1[63:32]</del></a> when <ins>FEAT_PMUv3_EXT32</ins><del>FEAT_PMUv3_EXT64</del> is implemented, <del>or </del>FEAT_PMUv3p9 is <ins>not </ins>implemented <ins>and</ins><del>or</del> FEAT_PMUv3_ICNTR is<ins> not</ins> implemented.</p><p><ins>External register PMINTENSET_EL1 bits [63:0] are architecturally mapped to AArch64 System register </ins><a href="AArch64-pmintenset_el1.html"><ins>PMINTENSET_EL1[63:0]</ins></a><ins> when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented.</ins></p><p><ins>External register PMINTENSET_EL1 bits [63:0] are architecturally mapped to AArch64 System register </ins><a href="AArch64-pmintenclr_el1.html"><ins>PMINTENCLR_EL1[63:0]</ins></a><ins> when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented.</ins></p><p>External register PMINTENSET_EL1 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmintenset.html">PMINTENSET[31:0]</a>.</p><p><del>External register PMINTENSET_EL1 bits [31:0] are architecturally mapped to AArch64 System register </del><a href="AArch64-pmintenclr_el1.html"><del>PMINTENCLR_EL1[31:0]</del></a><del>.</del></p><p><del>External register PMINTENSET_EL1 bits [63:32] are architecturally mapped to AArch64 System register </del><a href="AArch64-pmintenclr_el1.html"><del>PMINTENCLR_EL1[63:32]</del></a><del> when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented.</del></p><p>External register PMINTENSET_EL1 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-pmintenclr.html">PMINTENCLR[31:0]</a>.</p><p>This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMINTENSET_EL1 are <span class="arm-defined-word">RES0</span>.</p><p>PMINTENSET_EL1 is in the Core power domain.</p><h2>Attributes</h2><p>PMINTENSET_EL1 is a:</p><ul><li>64-bit register when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented
</li><li>32-bit register otherwise
</li></ul><p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><h3>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="31"><a href="#fieldset_0-63_33">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-32_32-1">F0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">C</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P30</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P29</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P28</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P27</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P26</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P25</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P24</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P23</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P22</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P21</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P20</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P19</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P18</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P17</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P16</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P15</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P14</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P13</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P12</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P11</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P10</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P9</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P8</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P7</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P6</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P5</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P4</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_0">P0</a></td></tr></tbody></table><h4 id="fieldset_0-63_33">Bits [63:33]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-32_32-1">F0, bit [32]<span class="condition"><br/>When FEAT_PMUv3_ICNTR is implemented:
                        </span></h4><div class="field"><p>Interrupt request on unsigned overflow of PMU.PMICNTR_EL0 enable. On writes, allows software to enable the interrupt request on unsigned overflow of PMU.PMICNTR_EL0. On reads, returns the interrupt request on unsigned overflow of PMU.PMICNTR_EL0 enable status.</p><table class="valuetable"><tr><th>F0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Interrupt request on unsigned overflow of PMU.PMICNTR_EL0 disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Interrupt request on unsigned overflow of PMU.PMICNTR_EL0 enabled.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul><p>Accessing this field has the following behavior:</p><ul><li>When SoftwareLockStatus(), access to this field
                            is <span class="access_level">RO</span>.</li><li>
                Otherwise,
                
            access to this field
            is <span class="access_level">W1S</span>.</li></ul></div><h4 id="fieldset_0-32_32-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-31_31">C, bit [31]</h4><div class="field"><p><ins>Interrupt request or PMU exception on unsigned overflow of </ins>PMU.PMCCNTR_EL0 <ins>enable. On writes, allows software to enable the interrupt request or PMU exception on unsigned </ins>overflow <ins>of PMU.PMCCNTR_EL0. On reads, returns the </ins>interrupt request <ins>or PMU exception on unsigned overflow of PMU.PMCCNTR_EL0 </ins>enable <ins>status.</ins><del>bit.</del></p><table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Interrupt</ins><del>When</del> <ins>request</ins><del>read,</del> <ins>or</ins><del>means</del> <ins>PMU</ins><del>the</del> <ins>exception</ins><del>cycle</del> <ins>on</ins><del>counter</del> <ins>unsigned </ins>overflow <ins>of</ins><del>interrupt</del> <ins>PMU.PMCCNTR_EL0</ins><del>request</del> <del>is </del>disabled.<del> When written, has no effect.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means the cycle counter overflow interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>enabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>enables</del> <del>the cycle count </del>overflow <ins>of</ins><del>interrupt</del> <ins>PMU.PMCCNTR_EL0 enabled.</ins><del>request.</del></p></td></tr></table><p>The reset behavior of this field is:</p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>When</ins><del>On</del> <ins>SoftwareLockStatus(),</ins><del>a</del> <ins>access</ins><del>Warm</del> <del>reset, 
      this field resets
       </del>to <ins>this</ins><del>an</del> <ins>field
                            is</ins><del>architecturally</del> <span class="access_level"><ins>RO</ins><del>UNKNOWN</del></span><ins>.</ins><del>value.</del></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>W1S</ins></span><ins>.</ins></li></ul></div><h4 id="fieldset_0-30_0">P&lt;<ins>m</ins><del>n</del>>, bit [<ins>m</ins><del>n</del>], for <ins>m</ins><del>n</del> = 30 to 0</h4><div class="field"><p><del>If PMU.PMCFGR.N is less than 31, bits [30:PMU.PMCFGR.N] are RAZ/WI.</del></p><p><ins>Interrupt</ins><del>Event</del> <ins>request</ins><del>counter</del> <ins>or</ins><del>overflow</del> <ins>PMU</ins><del>interrupt</del> <ins>exception</ins><del>request</del> <ins>on</ins><del>enable</del> <ins>unsigned</ins><del>bit</del> <ins>overflow</ins><del>for</del> <ins>of</ins><del>PMU.PMEVCNTR&lt;n>_EL0.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enable. On writes, allows software to enable the interrupt request or PMU exception on unsigned overflow of </ins><a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins>. On reads, returns the interrupt request or PMU exception on unsigned overflow of </ins><a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enable status.</ins></p><table class="valuetable"><tr><th>P&lt;<ins>m</ins><del>n</del>></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means that the PMU.PMEVCNTR&lt;n>_EL0 event counter interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>disabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>has</del> <ins>overflow</ins><del>no</del> <ins>of</ins><del>effect.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> disabled.</ins></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means that the PMU.PMEVCNTR&lt;n>_EL0 event counter interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>enabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>enables</del> <ins>overflow</ins><del>the</del> <ins>of</ins><del>PMU.PMEVCNTR&lt;n>_EL0 interrupt request.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enabled.</ins></p></td></tr></table><p>The reset behavior of this field is:</p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>When</ins><del>On</del> <ins>m</ins><del>a</del> <ins>>=</ins><del>Warm</del> <ins>NUM_PMU_COUNTERS</ins><del>reset</del>,<del> 
      this</del> <ins>access</ins><del>field</del> <del>resets
       </del>to <ins>this</ins><del>an</del> <ins>field
                            is</ins><del>architecturally</del> <span class="access_level"><ins>RAZ/WI</ins><del>UNKNOWN</del></span><ins>.</ins><del>value.</del></li><li><ins>When SoftwareLockStatus(), access to this field
                            is </ins><span class="access_level"><ins>RO</ins></span><ins>.</ins></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>W1S</ins></span><ins>.</ins></li></ul></div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_1-31_31">C</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P30</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P29</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P28</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P27</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P26</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P25</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P24</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P23</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P22</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P21</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P20</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P19</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P18</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P17</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P16</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P15</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P14</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P13</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P12</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P11</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P10</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P9</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P8</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P7</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P6</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P5</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P4</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P3</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P2</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P1</a></td><td class="lr" colspan="1"><a href="#fieldset_1-30_0">P0</a></td></tr></tbody></table><h4 id="fieldset_1-31_31">C, bit [31]</h4><div class="field"><p><ins>Interrupt request or PMU exception on unsigned overflow of </ins>PMU.PMCCNTR_EL0 <ins>enable. On writes, allows software to enable the interrupt request or PMU exception on unsigned </ins>overflow <ins>of PMU.PMCCNTR_EL0. On reads, returns the </ins>interrupt request <ins>or PMU exception on unsigned overflow of PMU.PMCCNTR_EL0 </ins>enable <ins>status.</ins><del>bit.</del></p><table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Interrupt</ins><del>When</del> <ins>request</ins><del>read,</del> <ins>or</ins><del>means</del> <ins>PMU</ins><del>the</del> <ins>exception</ins><del>cycle</del> <ins>on</ins><del>counter</del> <ins>unsigned </ins>overflow <ins>of</ins><del>interrupt</del> <ins>PMU.PMCCNTR_EL0</ins><del>request</del> <del>is </del>disabled.<del> When written, has no effect.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means the cycle counter overflow interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>enabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>enables</del> <del>the cycle count </del>overflow <ins>of</ins><del>interrupt</del> <ins>PMU.PMCCNTR_EL0 enabled.</ins><del>request.</del></p></td></tr></table><p>The reset behavior of this field is:</p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>When</ins><del>On</del> <ins>SoftwareLockStatus(),</ins><del>a</del> <ins>access</ins><del>Warm</del> <del>reset, 
      this field resets
       </del>to <ins>this</ins><del>an</del> <ins>field
                            is</ins><del>architecturally</del> <span class="access_level"><ins>RO</ins><del>UNKNOWN</del></span><ins>.</ins><del>value.</del></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>W1S</ins></span><ins>.</ins></li></ul></div><h4 id="fieldset_1-30_0">P&lt;<ins>m</ins><del>n</del>>, bit [<ins>m</ins><del>n</del>], for <ins>m</ins><del>n</del> = 30 to 0</h4><div class="field"><p><del>If PMU.PMCFGR.N is less than 31, bits [30:PMU.PMCFGR.N] are RAZ/WI.</del></p><p><ins>Interrupt</ins><del>Event</del> <ins>request</ins><del>counter</del> <ins>or</ins><del>overflow</del> <ins>PMU</ins><del>interrupt</del> <ins>exception</ins><del>request</del> <ins>on</ins><del>enable</del> <ins>unsigned</ins><del>bit</del> <ins>overflow</ins><del>for</del> <ins>of</ins><del>PMU.PMEVCNTR&lt;n>_EL0.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enable. On writes, allows software to enable the interrupt request or PMU exception on unsigned overflow of </ins><a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins>. On reads, returns the interrupt request or PMU exception on unsigned overflow of </ins><a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enable status.</ins></p><table class="valuetable"><tr><th>P&lt;<ins>m</ins><del>n</del>></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means that the PMU.PMEVCNTR&lt;n>_EL0 event counter interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>disabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>has</del> <ins>overflow</ins><del>no</del> <ins>of</ins><del>effect.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> disabled.</ins></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Interrupt</ins><del>When</del> <del>read, means that the PMU.PMEVCNTR&lt;n>_EL0 event counter interrupt </del>request <ins>or</ins><del>is</del> <ins>PMU</ins><del>enabled.</del> <ins>exception</ins><del>When</del> <ins>on</ins><del>written,</del> <ins>unsigned</ins><del>enables</del> <ins>overflow</ins><del>the</del> <ins>of</ins><del>PMU.PMEVCNTR&lt;n>_EL0 interrupt request.</del> <a href="pmu.pmevcntrn_el0"><ins>PMEVCNTR&lt;m>_EL0</ins></a><ins> enabled.</ins></p></td></tr></table><p>The reset behavior of this field is:</p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li><ins>When</ins><del>On</del> <ins>m</ins><del>a</del> <ins>>=</ins><del>Warm</del> <ins>NUM_PMU_COUNTERS</ins><del>reset</del>,<del> 
      this</del> <ins>access</ins><del>field</del> <del>resets
       </del>to <ins>this</ins><del>an</del> <ins>field
                            is</ins><del>architecturally</del> <span class="access_level"><ins>RAZ/WI</ins><del>UNKNOWN</del></span><ins>.</ins><del>value.</del></li><li><ins>When SoftwareLockStatus(), access to this field
                            is </ins><span class="access_level"><ins>RO</ins></span><ins>.</ins></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>W1S</ins></span><ins>.</ins></li></ul></div><div class="access_mechanisms"><h2>Accessing PMINTENSET_EL1</h2><div class="note"><span class="note-header">Note</span><p>SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div><p>Accesses to this register use the following encodings in the external debug interface:</p><p><del>PMINTENSET_EL1 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0xC40</del></span></td></tr></table><h4 class="assembler"><span class="condition">
When FEAT_PMUv3_EXT64 is implemented<ins>, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented</ins>
        </span><br/><ins>[63:0] Accessible</ins><del>BlockAccess</del> at address 0xC40</h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li>When <ins>FEAT_PMUv3_EXT32</ins><del>IsCorePowered(),</del> <ins>is</ins><del>!DoubleLockStatus(),</del> <ins>implemented</ins><del>!OSLockStatus(),</del> <del>AllowExternalPMUAccess() </del>and <del>!</del>SoftwareLockStatus(), accesses to this register are <span class="access_level"><ins>RO</ins><del>RW</del></span>.
          </li><li>Otherwise, accesses to this register <ins>are</ins><del>generate an error response.</del> <span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table><p><del>PMINTENSET_EL1 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th><th><del>Range</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0xC40</del></span></td><td><del>31:0</del></td></tr></table><ul><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RW</del></span><del>.
          </del></li><li><del>Otherwise, accesses to this register generate an error response.
          </del></li></ul><table class="access_instructions"><tr/><tr/></table><h4 class="assembler"><span class="condition"><del>
When (FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is implemented) or FEAT_PMUv3_ICNTR is implemented
        </del></span><br/><del>BlockAccess at address 0xC44</del></h4><p><del>PMINTENSET_EL1 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th><th><del>Range</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0xC44</del></span></td><td><del>63:32</del></td></tr></table><h4 class="assembler"><span class="condition">
When FEAT_PMUv3_EXT32 is implemented<ins>, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented</ins>
        </span><br/><ins>[31:0] Accessible</ins><del>BlockAccess</del> at address 0xC40</h4><ul><li><ins>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </ins></li><li><del>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and SoftwareLockStatus(), accesses to this register are </del><span class="access_level"><del>RO</del></span><del>.
          </del></li><li>When <del>IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalPMUAccess() and !</del>SoftwareLockStatus(), accesses to this register are <span class="access_level"><ins>RO</ins><del>RW</del></span>.
          </li><li>Otherwise, accesses to this register <ins>are</ins><del>generate an error response.</del> <span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>57</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>