$date
	Tue Jan 16 12:10:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ en_read $end
$var reg 1 % en_write $end
$var reg 5 & ptr_in [4:0] $end
$var reg 5 ' ptr_out [4:0] $end
$var reg 1 ( reset $end
$scope module fifo1 $end
$var wire 1 " clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 $ en_read $end
$var wire 1 % en_write $end
$var wire 5 * ptr_in [4:0] $end
$var wire 5 + ptr_out [4:0] $end
$var wire 1 ( reset $end
$var reg 8 , data_out [7:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
b0 +
b0 *
b0 )
1(
b0 '
b0 &
0%
0$
b0 #
0"
bx !
$end
#5
b0 !
b0 ,
b10000 -
1"
#10
0"
0(
#15
1"
#20
0"
#25
1"
#30
0"
b1 &
b1 *
b1010 #
b1010 )
1%
#35
1"
#40
0"
0%
#45
1"
#50
0"
#55
1"
#60
0"
b1 '
b1 +
1$
#65
1"
#70
0"
0$
#75
1"
#80
0"
#85
1"
#90
0"
b10 &
b10 *
1%
#95
b1010 !
b1010 ,
1"
#100
0"
b11 &
b11 *
b11011 #
b11011 )
#105
1"
#110
0"
0%
#115
b0 !
b0 ,
1"
#120
0"
#125
1"
#130
0"
b10 '
b10 +
1$
#135
1"
#140
0"
0$
#145
1"
#150
0"
#155
1"
#160
0"
b11 '
b11 +
1$
#165
1"
#170
0"
0$
#175
1"
#180
0"
#185
1"
#190
0"
b100 &
b100 *
b1010 #
b1010 )
1%
#195
b11011 !
b11011 ,
1"
#200
0"
b101 &
b101 *
b11011 #
b11011 )
#205
1"
#210
0"
b110 &
b110 *
b101100 #
b101100 )
#215
1"
#220
0"
0%
#225
b0 !
b0 ,
1"
#230
0"
#235
1"
#240
0"
b111 &
b111 *
b1010 #
b1010 )
1%
#245
b11011 !
b11011 ,
1"
#250
0"
b1000 &
b1000 *
b11011 #
b11011 )
#255
1"
#260
0"
b1001 &
b1001 *
b101100 #
b101100 )
#265
1"
#270
0"
#275
1"
#280
0"
b100 '
b100 +
1$
#285
b0 !
b0 ,
1"
#290
0"
0$
#295
1"
#300
0"
#305
1"
#310
0"
b1010 &
b1010 *
b1010 #
b1010 )
#315
1"
#320
0"
0%
#325
1"
#330
0"
#335
1"
#340
0"
b101 '
b101 +
1$
#345
1"
#350
0"
0$
#355
1"
#360
0"
#365
1"
#370
0"
b1011 &
b1011 *
b11011 #
b11011 )
1%
#375
1"
#380
0"
0%
#385
1"
#390
0"
#395
1"
#400
0"
b110 '
b110 +
1$
#405
1"
#410
0"
0$
#415
1"
#420
0"
