{"vcs1":{"timestamp_begin":1747294581.925120952, "rt":9.20, "ut":9.35, "st":0.65}}
{"vcselab":{"timestamp_begin":1747294591.211436836, "rt":0.39, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747294591.662850642, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747294581.227332034}
{"VCS_COMP_START_TIME": 1747294581.227332034}
{"VCS_COMP_END_TIME": 1747294592.244107904}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483776}}
{"vcselab": {"peak_mem": 183888}}
