Layer Pairs Export File for PCB: C:\Users\phili\polybox\05_AltiumProjects\FPGA Peripheral Board\01_Carrier_Board\FPGA_Peripheral_Board.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=fpga_peripheral_board_nc drill.txt|DrillLayers=gtl,gp1,gp2,gbl
