yellow_blocks:
  red_pitaya_tut_intro/RED_PITAYA:
    name: RED_PITAYA
    fullpath: red_pitaya_tut_intro/RED_PITAYA
    tag: xps:xsg
    hw_sys: 'RED_PITAYA_10:xc7z010'
    clk_src: sys_clk
    clk_rate: 150
    sample_period: 1
    synthesis_tool: XST
  red_pitaya_tut_intro/a:
    name: a
    fullpath: red_pitaya_tut_intro/a
    tag: xps:sw_reg
    io_dir: From Processor
    io_delay: 0
    init_val: 0
    sample_period: 1
    names: reg
    bitwidths: 32
    bin_pts: 0
    arith_types: 0
    sim_port: on
    show_format: off
  red_pitaya_tut_intro/b:
    name: b
    fullpath: red_pitaya_tut_intro/b
    tag: xps:sw_reg
    io_dir: From Processor
    io_delay: 0
    init_val: 0
    sample_period: 1
    names: reg
    bitwidths: 32
    bin_pts: 0
    arith_types: 0
    sim_port: on
    show_format: off
  red_pitaya_tut_intro/counter_ctrl:
    name: counter_ctrl
    fullpath: red_pitaya_tut_intro/counter_ctrl
    tag: xps:sw_reg
    io_dir: From Processor
    io_delay: 0
    init_val: 0
    sample_period: 1
    names: reg
    bitwidths: 32
    bin_pts: 0
    arith_types: 0
    sim_port: on
    show_format: off
  red_pitaya_tut_intro/counter_value:
    name: counter_value
    fullpath: red_pitaya_tut_intro/counter_value
    tag: xps:sw_reg
    io_dir: To Processor
    io_delay: 0
    init_val: 0
    sample_period: 1
    names: reg
    bitwidths: 32
    bin_pts: 0
    arith_types: 0
    sim_port: on
    show_format: off
  red_pitaya_tut_intro/gpio:
    name: gpio
    fullpath: red_pitaya_tut_intro/gpio
    tag: xps:gpio
    io_group: 'ROACH2:led'
    io_group_real: led
    io_group_custom: 0
    io_dir: out
    arith_type: Boolean
    bitwidth: 1
    bin_pt: 0
    bit_index: 0
    sample_period: 1
    use_single_ended: off
    use_ddr: off
    reg_iob: on
    reg_clk_phase: 0
    termination: None
    use_iodelay: off
  red_pitaya_tut_intro/sum_a_b:
    name: sum_a_b
    fullpath: red_pitaya_tut_intro/sum_a_b
    tag: xps:sw_reg
    io_dir: To Processor
    io_delay: 0
    init_val: 0
    sample_period: 1
    names: reg
    bitwidths: 32
    bin_pts: 0
    arith_types: 0
    sim_port: on
    show_format: off
  sysgen_ip:
    name: sysgen_ip
    fullpath: red_pitaya_tut_intro/sysgen_ip
    tag: xps:ip
    lib_path: /home/summer/fazal/tutorials_devel/red_pitaya/tut_intro/red_pitaya_tut_intro/sysgen
    ip_name: red_pitaya_tut_intro

user_modules:
  red_pitaya_tut_intro_ip:
    clock: clk
    ports:
      - red_pitaya_tut_intro_a_user_data_out
      - red_pitaya_tut_intro_b_user_data_out
      - red_pitaya_tut_intro_counter_ctrl_user_data_out
      - red_pitaya_tut_intro_counter_value_user_data_in
      - red_pitaya_tut_intro_gpio_gateway
      - red_pitaya_tut_intro_sum_a_b_user_data_in
    sources: []