
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : Block_Summary.csv
#     Report Created by: M10912039
#     Report Created on:  Mon Feb 22 02:21:54 2021
#     Working Directory: /home/DICS_LAB/M10912039/CIC/CIC_2009_grad/sim
#     SpyGlass Version : SpyGlass_vP-2019.06
#     Policy Name      : clock-reset(SpyGlass_vP-2019.06)
#
################################################################################
Set-Case-Analysis,0 
Assume-path,0 
CDC-False-Path,0 
Total Time,3 
Total flat instances,0 
Clocks,0 
Domains,0 
BB Clocks,0 
Resets,0 
BB Resets,0 
Regs missing clock definition(Clock_info03a),0 
Clock Convergences on unselected MUX(Clock_info05),0 
Clock convergences at unselected logic(Clock_info05b),0 
Clock path muxes with data inputs (Clock_info05c),0 
Clock re-definitions(Clock_check07),0 
Multi-sampled clock inputs(Clock_sync05),0 
Multi-transitioned clocks(Clock_sync06),0 
Non-converging buses crossing domain (Ac_conv04),0 
Clock mapping of an abstracted instance (SGDC_abstract_mapping01),0 
Multi-synchronized control signals(Ac_coherency06),0 
