=====
SETUP
1.524
11.097
12.621
cnt_delay/outc_10_s0
7.744
8.178
ctrl0/n15_s30
8.528
9.054
ctrl0/n15_s26
9.212
9.738
ctrl0/n15_s24
9.743
10.264
ctrl0/n17_s26
10.570
11.097
ctrl0/state_0_s0
11.097
=====
SETUP
1.867
10.788
12.655
cnt_delay/outc_10_s0
7.744
8.178
ctrl0/n15_s30
8.528
9.054
ctrl0/n15_s26
9.212
9.738
ctrl0/n14_s25
9.743
10.259
ctrl0/n14_s24
10.262
10.788
ctrl0/state_3_s0
10.788
=====
SETUP
1.925
10.730
12.655
cnt_delay/outc_10_s0
7.744
8.178
ctrl0/n15_s30
8.528
9.054
ctrl0/n15_s26
9.212
9.738
ctrl0/n15_s24
9.743
10.264
ctrl0/n15_s23
10.269
10.730
ctrl0/state_2_s0
10.730
=====
SETUP
2.347
5.042
7.389
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_0_s0
5.042
=====
SETUP
2.408
5.042
7.451
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_0_s0
5.042
=====
SETUP
2.510
10.142
12.652
count_index/outc_1_s0
7.720
8.162
ctrl0/n16_s28
8.757
9.218
ctrl0/n16_s27
9.681
10.142
ctrl0/state_1_s1
10.142
=====
SETUP
2.550
4.876
7.427
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_10_s0
4.876
=====
SETUP
2.550
4.876
7.427
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_7_s0
4.876
=====
SETUP
2.550
4.876
7.427
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_8_s0
4.876
=====
SETUP
2.550
4.876
7.427
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_9_s0
4.876
=====
SETUP
2.612
4.876
7.488
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_10_s0
4.876
=====
SETUP
2.612
4.876
7.488
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_7_s0
4.876
=====
SETUP
2.612
4.876
7.488
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_8_s0
4.876
=====
SETUP
2.612
4.876
7.488
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_9_s0
4.876
=====
SETUP
2.661
4.821
7.482
ctrl0/state_1_s1
2.716
3.099
ctrl0/w_INC_C_s
3.767
4.229
count_col/outc_0_s0
4.821
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_1_s0
4.681
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_2_s0
4.681
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_3_s0
4.681
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_4_s0
4.681
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_5_s0
4.681
=====
SETUP
2.736
4.681
7.417
ctrl0/state_1_s1
2.716
3.099
cnt_delay/n31_s2
3.827
4.354
cnt_delay/outc_6_s0
4.681
=====
SETUP
2.760
4.728
7.488
ctrl0/state_0_s0
2.684
3.067
ctrl0/SHD_s16
3.603
4.064
lsr_led0/s_A_1_s0
4.728
=====
SETUP
2.797
4.681
7.478
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_1_s0
4.681
=====
SETUP
2.797
4.681
7.478
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_2_s0
4.681
=====
SETUP
2.797
4.681
7.478
ctrl0/state_1_s1
2.716
3.099
ctrl0/INC_D_s16
3.827
4.354
cnt_delay/outc_3_s0
4.681
=====
HOLD
-1.181
0.254
1.435
count_row/n4_s2
0.006
0.254
clk1_s1
0.254
=====
HOLD
0.241
6.542
6.301
count_col/outc_5_s0
6.290
6.446
mem0/MEM_MEM_0_2_s
6.542
=====
HOLD
0.273
6.601
6.328
count_index/outc_1_s0
6.286
6.442
count_index/n8_s3
6.448
6.601
count_index/outc_1_s0
6.601
=====
HOLD
0.276
6.606
6.330
count_index/outc_0_s0
6.288
6.444
count_index/n9_s2
6.453
6.606
count_index/outc_0_s0
6.606
=====
HOLD
0.278
1.678
1.400
clk_ibuf
0.000
0.675
clk_counter_0_s0
1.375
1.516
n15_s2
1.525
1.678
clk_counter_0_s0
1.678
=====
HOLD
0.279
6.615
6.336
count_col/outc_0_s0
6.294
6.450
count_col/n13_s2
6.462
6.615
count_col/outc_0_s0
6.615
=====
HOLD
0.299
6.604
6.305
count_col/outc_0_s0
6.294
6.450
mem0/MEM_MEM_0_0_s
6.604
=====
HOLD
0.336
6.672
6.336
lsr_led0/s_A_9_s0
6.294
6.450
lsr_led0/s_A_10_s0
6.672
=====
HOLD
0.336
6.670
6.334
lsr_led0/s_A_6_s0
6.292
6.448
lsr_led0/s_A_7_s0
6.670
=====
HOLD
0.341
6.642
6.301
count_col/outc_3_s0
6.290
6.446
mem0/MEM_MEM_0_2_s
6.642
=====
HOLD
0.351
6.652
6.301
count_row/outc_0_s0
6.296
6.452
mem0/MEM_MEM_0_2_s
6.652
=====
HOLD
0.368
6.692
6.324
lsr_led0/s_A_7_s0
6.292
6.450
lsr_led0/s_A_8_s0
6.692
=====
HOLD
0.368
6.685
6.316
cnt_delay/outc_0_s0
6.274
6.431
cnt_delay/n18_s2
6.437
6.685
cnt_delay/outc_0_s0
6.685
=====
HOLD
0.370
6.692
6.322
lsr_led0/s_A_4_s0
6.292
6.450
lsr_led0/s_A_5_s0
6.692
=====
HOLD
0.370
6.692
6.322
lsr_led0/s_A_5_s0
6.292
6.450
lsr_led0/s_A_6_s0
6.692
=====
HOLD
0.370
6.694
6.324
lsr_led0/s_A_8_s0
6.294
6.452
lsr_led0/s_A_9_s0
6.694
=====
HOLD
0.371
6.709
6.338
count_row/outc_0_s0
6.296
6.452
count_row/n18_s2
6.461
6.709
count_row/outc_0_s0
6.709
=====
HOLD
0.372
6.694
6.322
lsr_led0/s_A_3_s0
6.294
6.452
lsr_led0/s_A_4_s0
6.694
=====
HOLD
0.374
6.698
6.324
lsr_led0/s_A_1_s0
6.298
6.456
lsr_led0/s_A_2_s0
6.698
=====
HOLD
0.375
1.518
1.143
ctrl0/state_1_s1
1.116
1.260
ctrl0/n15_s23
1.365
1.518
ctrl0/state_2_s0
1.518
=====
HOLD
0.380
1.521
1.141
ctrl0/state_3_s0
1.118
1.262
ctrl0/n16_s27
1.368
1.521
ctrl0/state_1_s1
1.521
=====
HOLD
0.392
6.712
6.320
count_col/outc_3_s0
6.290
6.446
count_col/n10_s
6.452
6.712
count_col/outc_3_s0
6.712
=====
HOLD
0.392
6.716
6.324
cnt_delay/outc_3_s0
6.294
6.450
cnt_delay/n15_s
6.456
6.716
cnt_delay/outc_3_s0
6.716
=====
HOLD
0.392
6.720
6.328
cnt_delay/outc_7_s0
6.298
6.454
cnt_delay/n11_s
6.460
6.720
cnt_delay/outc_7_s0
6.720
=====
HOLD
0.392
6.720
6.328
cnt_delay/outc_9_s0
6.298
6.454
cnt_delay/n9_s
6.460
6.720
cnt_delay/outc_9_s0
6.720
