<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>31</insertion-point-position>
  <wave>
    <expr>clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>&lt;embedded&gt;::interconnect.slave_inmem.chk_axi_prot.ast_aw_stable_awaddr</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_ACLK</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_ARESETN</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>slave_inmem.S_AXI_AWADDR</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_AWREADY</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_AWVALID</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_AWADDR(7)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>gnt</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>int_awvalid</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>s_axi_int_awvalid_pb0</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>s_axi_int_awready_pb0</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>fsm.state_reg</expr>
    <label/>
    <radix>fsm.state_reg</radix>
  </wave>
  <wave>
    <expr>slave_inmem.axi_awready</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.axi_arv_arr_flag</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.axi_awv_awr_flag</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_WLAST</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_RLAST</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.axi_rlast</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>slave_inmem.S_AXI_RREADY</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>master_ctrl.chk_master.state</expr>
    <label/>
    <radix>master_ctrl.chk_master.state</radix>
  </wave>
  <wave>
    <expr>master_pb0.chk_master.read_write_first</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>master_pb0.chk_master.read_occured</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>master_ctrl.chk_master.next_state</expr>
    <label/>
    <radix>master_ctrl.chk_master.next_state</radix>
  </wave>
  <wave>
    <expr>master_ctrl.chk_master.read_write_first</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>master_ctrl.AXI_READ_LAST_O</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>fsm.state_next</expr>
    <label/>
    <radix>fsm.state_next</radix>
  </wave>
  <wave>
    <expr>fsm.rlast</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>ar_valid_dec</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>master_ctrl.chk_master.read_rdy</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>master_ctrl.chk_master.axi_read_rdy_i</expr>
    <label/>
    <radix/>
  </wave>
</wavelist>
