Analysis & Synthesis report for ControleBluetooth_FPGA
Fri Jun 15 13:06:18 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |topo|gpio_CTRL:gpio_controlador|RegState
 11. State Machine - |topo|masterCTRL:controlador|RegState
 12. State Machine - |topo|masterCTRL:controlador|state
 13. State Machine - |topo|protocolo:protocolo_rx|state_tx_uart
 14. State Machine - |topo|protocolo:protocolo_rx|state
 15. State Machine - |topo|UART:uart|UART_RX:uart_rx_i|rx_pstate
 16. State Machine - |topo|UART:uart|UART_TX:uart_tx_i|tx_pstate
 17. State Machine - |topo|UART_RX:uart_rx_i|rx_pstate
 18. State Machine - |topo|UART_TX:uart_tx_i|tx_pstate
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Parameter Settings for User Entity Instance: Top-level Entity: |topo
 27. Parameter Settings for User Entity Instance: UART_TX:uart_tx_i
 28. Parameter Settings for User Entity Instance: UART_RX:uart_rx_i
 29. Parameter Settings for User Entity Instance: UART:uart
 30. Parameter Settings for User Entity Instance: UART:uart|UART_TX:uart_tx_i
 31. Parameter Settings for User Entity Instance: UART:uart|UART_RX:uart_rx_i
 32. Parameter Settings for User Entity Instance: protocolo:protocolo_rx
 33. Parameter Settings for User Entity Instance: masterCTRL:controlador
 34. Parameter Settings for User Entity Instance: adc_serial_control:adc128s022
 35. Parameter Settings for User Entity Instance: moving_average:channel_0
 36. Parameter Settings for User Entity Instance: moving_average:channel_1
 37. Parameter Settings for User Entity Instance: moving_average:channel_2
 38. Parameter Settings for User Entity Instance: TIMER:tic_1segundo
 39. Parameter Settings for User Entity Instance: gpio_CTRL:gpio_controlador
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Parameter Settings for Inferred Entity Instance: moving_average:channel_0|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: moving_average:channel_1|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: moving_average:channel_2|lpm_divide:Div0
 44. Port Connectivity Checks: "gpio_CTRL:gpio_controlador"
 45. Port Connectivity Checks: "TIMER:tic_1segundo"
 46. Port Connectivity Checks: "moving_average:channel_2"
 47. Port Connectivity Checks: "moving_average:channel_1"
 48. Port Connectivity Checks: "moving_average:channel_0"
 49. Port Connectivity Checks: "masterCTRL:controlador"
 50. Port Connectivity Checks: "protocolo:protocolo_rx"
 51. Port Connectivity Checks: "UART:uart"
 52. Port Connectivity Checks: "UART_RX:uart_rx_i"
 53. Port Connectivity Checks: "UART_TX:uart_tx_i"
 54. Signal Tap Logic Analyzer Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 15 13:06:18 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ControleBluetooth_FPGA                      ;
; Top-level Entity Name              ; topo                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,915                                       ;
;     Total combinational functions  ; 4,030                                       ;
;     Dedicated logic registers      ; 3,121                                       ;
; Total registers                    ; 3121                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 299,008                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+--------------------+------------------------+
; Option                                                           ; Setting            ; Default Value          ;
+------------------------------------------------------------------+--------------------+------------------------+
; Device                                                           ; EP4CE22F17C6       ;                        ;
; Top-level entity name                                            ; topo               ; ControleBluetooth_FPGA ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V              ;
; Use smart compilation                                            ; Off                ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                      ; Off                ; Off                    ;
; Restructure Multiplexers                                         ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                    ;
; Preserve fewer node names                                        ; On                 ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                         ; Auto               ; Auto                   ;
; Safe State Machine                                               ; Off                ; Off                    ;
; Extract Verilog State Machines                                   ; On                 ; On                     ;
; Extract VHDL State Machines                                      ; On                 ; On                     ;
; Ignore Verilog initial constructs                                ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                     ;
; Parallel Synthesis                                               ; On                 ; On                     ;
; DSP Block Balancing                                              ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                               ; On                 ; On                     ;
; Power-Up Don't Care                                              ; On                 ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                    ;
; Remove Duplicate Registers                                       ; On                 ; On                     ;
; Ignore CARRY Buffers                                             ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                ; Off                    ;
; Ignore SOFT Buffers                                              ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                    ;
; Optimization Technique                                           ; Balanced           ; Balanced               ;
; Carry Chain Length                                               ; 70                 ; 70                     ;
; Auto Carry Chains                                                ; On                 ; On                     ;
; Auto Open-Drain Pins                                             ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                    ;
; Auto ROM Replacement                                             ; On                 ; On                     ;
; Auto RAM Replacement                                             ; On                 ; On                     ;
; Auto DSP Block Replacement                                       ; On                 ; On                     ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                 ; On                     ;
; Strict RAM Replacement                                           ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                    ;
; Auto RAM Block Balancing                                         ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                    ;
; Auto Resource Sharing                                            ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                    ;
; Timing-Driven Synthesis                                          ; On                 ; On                     ;
; Report Parameter Settings                                        ; On                 ; On                     ;
; Report Source Assignments                                        ; On                 ; On                     ;
; Report Connectivity Checks                                       ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                    ;
; Synchronization Register Chain Length                            ; 2                  ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                    ;
; Clock MUX Protection                                             ; On                 ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                    ;
; Block Design Naming                                              ; Auto               ; Auto                   ;
; SDC constraint protection                                        ; Off                ; Off                    ;
; Synthesis Effort                                                 ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                     ;
+------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; ../vhdl/gpio_CTRL.vhd                                              ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd                                                         ;             ;
; ../vhdl/protocolo.vhd                                              ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd                                                         ;             ;
; ../vhdl/moving_average.vhd                                         ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd                                                    ;             ;
; ../vhdl/uart_tx.vhd                                                ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd                                                           ;             ;
; ../vhdl/uart_rx.vhd                                                ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd                                                           ;             ;
; ../vhdl/uart_parity.vhd                                            ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd                                                       ;             ;
; ../vhdl/uart.vhd                                                   ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd                                                              ;             ;
; ../vhdl/timer.vhd                                                  ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd                                                             ;             ;
; ../vhdl/masterCTRL.vhd                                             ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd                                                        ;             ;
; ../vhdl/topo.vhd                                                   ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd                                                              ;             ;
; ../vhdl/ADC128S022.vhd                                             ; yes             ; User VHDL File                               ; /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                    ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_0924.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/altsyncram_0924.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                  ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                       ;             ;
; db/cntr_7ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_7ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_tgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_tgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sld7e5398e7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                               ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/elder/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                           ;             ;
; db/lpm_divide_r0p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_divide_r0p.tdf                                              ;             ;
; db/abs_divider_mbg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/abs_divider_mbg.tdf                                             ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/alt_u_div_a7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_4v9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_4v9.tdf                                                 ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_i0a.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,915     ;
;                                             ;           ;
; Total combinational functions               ; 4030      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1430      ;
;     -- 3 input functions                    ; 1145      ;
;     -- <=2 input functions                  ; 1455      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3056      ;
;     -- arithmetic mode                      ; 974       ;
;                                             ;           ;
; Total registers                             ; 3121      ;
;     -- Dedicated logic registers            ; 3121      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 16        ;
; Total memory bits                           ; 299008    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 2384      ;
; Total fan-out                               ; 25000     ;
; Average fan-out                             ; 3.41      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |topo                                                                                                                                   ; 4030 (47)           ; 3121 (44)                 ; 299008      ; 0            ; 0       ; 0         ; 16   ; 0            ; |topo                                                                                                                                                                                                                                                                                                                                            ; topo                              ; work         ;
;    |UART:uart|                                                                                                                          ; 46 (8)              ; 28 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|UART:uart                                                                                                                                                                                                                                                                                                                                  ; UART                              ; work         ;
;       |UART_TX:uart_tx_i|                                                                                                               ; 38 (38)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|UART:uart|UART_TX:uart_tx_i                                                                                                                                                                                                                                                                                                                ; UART_TX                           ; work         ;
;    |UART_RX:uart_rx_i|                                                                                                                  ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|UART_RX:uart_rx_i                                                                                                                                                                                                                                                                                                                          ; UART_RX                           ; work         ;
;    |adc_serial_control:adc128s022|                                                                                                      ; 51 (51)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|adc_serial_control:adc128s022                                                                                                                                                                                                                                                                                                              ; adc_serial_control                ; work         ;
;    |gpio_CTRL:gpio_controlador|                                                                                                         ; 25 (25)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|gpio_CTRL:gpio_controlador                                                                                                                                                                                                                                                                                                                 ; gpio_CTRL                         ; work         ;
;    |masterCTRL:controlador|                                                                                                             ; 240 (240)           ; 245 (245)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|masterCTRL:controlador                                                                                                                                                                                                                                                                                                                     ; masterCTRL                        ; work         ;
;    |moving_average:channel_0|                                                                                                           ; 801 (164)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0                                                                                                                                                                                                                                                                                                                   ; moving_average                    ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 637 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_r0p:auto_generated|                                                                                                ; 637 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_r0p                    ; work         ;
;             |abs_divider_mbg:divider|                                                                                                   ; 637 (23)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                                                                                                                                                                                                                             ; abs_divider_mbg                   ; work         ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 575 (575)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_0|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                      ; lpm_abs_i0a                       ; work         ;
;    |moving_average:channel_1|                                                                                                           ; 803 (164)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1                                                                                                                                                                                                                                                                                                                   ; moving_average                    ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 639 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_r0p:auto_generated|                                                                                                ; 639 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_r0p                    ; work         ;
;             |abs_divider_mbg:divider|                                                                                                   ; 639 (23)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                                                                                                                                                                                                                             ; abs_divider_mbg                   ; work         ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 575 (575)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_1|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                      ; lpm_abs_i0a                       ; work         ;
;    |moving_average:channel_2|                                                                                                           ; 801 (164)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2                                                                                                                                                                                                                                                                                                                   ; moving_average                    ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 637 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                   ; lpm_divide                        ; work         ;
;          |lpm_divide_r0p:auto_generated|                                                                                                ; 637 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2|lpm_divide:Div0|lpm_divide_r0p:auto_generated                                                                                                                                                                                                                                                                     ; lpm_divide_r0p                    ; work         ;
;             |abs_divider_mbg:divider|                                                                                                   ; 637 (23)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider                                                                                                                                                                                                                                             ; abs_divider_mbg                   ; work         ;
;                |alt_u_div_a7f:divider|                                                                                                  ; 575 (575)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|alt_u_div_a7f:divider                                                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|moving_average:channel_2|lpm_divide:Div0|lpm_divide_r0p:auto_generated|abs_divider_mbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                      ; lpm_abs_i0a                       ; work         ;
;    |protocolo:protocolo_rx|                                                                                                             ; 225 (225)           ; 212 (212)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|protocolo:protocolo_rx                                                                                                                                                                                                                                                                                                                     ; protocolo                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 839 (2)             ; 2104 (292)                ; 299008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 837 (0)             ; 1812 (0)                  ; 299008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 837 (88)            ; 1812 (666)                ; 299008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 299008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0924:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 299008      ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0924:auto_generated                                                                                                                                                 ; altsyncram_0924                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 343 (1)             ; 746 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 292 (0)             ; 730 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 438 (438)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 292 (0)             ; 292 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 50 (50)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 233 (10)            ; 217 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_7ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ii:auto_generated                                                             ; cntr_7ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_tgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_tgi:auto_generated                                                                            ; cntr_tgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 146 (146)           ; 146 (146)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0924:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 146          ; 2048         ; 146          ; 299008 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |topo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|gpio_CTRL:gpio_controlador|RegState                                                                                                                                                                                    ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+
; Name                    ; RegState.EndProcess ; RegState.TXData ; RegState.WaitingProcess ; RegState.DeleteReg ; RegState.UpdateReg ; RegState.ReadReg ; RegState.WriteReg ; RegState.DecodeCommand ; RegState.DecodeAddress ; RegState.Idle ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+
; RegState.Idle           ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 0             ;
; RegState.DecodeAddress  ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 1                      ; 1             ;
; RegState.DecodeCommand  ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 1                      ; 0                      ; 1             ;
; RegState.WriteReg       ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 1                 ; 0                      ; 0                      ; 1             ;
; RegState.ReadReg        ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 1                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.UpdateReg      ; 0                   ; 0               ; 0                       ; 0                  ; 1                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.DeleteReg      ; 0                   ; 0               ; 0                       ; 1                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.WaitingProcess ; 0                   ; 0               ; 1                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.TXData         ; 0                   ; 1               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.EndProcess     ; 1                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|masterCTRL:controlador|RegState                                                                                                                                                                                        ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+
; Name                    ; RegState.EndProcess ; RegState.TXData ; RegState.WaitingProcess ; RegState.DeleteReg ; RegState.UpdateReg ; RegState.ReadReg ; RegState.WriteReg ; RegState.DecodeCommand ; RegState.DecodeAddress ; RegState.Idle ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+
; RegState.Idle           ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 0             ;
; RegState.DecodeAddress  ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 1                      ; 1             ;
; RegState.DecodeCommand  ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 1                      ; 0                      ; 1             ;
; RegState.WriteReg       ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 1                 ; 0                      ; 0                      ; 1             ;
; RegState.ReadReg        ; 0                   ; 0               ; 0                       ; 0                  ; 0                  ; 1                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.UpdateReg      ; 0                   ; 0               ; 0                       ; 0                  ; 1                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.DeleteReg      ; 0                   ; 0               ; 0                       ; 1                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.WaitingProcess ; 0                   ; 0               ; 1                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.TXData         ; 0                   ; 1               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
; RegState.EndProcess     ; 1                   ; 0               ; 0                       ; 0                  ; 0                  ; 0                ; 0                 ; 0                      ; 0                      ; 1             ;
+-------------------------+---------------------+-----------------+-------------------------+--------------------+--------------------+------------------+-------------------+------------------------+------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |topo|masterCTRL:controlador|state                                         ;
+-------------------+-------------------+-------------------+-------------------+------------+
; Name              ; state.convADC_Ch2 ; state.convADC_Ch1 ; state.convADC_Ch0 ; state.Idle ;
+-------------------+-------------------+-------------------+-------------------+------------+
; state.Idle        ; 0                 ; 0                 ; 0                 ; 0          ;
; state.convADC_Ch0 ; 0                 ; 0                 ; 1                 ; 1          ;
; state.convADC_Ch1 ; 0                 ; 1                 ; 0                 ; 1          ;
; state.convADC_Ch2 ; 1                 ; 0                 ; 0                 ; 1          ;
+-------------------+-------------------+-------------------+-------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|protocolo:protocolo_rx|state_tx_uart                                                                                                                ;
+----------------------------+-------------------------+-------------------+-------------------+--------------------------+----------------------------+--------------------+
; Name                       ; state_tx_uart.stop_byte ; state_tx_uart.msb ; state_tx_uart.lsb ; state_tx_uart.start_byte ; state_tx_uart.wait_uart_tx ; state_tx_uart.Idle ;
+----------------------------+-------------------------+-------------------+-------------------+--------------------------+----------------------------+--------------------+
; state_tx_uart.Idle         ; 0                       ; 0                 ; 0                 ; 0                        ; 0                          ; 0                  ;
; state_tx_uart.wait_uart_tx ; 0                       ; 0                 ; 0                 ; 0                        ; 1                          ; 1                  ;
; state_tx_uart.start_byte   ; 0                       ; 0                 ; 0                 ; 1                        ; 0                          ; 1                  ;
; state_tx_uart.lsb          ; 0                       ; 0                 ; 1                 ; 0                        ; 0                          ; 1                  ;
; state_tx_uart.msb          ; 0                       ; 1                 ; 0                 ; 0                        ; 0                          ; 1                  ;
; state_tx_uart.stop_byte    ; 1                       ; 0                 ; 0                 ; 0                        ; 0                          ; 1                  ;
+----------------------------+-------------------------+-------------------+-------------------+--------------------------+----------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|protocolo:protocolo_rx|state                                                                           ;
+--------------------+---------------+---------------+------------------+--------------------+--------------------+------------+
; Name               ; state.rx_stop ; state.rx_data ; state.rx_command ; state.rx_address_1 ; state.rx_address_0 ; state.Idle ;
+--------------------+---------------+---------------+------------------+--------------------+--------------------+------------+
; state.Idle         ; 0             ; 0             ; 0                ; 0                  ; 0                  ; 0          ;
; state.rx_address_0 ; 0             ; 0             ; 0                ; 0                  ; 1                  ; 1          ;
; state.rx_address_1 ; 0             ; 0             ; 0                ; 1                  ; 0                  ; 1          ;
; state.rx_command   ; 0             ; 0             ; 1                ; 0                  ; 0                  ; 1          ;
; state.rx_data      ; 0             ; 1             ; 0                ; 0                  ; 0                  ; 1          ;
; state.rx_stop      ; 1             ; 0             ; 0                ; 0                  ; 0                  ; 1          ;
+--------------------+---------------+---------------+------------------+--------------------+--------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|UART:uart|UART_RX:uart_rx_i|rx_pstate                                                              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; Name                ; rx_pstate.stopbit ; rx_pstate.paritybit ; rx_pstate.databits ; rx_pstate.startbit ; rx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; rx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0              ;
; rx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 1              ;
; rx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 1              ;
; rx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 1              ;
; rx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|UART:uart|UART_TX:uart_tx_i|tx_pstate                                                                                 ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|UART_RX:uart_rx_i|rx_pstate                                                                        ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; Name                ; rx_pstate.stopbit ; rx_pstate.paritybit ; rx_pstate.databits ; rx_pstate.startbit ; rx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+
; rx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0              ;
; rx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 1              ;
; rx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 1              ;
; rx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 1              ;
; rx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|UART_TX:uart_tx_i|tx_pstate                                                                                           ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; Name                ; tx_pstate.stopbit ; tx_pstate.paritybit ; tx_pstate.databits ; tx_pstate.startbit ; tx_pstate.txsync ; tx_pstate.idle ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+
; tx_pstate.idle      ; 0                 ; 0                   ; 0                  ; 0                  ; 0                ; 0              ;
; tx_pstate.txsync    ; 0                 ; 0                   ; 0                  ; 0                  ; 1                ; 1              ;
; tx_pstate.startbit  ; 0                 ; 0                   ; 0                  ; 1                  ; 0                ; 1              ;
; tx_pstate.databits  ; 0                 ; 0                   ; 1                  ; 0                  ; 0                ; 1              ;
; tx_pstate.paritybit ; 0                 ; 1                   ; 0                  ; 0                  ; 0                ; 1              ;
; tx_pstate.stopbit   ; 1                 ; 0                   ; 0                  ; 0                  ; 0                ; 1              ;
+---------------------+-------------------+---------------------+--------------------+--------------------+------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                     ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
; masterCTRL:controlador|data_bus_out[0]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[10]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[11]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[12]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[13]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[14]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[15]             ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[1]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[2]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[3]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[4]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[5]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[6]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[7]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[8]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|data_bus_out[9]              ; masterCTRL:controlador|data_bus_out     ; yes                    ;
; masterCTRL:controlador|enable_data_out              ; masterCTRL:controlador|RegState.ReadReg ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                                         ;                        ;
+-----------------------------------------------------+-----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; adc_serial_control:adc128s022|r_adc_ch[2]          ; Stuck at GND due to stuck port data_in ;
; adc_serial_control:adc128s022|o_adc_ch[2]          ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[4][15]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[4][14]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[4][13]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[4][12]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[5][15]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[5][14]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[5][13]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[5][12]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[6][15]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[6][14]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[6][13]     ; Stuck at GND due to stuck port data_in ;
; masterCTRL:controlador|RW_REGISTER_BANK[6][12]     ; Stuck at GND due to stuck port data_in ;
; UART:uart|uart_rxd_shreg[3]                        ; Stuck at VCC due to stuck port data_in ;
; UART:uart|uart_rxd_shreg[0..2]                     ; Lost fanout                            ;
; UART:uart|uart_rxd_debounced                       ; Stuck at VCC due to stuck port data_in ;
; uart_clk_en                                        ; Merged with UART:uart|uart_clk_en      ;
; uart_clk_cnt[4]                                    ; Merged with UART:uart|uart_clk_cnt[4]  ;
; uart_clk_cnt[3]                                    ; Merged with UART:uart|uart_clk_cnt[3]  ;
; uart_clk_cnt[2]                                    ; Merged with UART:uart|uart_clk_cnt[2]  ;
; uart_clk_cnt[1]                                    ; Merged with UART:uart|uart_clk_cnt[1]  ;
; uart_clk_cnt[0]                                    ; Merged with UART:uart|uart_clk_cnt[0]  ;
; adc_data_ch0_s[13..31]                             ; Merged with adc_data_ch0_s[12]         ;
; adc_data_ch1_s[12..31]                             ; Merged with adc_data_ch0_s[12]         ;
; adc_data_ch2_s[12..31]                             ; Merged with adc_data_ch0_s[12]         ;
; adc_data_ch0_s[12]                                 ; Stuck at GND due to stuck port data_in ;
; gpio_CTRL:gpio_controlador|RegState.WaitingProcess ; Lost fanout                            ;
; masterCTRL:controlador|RegState.WaitingProcess     ; Stuck at GND due to stuck port data_in ;
; UART:uart|UART_RX:uart_rx_i|rx_clk_en              ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_bit_count[0..2]     ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_clk_en                        ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_bit_count[0..2]               ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_ticks[0..3]         ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_ticks[0..3]                   ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_pstate.idle         ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_pstate.startbit     ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_pstate.databits     ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_pstate.paritybit    ; Lost fanout                            ;
; UART:uart|UART_RX:uart_rx_i|rx_pstate.stopbit      ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.idle                   ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.txsync                 ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.startbit               ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.databits               ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.paritybit              ; Lost fanout                            ;
; UART_TX:uart_tx_i|tx_pstate.stopbit                ; Lost fanout                            ;
; UART:uart|UART_TX:uart_tx_i|tx_pstate.paritybit    ; Stuck at GND due to stuck port data_in ;
; UART_RX:uart_rx_i|rx_pstate.paritybit              ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 116            ;                                        ;
+----------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; UART:uart|uart_rxd_shreg[3]                 ; Stuck at VCC              ; UART:uart|uart_rxd_shreg[0], UART:uart|uart_rxd_shreg[1],                         ;
;                                             ; due to stuck port data_in ; UART:uart|uart_rxd_shreg[2], UART:uart|uart_rxd_debounced,                        ;
;                                             ;                           ; UART:uart|UART_RX:uart_rx_i|rx_clk_en, UART:uart|UART_RX:uart_rx_i|rx_ticks[0],   ;
;                                             ;                           ; UART:uart|UART_RX:uart_rx_i|rx_ticks[1], UART:uart|UART_RX:uart_rx_i|rx_ticks[2], ;
;                                             ;                           ; UART:uart|UART_RX:uart_rx_i|rx_ticks[3],                                          ;
;                                             ;                           ; UART:uart|UART_RX:uart_rx_i|rx_pstate.idle                                        ;
; UART_TX:uart_tx_i|tx_clk_en                 ; Lost Fanouts              ; UART_TX:uart_tx_i|tx_ticks[0], UART_TX:uart_tx_i|tx_ticks[1],                     ;
;                                             ;                           ; UART_TX:uart_tx_i|tx_ticks[2], UART_TX:uart_tx_i|tx_ticks[3],                     ;
;                                             ;                           ; UART_TX:uart_tx_i|tx_pstate.idle                                                  ;
; UART_TX:uart_tx_i|tx_bit_count[2]           ; Lost Fanouts              ; UART_TX:uart_tx_i|tx_bit_count[1], UART_TX:uart_tx_i|tx_bit_count[0],             ;
;                                             ;                           ; UART_TX:uart_tx_i|tx_pstate.databits                                              ;
; adc_serial_control:adc128s022|r_adc_ch[2]   ; Stuck at GND              ; adc_serial_control:adc128s022|o_adc_ch[2], adc_data_ch0_s[12]                     ;
;                                             ; due to stuck port data_in ;                                                                                   ;
; UART:uart|UART_RX:uart_rx_i|rx_bit_count[0] ; Lost Fanouts              ; UART:uart|UART_RX:uart_rx_i|rx_pstate.databits                                    ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3121  ;
; Number of registers using Synchronous Clear  ; 207   ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 1193  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1449  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; gpio_CTRL:gpio_controlador|reg_led[0]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[1]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[2]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[3]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[4]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[5]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[6]                                                                                                                                                                                                                                                                                           ; 1       ;
; gpio_CTRL:gpio_controlador|reg_led[7]                                                                                                                                                                                                                                                                                           ; 1       ;
; adc_serial_control:adc128s022|o_sclk                                                                                                                                                                                                                                                                                            ; 2       ;
; adc_serial_control:adc128s022|o_ss                                                                                                                                                                                                                                                                                              ; 1       ;
; adc_serial_control:adc128s022|o_mosi                                                                                                                                                                                                                                                                                            ; 2       ;
; protocolo:protocolo_rx|data_out[0]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[3]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[4]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[5]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[6]                                                                                                                                                                                                                                                                                              ; 2       ;
; protocolo:protocolo_rx|data_out[7]                                                                                                                                                                                                                                                                                              ; 2       ;
; masterCTRL:controlador|r_read_data[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[10]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[11]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[12]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[13]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[14]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[15]                                                                                                                                                                                                                                                                                          ; 2       ;
; masterCTRL:controlador|r_read_data[1]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[2]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[3]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[4]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[5]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[6]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[7]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[8]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|r_read_data[9]                                                                                                                                                                                                                                                                                           ; 2       ;
; moving_average:channel_0|average[0]                                                                                                                                                                                                                                                                                             ; 1       ;
; moving_average:channel_1|average[0]                                                                                                                                                                                                                                                                                             ; 1       ;
; moving_average:channel_2|average[0]                                                                                                                                                                                                                                                                                             ; 1       ;
; moving_average:channel_0|average_s[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; moving_average:channel_1|average_s[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; moving_average:channel_2|average_s[0]                                                                                                                                                                                                                                                                                           ; 2       ;
; masterCTRL:controlador|reg_enable_test[0]                                                                                                                                                                                                                                                                                       ; 1       ;
; moving_average:channel_0|sum[0]                                                                                                                                                                                                                                                                                                 ; 5       ;
; moving_average:channel_0|sum[31]                                                                                                                                                                                                                                                                                                ; 85      ;
; moving_average:channel_0|count[31]                                                                                                                                                                                                                                                                                              ; 5       ;
; moving_average:channel_0|count[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; moving_average:channel_1|sum[0]                                                                                                                                                                                                                                                                                                 ; 5       ;
; moving_average:channel_1|sum[31]                                                                                                                                                                                                                                                                                                ; 89      ;
; moving_average:channel_1|count[31]                                                                                                                                                                                                                                                                                              ; 5       ;
; moving_average:channel_1|count[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; moving_average:channel_2|sum[0]                                                                                                                                                                                                                                                                                                 ; 5       ;
; moving_average:channel_2|sum[31]                                                                                                                                                                                                                                                                                                ; 85      ;
; moving_average:channel_2|count[31]                                                                                                                                                                                                                                                                                              ; 5       ;
; moving_average:channel_2|count[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topo|UART:uart|UART_TX:uart_tx_i|tx_data[4]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topo|UART_RX:uart_rx_i|rx_data[3]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topo|masterCTRL:controlador|timer_adc_cnt[18]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |topo|UART:uart|uart_clk_cnt[4]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topo|UART_TX:uart_tx_i|tx_ticks[3]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |topo|adc_serial_control:adc128s022|r_counter_clock[5] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_2|average_s[3]            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_1|average_s[8]            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_0|average_s[5]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |topo|protocolo:protocolo_rx|count_time_out[10]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topo|UART:uart|UART_RX:uart_rx_i|rx_bit_count[0]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topo|UART:uart|UART_TX:uart_tx_i|tx_bit_count[0]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topo|UART_RX:uart_rx_i|rx_bit_count[2]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |topo|UART_TX:uart_tx_i|tx_bit_count[0]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topo|UART:uart|UART_RX:uart_rx_i|rx_ticks[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topo|UART:uart|UART_TX:uart_tx_i|tx_ticks[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topo|UART_RX:uart_rx_i|rx_ticks[1]                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |topo|moving_average:channel_2|count[9]                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |topo|moving_average:channel_1|count[30]               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |topo|moving_average:channel_0|count[2]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topo|adc_serial_control:adc128s022|r_counter_data[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |topo|protocolo:protocolo_rx|chip_select[1]            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |topo|load_adc_ch0_s                                   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |topo|adc_data_ch1_s[9]                                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |topo|adc_data_ch2_s[0]                                ;
; 6:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |topo|adc_data_ch0_s[0]                                ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |topo|moving_average:channel_2|sum[20]                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_2|sum[7]                  ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |topo|moving_average:channel_1|sum[30]                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_1|sum[11]                 ;
; 5:1                ; 19 bits   ; 57 LEs        ; 19 LEs               ; 38 LEs                 ; Yes        ; |topo|moving_average:channel_0|sum[24]                 ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |topo|moving_average:channel_0|sum[10]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |topo|protocolo:protocolo_rx|rChipSelect[4]            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |topo|moving_average:channel_2|count[0]                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |topo|moving_average:channel_1|count[31]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |topo|moving_average:channel_0|count[0]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |topo|protocolo:protocolo_rx|data_out[7]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |topo|protocolo:protocolo_rx|data_out[1]               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |topo|masterCTRL:controlador|r_read_data[14]           ;
; 11:1               ; 12 bits   ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; Yes        ; |topo|masterCTRL:controlador|r_read_data[5]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topo|masterCTRL:controlador|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |topo|protocolo:protocolo_rx|state                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |topo|protocolo:protocolo_rx|count_rx_data             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |topo|masterCTRL:controlador|RegState                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |topo ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                           ;
; BAUD_RATE      ; 115200   ; Signed Integer                           ;
; PARITY_BIT     ; none     ; String                                   ;
; USE_DEBOUNCER  ; true     ; Enumerated                               ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TX:uart_tx_i ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; parity_bit     ; none  ; String                                ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:uart_rx_i ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; parity_bit     ; none  ; String                                ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; clk_freq       ; 50000000 ; Signed Integer             ;
; baud_rate      ; 115200   ; Signed Integer             ;
; parity_bit     ; none     ; String                     ;
; use_debouncer  ; true     ; Enumerated                 ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart|UART_TX:uart_tx_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; parity_bit     ; none  ; String                                          ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:uart|UART_RX:uart_rx_i ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; parity_bit     ; none  ; String                                          ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: protocolo:protocolo_rx ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clk_div        ; 100   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: masterCTRL:controlador ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clk_div        ; 100   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_serial_control:adc128s022 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; clk_div        ; 100   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:channel_0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; samples_count  ; 50    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:channel_1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; samples_count  ; 50    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moving_average:channel_2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; samples_count  ; 50    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TIMER:tic_1segundo ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                      ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_CTRL:gpio_controlador ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; clk_div        ; 100   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 146                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 146                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 463                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 146                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moving_average:channel_0|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moving_average:channel_1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: moving_average:channel_2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_r0p ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gpio_CTRL:gpio_controlador"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_bus_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable_data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TIMER:tic_1segundo"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; timer_1seg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:channel_2"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; average[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:channel_1"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; average[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moving_average:channel_0"                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; average[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "masterCTRL:controlador"                                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_enb_data_in[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_data_ch3          ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_data_ch4          ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_data_ch5          ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_data_ch6          ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_data_ch7          ; Input  ; Info     ; Stuck at GND                                                                        ;
; busy                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "protocolo:protocolo_rx"                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; fpga_busy_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chip_select[15..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:uart"                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rxd    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_vld    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_RX:uart_rx_i"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_TX:uart_tx_i"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_clk_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uart_txd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 146                 ; 146              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 926                         ;
;     CLR               ; 124                         ;
;     CLR SCLR          ; 39                          ;
;     ENA               ; 339                         ;
;     ENA CLR           ; 281                         ;
;     ENA SCLR          ; 71                          ;
;     SCLR              ; 49                          ;
;     SLD               ; 2                           ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 3077                        ;
;     arith             ; 880                         ;
;         2 data inputs ; 301                         ;
;         3 data inputs ; 579                         ;
;     normal            ; 2197                        ;
;         0 data inputs ; 81                          ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 840                         ;
;         3 data inputs ; 279                         ;
;         4 data inputs ; 931                         ;
;                       ;                             ;
; Max LUT depth         ; 88.60                       ;
; Average LUT depth     ; 46.94                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                              ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; CLK                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                              ; N/A     ;
; RST                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST                                              ; N/A     ;
; RST                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST                                              ; N/A     ;
; UART:uart|BUSY                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|tx_busy~2_wirecell   ; N/A     ;
; UART:uart|BUSY                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|tx_busy~2_wirecell   ; N/A     ;
; UART:uart|DATA_IN[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[0]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[0]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[1]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[1]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[2]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[2]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[3]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[3]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[4]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[4]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[5]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[5]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[6]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[6]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[7]~_wirecell     ; N/A     ;
; UART:uart|DATA_IN[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_out[7]~_wirecell     ; N/A     ;
; UART:uart|DATA_SEND                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_en_out               ; N/A     ;
; UART:uart|DATA_SEND                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_en_out               ; N/A     ;
; UART:uart|UART_TXD                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|UART_TXD             ; N/A     ;
; UART:uart|UART_TXD                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|UART_TXD             ; N/A     ;
; UART_RX:uart_rx_i|RST                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST~_wirecell                                    ; N/A     ;
; UART_RX:uart_rx_i|RST                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RST~_wirecell                                    ; N/A     ;
; UART_RX:uart_rx_i|UART_RXD                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rxd_debounced                               ; N/A     ;
; UART_RX:uart_rx_i|UART_RXD                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rxd_debounced                               ; N/A     ;
; UART_TXD                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|UART_TXD             ; N/A     ;
; UART_TXD                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART:uart|UART_TX:uart_tx_i|UART_TXD             ; N/A     ;
; masterCTRL:controlador|RegState.DecodeAddress ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.DecodeAddress    ; N/A     ;
; masterCTRL:controlador|RegState.DecodeAddress ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.DecodeAddress    ; N/A     ;
; masterCTRL:controlador|RegState.DecodeCommand ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.DecodeCommand    ; N/A     ;
; masterCTRL:controlador|RegState.DecodeCommand ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.DecodeCommand    ; N/A     ;
; masterCTRL:controlador|RegState.EndProcess    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.EndProcess       ; N/A     ;
; masterCTRL:controlador|RegState.EndProcess    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.EndProcess       ; N/A     ;
; masterCTRL:controlador|RegState.Idle          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.Idle~_wirecell   ; N/A     ;
; masterCTRL:controlador|RegState.Idle          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.Idle~_wirecell   ; N/A     ;
; masterCTRL:controlador|RegState.ReadReg       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.ReadReg          ; N/A     ;
; masterCTRL:controlador|RegState.ReadReg       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.ReadReg          ; N/A     ;
; masterCTRL:controlador|RegState.TXData        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.TXData           ; N/A     ;
; masterCTRL:controlador|RegState.TXData        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.TXData           ; N/A     ;
; masterCTRL:controlador|RegState.WriteReg      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.WriteReg         ; N/A     ;
; masterCTRL:controlador|RegState.WriteReg      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.WriteReg         ; N/A     ;
; masterCTRL:controlador|data_bus_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[0]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[0]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[10]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[10]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[11]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[11]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[12]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[12]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[13]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[13]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[14]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[14]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[15]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[15]          ; N/A     ;
; masterCTRL:controlador|data_bus_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[1]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[1]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[2]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[2]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[3]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[3]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[4]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[4]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[5]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[5]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[6]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[6]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[7]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[7]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[8]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[8]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[9]           ; N/A     ;
; masterCTRL:controlador|data_bus_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|data_bus_out[9]           ; N/A     ;
; masterCTRL:controlador|enable_data_out        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|enable_data_out           ; N/A     ;
; masterCTRL:controlador|enable_data_out        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|enable_data_out           ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[0]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[0]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[10]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[10]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[11]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[11]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[12]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[12]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[13]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[13]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[14]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[14]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[15]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[15]      ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[1]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[1]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[2]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[2]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[3]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[3]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[4]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[4]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[5]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[5]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[6]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[6]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[7]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[7]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[8]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[8]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[9]       ; N/A     ;
; masterCTRL:controlador|r_address_bus_in[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_address_bus_in[9]       ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[0]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[0]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[10]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[10]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[11]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[11]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[12]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[12]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[13]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[13]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[14]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[14]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[15]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[15]         ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[1]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[1]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[2]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[2]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[3]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[3]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[4]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[4]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[5]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[5]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[6]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[6]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[7]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[7]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[8]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[8]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[9]          ; N/A     ;
; masterCTRL:controlador|r_data_bus_in[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_data_bus_in[9]          ; N/A     ;
; masterCTRL:controlador|r_read_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[0]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[0]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[10]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[10]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[11]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[11]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[12]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[12]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[13]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[13]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[14]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[14]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[15]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[15]~_wirecell ; N/A     ;
; masterCTRL:controlador|r_read_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[1]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[1]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[2]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[2]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[3]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[3]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[4]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[4]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[5]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[5]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[6]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[6]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[7]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[7]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[8]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[8]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[9]~_wirecell  ; N/A     ;
; masterCTRL:controlador|r_read_data[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|r_read_data[9]~_wirecell  ; N/A     ;
; masterCTRL:controlador|read_data_ram          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.ReadReg          ; N/A     ;
; masterCTRL:controlador|read_data_ram          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; masterCTRL:controlador|RegState.ReadReg          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[0]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[0]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[10]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[10]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[11]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[11]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[12]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[12]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[13]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[13]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[14]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[14]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[15]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[15]          ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[1]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[1]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[2]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[2]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[3]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[3]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[4]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[4]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[5]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[5]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[6]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[6]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[7]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[7]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[8]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[8]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[9]           ; N/A     ;
; protocolo:protocolo_rx|data_bus_out[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|data_bus_out[9]           ; N/A     ;
; protocolo:protocolo_rx|data_en_in             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|DATA_VLD                       ; N/A     ;
; protocolo:protocolo_rx|data_en_in             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|DATA_VLD                       ; N/A     ;
; protocolo:protocolo_rx|data_in[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[0]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[0]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[1]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[1]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[2]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[2]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[3]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[3]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[4]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[4]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[5]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[5]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[6]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[6]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[7]                     ; N/A     ;
; protocolo:protocolo_rx|data_in[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RX:uart_rx_i|rx_data[7]                     ; N/A     ;
; protocolo:protocolo_rx|enable_out             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|strobe[1]                 ; N/A     ;
; protocolo:protocolo_rx|enable_out             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|strobe[1]                 ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[0]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[0]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[10]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[10]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[11]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[11]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[12]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[12]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[13]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[13]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[14]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[14]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[15]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[15]              ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[1]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[1]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[2]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[2]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[3]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[3]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[4]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[4]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[5]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[5]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[6]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[6]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[7]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[7]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[8]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[8]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[9]               ; N/A     ;
; protocolo:protocolo_rx|rADDRESS[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rADDRESS[9]               ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[0]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[0]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[10]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[10]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[11]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[11]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[12]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[12]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[13]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[13]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[14]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[14]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[15]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[15]           ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[1]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[1]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[2]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[2]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[3]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[3]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[4]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[4]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[5]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[5]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[6]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[6]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[7]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[7]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[8]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[8]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[9]            ; N/A     ;
; protocolo:protocolo_rx|rChipSelect[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; protocolo:protocolo_rx|rChipSelect[9]            ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Jun 15 13:05:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd
    Info (12022): Found design unit 1: gpio_CTRL-rtl File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 32
    Info (12023): Found entity 1: gpio_CTRL File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd
    Info (12022): Found design unit 1: protocolo-rtl File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 59
    Info (12023): Found entity 1: protocolo File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd
    Info (12022): Found design unit 1: moving_average-rtl File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 18
    Info (12023): Found entity 1: moving_average File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-FULL File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd Line: 31
    Info (12023): Found entity 1: UART_TX File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-FULL File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd Line: 31
    Info (12023): Found entity 1: UART_RX File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd
    Info (12022): Found design unit 1: UART_PARITY-FULL File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd Line: 25
    Info (12023): Found entity 1: UART_PARITY File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_parity.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd
    Info (12022): Found design unit 1: UART-FULL File: /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd Line: 42
    Info (12023): Found entity 1: UART File: /home/elder/ControleBluetooth_FPGA/vhdl/uart.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd
    Info (12022): Found design unit 1: TIMER-FULL File: /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd Line: 33
    Info (12023): Found entity 1: TIMER File: /home/elder/ControleBluetooth_FPGA/vhdl/timer.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd
    Info (12022): Found design unit 1: masterCTRL-rtl File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 46
    Info (12023): Found entity 1: masterCTRL File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd
    Info (12022): Found design unit 1: topo-full File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 45
    Info (12023): Found entity 1: topo File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd
    Info (12022): Found design unit 1: adc_serial_control-rtl File: /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd Line: 24
    Info (12023): Found entity 1: adc_serial_control File: /home/elder/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd Line: 6
Info (12127): Elaborating entity "topo" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(70): object "FRAME_ERROR" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(78): object "adc_dataout_ch0_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(79): object "adc_dataout_ch1_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 79
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(80): object "adc_dataout_ch2_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 80
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(83): object "timer_1seg_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(84): object "Busy_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(109): object "showFPGA_Status" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at topo.vhd(134): object "tx_busy" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 134
Warning (10540): VHDL Signal Declaration warning at topo.vhd(136): used explicit default value for signal "rx_uart" because signal was never assigned a value File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 136
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TX:uart_tx_i" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 214
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:uart_rx_i" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 236
Warning (10036): Verilog HDL or VHDL warning at uart_rx.vhd(41): object "rx_parity_check_en" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_rx.vhd Line: 41
Info (12128): Elaborating entity "UART" for hierarchy "UART:uart" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 253
Info (12128): Elaborating entity "protocolo" for hierarchy "protocolo:protocolo_rx" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 277
Warning (10541): VHDL Signal Declaration warning at protocolo.vhd(19): used implicit default value for signal "fpga_busy_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(75): object "reg_data_in" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(78): object "rdata_en_in" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 78
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(84): object "rSTART" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(85): object "rSTOP" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(107): object "tx_data_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at protocolo.vhd(108): object "tx_data_enable_s" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/protocolo.vhd Line: 108
Info (12128): Elaborating entity "masterCTRL" for hierarchy "masterCTRL:controlador" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 323
Warning (10036): Verilog HDL or VHDL warning at masterCTRL.vhd(73): object "r_chip_select" assigned a value but never read File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 73
Warning (10631): VHDL Process Statement warning at masterCTRL.vhd(234): inferring latch(es) for signal or variable "busy", which holds its previous value in one or more paths through the process File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 234
Warning (10492): VHDL Process Statement warning at masterCTRL.vhd(420): signal "r_read_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 420
Warning (10631): VHDL Process Statement warning at masterCTRL.vhd(409): inferring latch(es) for signal or variable "data_bus_out", which holds its previous value in one or more paths through the process File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Warning (10631): VHDL Process Statement warning at masterCTRL.vhd(409): inferring latch(es) for signal or variable "enable_data_out", which holds its previous value in one or more paths through the process File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "enable_data_out" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[0]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[1]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[2]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[3]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[4]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[5]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[6]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[7]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[8]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[9]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[10]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[11]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[12]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[13]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[14]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "data_bus_out[15]" at masterCTRL.vhd(409) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
Info (10041): Inferred latch for "busy" at masterCTRL.vhd(234) File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 234
Info (12128): Elaborating entity "adc_serial_control" for hierarchy "adc_serial_control:adc128s022" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 374
Info (12128): Elaborating entity "moving_average" for hierarchy "moving_average:channel_0" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 399
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:tic_1segundo" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 455
Info (12128): Elaborating entity "gpio_CTRL" for hierarchy "gpio_CTRL:gpio_controlador" File: /home/elder/ControleBluetooth_FPGA/vhdl/topo.vhd Line: 524
Warning (10541): VHDL Signal Declaration warning at gpio_CTRL.vhd(28): used implicit default value for signal "busy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 28
Warning (10492): VHDL Process Statement warning at gpio_CTRL.vhd(211): signal "r_read_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 211
Warning (10631): VHDL Process Statement warning at gpio_CTRL.vhd(200): inferring latch(es) for signal or variable "data_bus_out", which holds its previous value in one or more paths through the process File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Warning (10631): VHDL Process Statement warning at gpio_CTRL.vhd(200): inferring latch(es) for signal or variable "enable_data_out", which holds its previous value in one or more paths through the process File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Warning (10873): Using initial value X (don't care) for net "RW_REGISTER_BANK[4..6]" at gpio_CTRL.vhd(74) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 74
Info (10041): Inferred latch for "enable_data_out" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[0]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[1]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[2]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[3]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[4]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[5]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[6]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[7]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[8]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[9]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[10]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[11]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[12]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[13]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[14]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (10041): Inferred latch for "data_bus_out[15]" at gpio_CTRL.vhd(200) File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0924.tdf
    Info (12023): Found entity 1: altsyncram_0924 File: /home/elder/ControleBluetooth_FPGA/quartus/db/altsyncram_0924.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: /home/elder/ControleBluetooth_FPGA/quartus/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/elder/ControleBluetooth_FPGA/quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf
    Info (12023): Found entity 1: cntr_7ii File: /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_7ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ugc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf
    Info (12023): Found entity 1: cntr_tgi File: /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_tgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/elder/ControleBluetooth_FPGA/quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/elder/ControleBluetooth_FPGA/quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.15.13:06:04 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/elder/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "UART:uart|UART_TX:uart_tx_i|tx_parity_bit" feeding internal logic into a wire File: /home/elder/ControleBluetooth_FPGA/vhdl/uart_tx.vhd Line: 40
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moving_average:channel_0|Div0" File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moving_average:channel_1|Div0" File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "moving_average:channel_2|Div0" File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 52
Info (12130): Elaborated megafunction instantiation "moving_average:channel_0|lpm_divide:Div0" File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 52
Info (12133): Instantiated megafunction "moving_average:channel_0|lpm_divide:Div0" with the following parameter: File: /home/elder/ControleBluetooth_FPGA/vhdl/moving_average.vhd Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf
    Info (12023): Found entity 1: lpm_divide_r0p File: /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_divide_r0p.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf
    Info (12023): Found entity 1: abs_divider_mbg File: /home/elder/ControleBluetooth_FPGA/quartus/db/abs_divider_mbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: /home/elder/ControleBluetooth_FPGA/quartus/db/alt_u_div_a7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/elder/ControleBluetooth_FPGA/quartus/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf
    Info (12023): Found entity 1: lpm_abs_4v9 File: /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_4v9.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/elder/ControleBluetooth_FPGA/quartus/db/lpm_abs_i0a.tdf Line: 24
Info (13014): Ignored 93 buffer(s)
    Info (13016): Ignored 93 CARRY_SUM buffer(s)
Warning (13012): Latch masterCTRL:controlador|data_bus_out[0] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[10] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[11] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[12] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[13] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[14] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[15] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[1] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[2] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[3] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[4] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[5] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[6] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[7] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[8] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Warning (13012): Latch masterCTRL:controlador|data_bus_out[9] has unsafe behavior File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 409
    Warning (13013): Ports D and ENA on the latch are fed by the same signal masterCTRL:controlador|RegState.TXData File: /home/elder/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd Line: 103
Info (13000): Registers with preset signals will power-up high File: /home/elder/ControleBluetooth_FPGA/vhdl/gpio_CTRL.vhd Line: 268
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 31 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 325 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6143 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 5976 logic cells
    Info (21064): Implemented 146 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 1107 megabytes
    Info: Processing ended: Fri Jun 15 13:06:18 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:46


