Version 3.2 HI-TECH Software Intermediate Code
[v F7036 `(v ~T0 @X0 0 tf ]
[v F7038 `(v ~T0 @X0 0 tf ]
"8 Library/I2C.c
[c E6880 0 1 2 3 4 5 6 7 8 9 10 11 16 32 48 64 80 96 112 128 144 160 176 .. ]
[n E6880 . eI2C_Idle eI2C_WriteStart eI2C_WriteWaitClearFlag eI2C_WriteAddress eI2C_WriteCheckAddressACK eI2C_WriteAddrClearFlag eI2C_WriteRestart eI2C_WriteData eI2C_WriteDataCheckACK eI2C_WriteDataClearFlag eI2C_WriteStop eI2C_WriteStopClearFlag eI2C_ReadStart eI2C_ReadRestart eI2C_ReadWaitClearFlag eI2C_ReadAddress eI2C_ReadCheckAddressACK eI2C_ReadAddrClearFlag eI2C_ReadData eI2C_ReadDataCheckACK eI2C_ReadDataClearFlag eI2C_ReadStop eI2C_ReadStopClearFlag  ]
"58 Library/I2C.h
[s S641 `uc 1 `*uc 1 `uc 1 `uc 1 `E6880 1 ]
[n S641 I2CT mAddress mData mIndex mCount mState ]
[v F6912 `*S641 ~T0 @X0 1 t ]
[v F7040 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v F7043 `(uc ~T0 @X0 0 tf1`C*S641 ]
"193 Library/I2C.c
[c E6967 0 1 .. ]
[n E6967 . eI2C_Ch1 eI2C_Ch2  ]
[c E6963 1 0 .. ]
[n E6963 . eI2C_HighSpeed eI2C_LowSpeed  ]
[c E6971 15 14 8 9 7 6 .. ]
[n E6971 . eI2C_Slave10bitISR eI2C_Slave7bitISR eI2C_Master eI2C_MasterClk eI2C_Slave10bit eI2C_Slave7bit  ]
"434 Library/Types.h
[s S627 :4 `uc 1 :4 `uc 1 ]
[n S627 . mBit0_3 mBit4_7 ]
"439
[s S628 :1 `uc 1 :4 `uc 1 :3 `uc 1 ]
[n S628 . . mBit1_4 . ]
"445
[s S629 :2 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S629 . . mBit2_5 . ]
"451
[s S630 :3 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S630 . . mBit3_6 . ]
"459
[s S631 :3 `uc 1 :3 `uc 1 :2 `uc 1 ]
[n S631 . mBit0_2 mBit3_5 mBit6_7 ]
"465
[s S632 :1 `uc 1 :3 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S632 . . mBit1_3 mBit4_6 . ]
"472
[s S633 :2 `uc 1 :3 `uc 1 :3 `uc 1 ]
[n S633 . . mBit2_4 mBit5_7 ]
"480
[s S634 :2 `uc 1 :2 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S634 . mBit0_1 mBit2_3 mBit4_5 . ]
"487
[s S635 :1 `uc 1 :2 `uc 1 :2 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S635 . . mBit1_2 mBit3_4 mBit5_6 . ]
"497
[s S636 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S636 . mBit0 mBit1 mBit2 mBit3 mBit4 mBit5 mBit6 mBit7 ]
"429
[u S626 `uc 1 `S627 1 `S628 1 `S629 1 `S630 1 `S631 1 `S632 1 `S633 1 `S634 1 `S635 1 `S636 1 ]
[n S626 . mBits . . . . . . . . . . ]
"426
[s S623 `S626 1 ]
[n S623 Byte . ]
"12610 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic18f67j50.h
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"12372
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"12018
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@4037 ]
"515 Library/Types.h
[s S638 `S623 1 `S623 1 ]
[n S638 . LS_Byte MS_Byte ]
"520
[s S639 `uc 1 `uc 1 ]
[n S639 . L H ]
"512
[u S637 `us 1 `S638 1 `S639 1 ]
[n S637 . mBits . . ]
"509
[s S624 `S637 1 ]
[n S624 Word . ]
"533
[u S625 `us 1 `S624 1 ]
[n S625 PortProperty mWord mType ]
"99 Library/Port.h
[s S640 `*S625 1 `*S623 1 `*S623 1 `*S623 1 `S624 1 ]
[n S640 Port mProperties mDirection mOutput mInput mType ]
[v F6742 `*S640 ~T0 @X0 1 t ]
"206 Library/I2C.c
[c E6750 0 1 2 3 4 5 6 7 .. ]
[n E6750 . eP0 eP1 eP2 eP3 eP4 eP5 eP6 eP7  ]
[c E6795 0 1 2 3 .. ]
[n E6795 . eTypeInput eTypeOutputOpenDrain eTypeOutputOpenSource eTypeOutputPushPull  ]
[c E6475 0 1 2 3 4 5 .. ]
[n E6475 . ePinErrorNone ePinErrorCannotDriveHigh ePinErrorCannotDriveLow ePinErrorCannotDrive ePinErrorPinInput ePinErrorState  ]
"121 Library/Port.h
[v _Port_SetPinType `(E6475 ~T0 @X0 0 ef3`C*S640`E6750`E6795 ]
"25
[v _PortC `S640 ~T0 @X0 0 e ]
"3145 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic18f67j50.h
[v _SSP2STAT `Vuc ~T0 @X0 0 e@3949 ]
"3025
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@3948 ]
"2847
[v _SSP2CON2 `Vuc ~T0 @X0 0 e@3947 ]
"25 Library/Port.h
[v _PortD `S640 ~T0 @X0 0 e ]
"559 Library/Types.h
[v _Byte_SetBit `(v ~T0 @X0 0 ef3`*S623`uc`uc ]
"568
[v _Byte_SetQuad `(v ~T0 @X0 0 ef3`*S623`uc`uc ]
"571
[v _Byte_SetByte `(v ~T0 @X0 0 ef2`*S623`uc ]
"13208 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic18f67j50.h
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"8511
[s S319 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S319 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE PMPIE ]
"8521
[s S320 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S320 . . SSPIE TXIE RCIE ]
"8527
[s S321 :7 `uc 1 :1 `uc 1 ]
[n S321 . . PSPIE ]
"8510
[u S318 `S319 1 `S320 1 `S321 1 ]
[n S318 . . . . ]
"8532
[v _PIE1bits `VS318 ~T0 @X0 0 e@3997 ]
"8603
[s S323 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S323 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF PMPIF ]
"8613
[s S324 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S324 . . SSPIF TXIF RCIF ]
"8619
[s S325 :7 `uc 1 :1 `uc 1 ]
[n S325 . . PSPIF ]
"8602
[u S322 `S323 1 `S324 1 `S325 1 ]
[n S322 . . . . ]
"8624
[v _PIR1bits `VS322 ~T0 @X0 0 e@3998 ]
"9027
[s S343 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S343 . CCP3IE CCP4IE CCP5IE TMR4IE TX2IE RC2IE BCL2IE SSP2IE ]
"9037
[s S344 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S344 . RXB0IE RXB1IE TXB0IE TXB1IE TXB2IE ]
"9044
[s S345 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S345 . . RXBNIE . TXBNIE ]
"9026
[u S342 `S343 1 `S344 1 `S345 1 ]
[n S342 . . . . ]
"9051
[v _PIE3bits `VS342 ~T0 @X0 0 e@4003 ]
"9137
[s S347 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . CCP3IF CCP4IF CCP5IF TMR4IF TX2IF RC2IF BCL2IF SSP2IF ]
"9147
[s S348 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S348 . . RXBNIF . TXBNIF ]
"9136
[u S346 `S347 1 `S348 1 ]
[n S346 . . . ]
"9154
[v _PIR3bits `VS346 ~T0 @X0 0 e@4004 ]
"12621
[s S479 :2 `uc 1 :1 `uc 1 ]
[n S479 . . R_NOT_W ]
"12625
[s S480 :5 `uc 1 :1 `uc 1 ]
[n S480 . . D_NOT_A ]
"12629
[s S481 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S481 . BF UA R_nW S P D_nA CKE SMP ]
"12639
[s S482 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S482 . . R_W . D_A ]
"12645
[s S483 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S483 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
"12652
[s S484 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S484 . . nW . nA ]
"12658
[s S485 :2 `uc 1 :1 `uc 1 ]
[n S485 . . NOT_WRITE ]
"12662
[s S486 :5 `uc 1 :1 `uc 1 ]
[n S486 . . NOT_ADDRESS ]
"12666
[s S487 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S487 . . nWRITE . nADDRESS ]
"12672
[s S488 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S488 . . READ_WRITE . DATA_ADDRESS ]
"12678
[s S489 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S489 . . R . D ]
"12684
[s S490 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S490 . BF1 UA1 RW START STOP DA CKE1 SMP1 ]
"12694
[s S491 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S491 . . RW1 START1 STOP1 DA1 ]
"12701
[s S492 :2 `uc 1 :1 `uc 1 ]
[n S492 . . NOT_W ]
"12705
[s S493 :5 `uc 1 :1 `uc 1 ]
[n S493 . . NOT_A ]
"12620
[u S478 `S479 1 `S480 1 `S481 1 `S482 1 `S483 1 `S484 1 `S485 1 `S486 1 `S487 1 `S488 1 `S489 1 `S490 1 `S491 1 `S492 1 `S493 1 ]
[n S478 . . . . . . . . . . . . . . . . ]
"12710
[v _SSP1STATbits `VS478 ~T0 @X0 0 e@4039 ]
[v F6990 `(v ~T0 @X0 0 tf ]
[v F6992 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v F7021 `(v ~T0 @X0 1 tf ]
"121 Library/I2C.h
[v _I2C1_ISR `TF7021 ~T0 @X0 0 e ]
[v F7023 `(v ~T0 @X0 1 tf ]
"122
[v _I2C2_ISR `TF7023 ~T0 @X0 0 e ]
[v F7000 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v F7008 `(v ~T0 @X0 0 tf ]
[v F7010 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v F7018 `(uc ~T0 @X0 0 tf1`C*S641 ]
"362 Library/I2C.c
[c E6905 0 1 .. ]
[n E6905 . eI2C_NACK eI2C_ACK  ]
"12029 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic18f67j50.h
[s S461 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S461 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"12039
[s S462 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S462 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"12047
[s S463 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S463 . SEN1 ADMSK11 ADMSK21 ADMSK31 ACKEN1 ACKDT1 ACKSTAT1 GCEN1 ]
"12057
[s S464 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S464 . . RSEN1 PEN1 RCEN1 ADMSK41 ADMSK51 ]
"12028
[u S460 `S461 1 `S462 1 `S463 1 `S464 1 ]
[n S460 . . . . . ]
"12066
[v _SSP1CON2bits `VS460 ~T0 @X0 0 e@4037 ]
"2853
[s S111 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S111 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"2863
[s S112 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S112 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"2871
[s S113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S113 . SEN2 ADMSK12 ADMSK22 ADMSK32 ACKEN2 ACKDT2 ACKSTAT2 GCEN2 ]
"2881
[s S114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S114 . . RSEN2 PEN2 RCEN2 ADMSK42 ADMSK52 ]
"2852
[u S110 `S111 1 `S112 1 `S113 1 `S114 1 ]
[n S110 . . . . . ]
"2890
[v _SSP2CON2bits `VS110 ~T0 @X0 0 e@3947 ]
"13492
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f67j50.h: 50: extern volatile unsigned short PMSTAT @ 0xF40;
"52 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic18f67j50.h
[; ;pic18f67j50.h: 52: asm("PMSTAT equ 0F40h");
[; <" PMSTAT equ 0F40h ;# ">
[; ;pic18f67j50.h: 57: extern volatile unsigned char PMSTATL @ 0xF40;
"59
[; ;pic18f67j50.h: 59: asm("PMSTATL equ 0F40h");
[; <" PMSTATL equ 0F40h ;# ">
[; ;pic18f67j50.h: 62: typedef union {
[; ;pic18f67j50.h: 63: struct {
[; ;pic18f67j50.h: 64: unsigned OB0E :1;
[; ;pic18f67j50.h: 65: unsigned OB1E :1;
[; ;pic18f67j50.h: 66: unsigned OB2E :1;
[; ;pic18f67j50.h: 67: unsigned OB3E :1;
[; ;pic18f67j50.h: 68: unsigned :2;
[; ;pic18f67j50.h: 69: unsigned OBUF :1;
[; ;pic18f67j50.h: 70: unsigned OBE :1;
[; ;pic18f67j50.h: 71: };
[; ;pic18f67j50.h: 72: } PMSTATLbits_t;
[; ;pic18f67j50.h: 73: extern volatile PMSTATLbits_t PMSTATLbits @ 0xF40;
[; ;pic18f67j50.h: 108: extern volatile unsigned char PMSTATH @ 0xF41;
"110
[; ;pic18f67j50.h: 110: asm("PMSTATH equ 0F41h");
[; <" PMSTATH equ 0F41h ;# ">
[; ;pic18f67j50.h: 113: typedef union {
[; ;pic18f67j50.h: 114: struct {
[; ;pic18f67j50.h: 115: unsigned IB0F :1;
[; ;pic18f67j50.h: 116: unsigned IB1F :1;
[; ;pic18f67j50.h: 117: unsigned IB2F :1;
[; ;pic18f67j50.h: 118: unsigned IB3F :1;
[; ;pic18f67j50.h: 119: unsigned :2;
[; ;pic18f67j50.h: 120: unsigned IBOV :1;
[; ;pic18f67j50.h: 121: unsigned IBF :1;
[; ;pic18f67j50.h: 122: };
[; ;pic18f67j50.h: 123: } PMSTATHbits_t;
[; ;pic18f67j50.h: 124: extern volatile PMSTATHbits_t PMSTATHbits @ 0xF41;
[; ;pic18f67j50.h: 159: extern volatile unsigned short PMEN @ 0xF42;
"161
[; ;pic18f67j50.h: 161: asm("PMEN equ 0F42h");
[; <" PMEN equ 0F42h ;# ">
[; ;pic18f67j50.h: 166: extern volatile unsigned char PMEL @ 0xF42;
"168
[; ;pic18f67j50.h: 168: asm("PMEL equ 0F42h");
[; <" PMEL equ 0F42h ;# ">
[; ;pic18f67j50.h: 171: typedef union {
[; ;pic18f67j50.h: 172: struct {
[; ;pic18f67j50.h: 173: unsigned PTENL :8;
[; ;pic18f67j50.h: 174: };
[; ;pic18f67j50.h: 175: struct {
[; ;pic18f67j50.h: 176: unsigned PTEN0 :1;
[; ;pic18f67j50.h: 177: unsigned PTEN1 :1;
[; ;pic18f67j50.h: 178: unsigned PTEN2 :1;
[; ;pic18f67j50.h: 179: unsigned PTEN3 :1;
[; ;pic18f67j50.h: 180: unsigned PTEN4 :1;
[; ;pic18f67j50.h: 181: unsigned PTEN5 :1;
[; ;pic18f67j50.h: 182: unsigned PTEN6 :1;
[; ;pic18f67j50.h: 183: unsigned PTEN7 :1;
[; ;pic18f67j50.h: 184: };
[; ;pic18f67j50.h: 185: } PMELbits_t;
[; ;pic18f67j50.h: 186: extern volatile PMELbits_t PMELbits @ 0xF42;
[; ;pic18f67j50.h: 236: extern volatile unsigned char PMEH @ 0xF43;
"238
[; ;pic18f67j50.h: 238: asm("PMEH equ 0F43h");
[; <" PMEH equ 0F43h ;# ">
[; ;pic18f67j50.h: 241: typedef union {
[; ;pic18f67j50.h: 242: struct {
[; ;pic18f67j50.h: 243: unsigned PTENH :8;
[; ;pic18f67j50.h: 244: };
[; ;pic18f67j50.h: 245: struct {
[; ;pic18f67j50.h: 246: unsigned PTEN8 :1;
[; ;pic18f67j50.h: 247: unsigned PTEN9 :1;
[; ;pic18f67j50.h: 248: unsigned PTEN10 :1;
[; ;pic18f67j50.h: 249: unsigned PTEN11 :1;
[; ;pic18f67j50.h: 250: unsigned PTEN12 :1;
[; ;pic18f67j50.h: 251: unsigned PTEN13 :1;
[; ;pic18f67j50.h: 252: unsigned PTEN14 :1;
[; ;pic18f67j50.h: 253: unsigned PTEN15 :1;
[; ;pic18f67j50.h: 254: };
[; ;pic18f67j50.h: 255: } PMEHbits_t;
[; ;pic18f67j50.h: 256: extern volatile PMEHbits_t PMEHbits @ 0xF43;
[; ;pic18f67j50.h: 306: extern volatile unsigned short PMDIN2 @ 0xF44;
"308
[; ;pic18f67j50.h: 308: asm("PMDIN2 equ 0F44h");
[; <" PMDIN2 equ 0F44h ;# ">
[; ;pic18f67j50.h: 313: extern volatile unsigned char PMDIN2L @ 0xF44;
"315
[; ;pic18f67j50.h: 315: asm("PMDIN2L equ 0F44h");
[; <" PMDIN2L equ 0F44h ;# ">
[; ;pic18f67j50.h: 320: extern volatile unsigned char PMDIN2H @ 0xF45;
"322
[; ;pic18f67j50.h: 322: asm("PMDIN2H equ 0F45h");
[; <" PMDIN2H equ 0F45h ;# ">
[; ;pic18f67j50.h: 327: extern volatile unsigned short PMDOUT2 @ 0xF46;
"329
[; ;pic18f67j50.h: 329: asm("PMDOUT2 equ 0F46h");
[; <" PMDOUT2 equ 0F46h ;# ">
[; ;pic18f67j50.h: 334: extern volatile unsigned char PMDOUT2L @ 0xF46;
"336
[; ;pic18f67j50.h: 336: asm("PMDOUT2L equ 0F46h");
[; <" PMDOUT2L equ 0F46h ;# ">
[; ;pic18f67j50.h: 341: extern volatile unsigned char PMDOUT2H @ 0xF47;
"343
[; ;pic18f67j50.h: 343: asm("PMDOUT2H equ 0F47h");
[; <" PMDOUT2H equ 0F47h ;# ">
[; ;pic18f67j50.h: 348: extern volatile unsigned short PMMODE @ 0xF48;
"350
[; ;pic18f67j50.h: 350: asm("PMMODE equ 0F48h");
[; <" PMMODE equ 0F48h ;# ">
[; ;pic18f67j50.h: 355: extern volatile unsigned char PMMODEL @ 0xF48;
"357
[; ;pic18f67j50.h: 357: asm("PMMODEL equ 0F48h");
[; <" PMMODEL equ 0F48h ;# ">
[; ;pic18f67j50.h: 360: typedef union {
[; ;pic18f67j50.h: 361: struct {
[; ;pic18f67j50.h: 362: unsigned WAITE :2;
[; ;pic18f67j50.h: 363: unsigned WAITM :4;
[; ;pic18f67j50.h: 364: unsigned WAITB :2;
[; ;pic18f67j50.h: 365: };
[; ;pic18f67j50.h: 366: struct {
[; ;pic18f67j50.h: 367: unsigned WAITE0 :1;
[; ;pic18f67j50.h: 368: unsigned WAITE1 :1;
[; ;pic18f67j50.h: 369: unsigned WAITM0 :1;
[; ;pic18f67j50.h: 370: unsigned WAITM1 :1;
[; ;pic18f67j50.h: 371: unsigned WAITM2 :1;
[; ;pic18f67j50.h: 372: unsigned WAITM3 :1;
[; ;pic18f67j50.h: 373: unsigned WAITB0 :1;
[; ;pic18f67j50.h: 374: unsigned WAITB1 :1;
[; ;pic18f67j50.h: 375: };
[; ;pic18f67j50.h: 376: } PMMODELbits_t;
[; ;pic18f67j50.h: 377: extern volatile PMMODELbits_t PMMODELbits @ 0xF48;
[; ;pic18f67j50.h: 437: extern volatile unsigned char PMMODEH @ 0xF49;
"439
[; ;pic18f67j50.h: 439: asm("PMMODEH equ 0F49h");
[; <" PMMODEH equ 0F49h ;# ">
[; ;pic18f67j50.h: 442: typedef union {
[; ;pic18f67j50.h: 443: struct {
[; ;pic18f67j50.h: 444: unsigned MODE :2;
[; ;pic18f67j50.h: 445: unsigned MODE16 :1;
[; ;pic18f67j50.h: 446: unsigned INCM :2;
[; ;pic18f67j50.h: 447: unsigned IRQM :2;
[; ;pic18f67j50.h: 448: unsigned BUSY :1;
[; ;pic18f67j50.h: 449: };
[; ;pic18f67j50.h: 450: struct {
[; ;pic18f67j50.h: 451: unsigned MODE0 :1;
[; ;pic18f67j50.h: 452: unsigned MODE1 :1;
[; ;pic18f67j50.h: 453: unsigned :1;
[; ;pic18f67j50.h: 454: unsigned INCM0 :1;
[; ;pic18f67j50.h: 455: unsigned INCM1 :1;
[; ;pic18f67j50.h: 456: unsigned IRQM0 :1;
[; ;pic18f67j50.h: 457: unsigned IRQM1 :1;
[; ;pic18f67j50.h: 458: };
[; ;pic18f67j50.h: 459: } PMMODEHbits_t;
[; ;pic18f67j50.h: 460: extern volatile PMMODEHbits_t PMMODEHbits @ 0xF49;
[; ;pic18f67j50.h: 520: extern volatile unsigned short PMCON @ 0xF4A;
"522
[; ;pic18f67j50.h: 522: asm("PMCON equ 0F4Ah");
[; <" PMCON equ 0F4Ah ;# ">
[; ;pic18f67j50.h: 527: extern volatile unsigned char PMCONL @ 0xF4A;
"529
[; ;pic18f67j50.h: 529: asm("PMCONL equ 0F4Ah");
[; <" PMCONL equ 0F4Ah ;# ">
[; ;pic18f67j50.h: 532: typedef union {
[; ;pic18f67j50.h: 533: struct {
[; ;pic18f67j50.h: 534: unsigned RDSP :1;
[; ;pic18f67j50.h: 535: unsigned WRSP :1;
[; ;pic18f67j50.h: 536: unsigned BEP :1;
[; ;pic18f67j50.h: 537: unsigned CS1P :1;
[; ;pic18f67j50.h: 538: unsigned CS2P :1;
[; ;pic18f67j50.h: 539: unsigned ALP :1;
[; ;pic18f67j50.h: 540: unsigned CSF0 :1;
[; ;pic18f67j50.h: 541: unsigned CSF1 :1;
[; ;pic18f67j50.h: 542: };
[; ;pic18f67j50.h: 543: } PMCONLbits_t;
[; ;pic18f67j50.h: 544: extern volatile PMCONLbits_t PMCONLbits @ 0xF4A;
[; ;pic18f67j50.h: 589: extern volatile unsigned char PMCONH @ 0xF4B;
"591
[; ;pic18f67j50.h: 591: asm("PMCONH equ 0F4Bh");
[; <" PMCONH equ 0F4Bh ;# ">
[; ;pic18f67j50.h: 594: typedef union {
[; ;pic18f67j50.h: 595: struct {
[; ;pic18f67j50.h: 596: unsigned PTRDEN :1;
[; ;pic18f67j50.h: 597: unsigned PTWREN :1;
[; ;pic18f67j50.h: 598: unsigned PTBEEN :1;
[; ;pic18f67j50.h: 599: unsigned ADRMUX0 :1;
[; ;pic18f67j50.h: 600: unsigned ADRMUX1 :1;
[; ;pic18f67j50.h: 601: unsigned PSIDL :1;
[; ;pic18f67j50.h: 602: unsigned :1;
[; ;pic18f67j50.h: 603: unsigned PMPEN :1;
[; ;pic18f67j50.h: 604: };
[; ;pic18f67j50.h: 605: } PMCONHbits_t;
[; ;pic18f67j50.h: 606: extern volatile PMCONHbits_t PMCONHbits @ 0xF4B;
[; ;pic18f67j50.h: 646: extern volatile unsigned char UEP0 @ 0xF4C;
"648
[; ;pic18f67j50.h: 648: asm("UEP0 equ 0F4Ch");
[; <" UEP0 equ 0F4Ch ;# ">
[; ;pic18f67j50.h: 651: typedef union {
[; ;pic18f67j50.h: 652: struct {
[; ;pic18f67j50.h: 653: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 654: unsigned EPINEN :1;
[; ;pic18f67j50.h: 655: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 656: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 657: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 658: };
[; ;pic18f67j50.h: 659: struct {
[; ;pic18f67j50.h: 660: unsigned EP0STALL :1;
[; ;pic18f67j50.h: 661: unsigned EP0INEN :1;
[; ;pic18f67j50.h: 662: unsigned EP0OUTEN :1;
[; ;pic18f67j50.h: 663: unsigned EP0CONDIS :1;
[; ;pic18f67j50.h: 664: unsigned EP0HSHK :1;
[; ;pic18f67j50.h: 665: };
[; ;pic18f67j50.h: 666: struct {
[; ;pic18f67j50.h: 667: unsigned EPSTALL0 :1;
[; ;pic18f67j50.h: 668: unsigned EPINEN0 :1;
[; ;pic18f67j50.h: 669: unsigned EPOUTEN0 :1;
[; ;pic18f67j50.h: 670: unsigned EPCONDIS0 :1;
[; ;pic18f67j50.h: 671: unsigned EPHSHK0 :1;
[; ;pic18f67j50.h: 672: };
[; ;pic18f67j50.h: 673: } UEP0bits_t;
[; ;pic18f67j50.h: 674: extern volatile UEP0bits_t UEP0bits @ 0xF4C;
[; ;pic18f67j50.h: 754: extern volatile unsigned char UEP1 @ 0xF4D;
"756
[; ;pic18f67j50.h: 756: asm("UEP1 equ 0F4Dh");
[; <" UEP1 equ 0F4Dh ;# ">
[; ;pic18f67j50.h: 759: typedef union {
[; ;pic18f67j50.h: 760: struct {
[; ;pic18f67j50.h: 761: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 762: unsigned EPINEN :1;
[; ;pic18f67j50.h: 763: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 764: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 765: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 766: };
[; ;pic18f67j50.h: 767: struct {
[; ;pic18f67j50.h: 768: unsigned EP1STALL :1;
[; ;pic18f67j50.h: 769: unsigned EP1INEN :1;
[; ;pic18f67j50.h: 770: unsigned EP1OUTEN :1;
[; ;pic18f67j50.h: 771: unsigned EP1CONDIS :1;
[; ;pic18f67j50.h: 772: unsigned EP1HSHK :1;
[; ;pic18f67j50.h: 773: };
[; ;pic18f67j50.h: 774: struct {
[; ;pic18f67j50.h: 775: unsigned EPSTALL1 :1;
[; ;pic18f67j50.h: 776: unsigned EPINEN1 :1;
[; ;pic18f67j50.h: 777: unsigned EPOUTEN1 :1;
[; ;pic18f67j50.h: 778: unsigned EPCONDIS1 :1;
[; ;pic18f67j50.h: 779: unsigned EPHSHK1 :1;
[; ;pic18f67j50.h: 780: };
[; ;pic18f67j50.h: 781: } UEP1bits_t;
[; ;pic18f67j50.h: 782: extern volatile UEP1bits_t UEP1bits @ 0xF4D;
[; ;pic18f67j50.h: 862: extern volatile unsigned char UEP2 @ 0xF4E;
"864
[; ;pic18f67j50.h: 864: asm("UEP2 equ 0F4Eh");
[; <" UEP2 equ 0F4Eh ;# ">
[; ;pic18f67j50.h: 867: typedef union {
[; ;pic18f67j50.h: 868: struct {
[; ;pic18f67j50.h: 869: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 870: unsigned EPINEN :1;
[; ;pic18f67j50.h: 871: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 872: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 873: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 874: };
[; ;pic18f67j50.h: 875: struct {
[; ;pic18f67j50.h: 876: unsigned EP2STALL :1;
[; ;pic18f67j50.h: 877: unsigned EP2INEN :1;
[; ;pic18f67j50.h: 878: unsigned EP2OUTEN :1;
[; ;pic18f67j50.h: 879: unsigned EP2CONDIS :1;
[; ;pic18f67j50.h: 880: unsigned EP2HSHK :1;
[; ;pic18f67j50.h: 881: };
[; ;pic18f67j50.h: 882: struct {
[; ;pic18f67j50.h: 883: unsigned EPSTALL2 :1;
[; ;pic18f67j50.h: 884: unsigned EPINEN2 :1;
[; ;pic18f67j50.h: 885: unsigned EPOUTEN2 :1;
[; ;pic18f67j50.h: 886: unsigned EPCONDIS2 :1;
[; ;pic18f67j50.h: 887: unsigned EPHSHK2 :1;
[; ;pic18f67j50.h: 888: };
[; ;pic18f67j50.h: 889: } UEP2bits_t;
[; ;pic18f67j50.h: 890: extern volatile UEP2bits_t UEP2bits @ 0xF4E;
[; ;pic18f67j50.h: 970: extern volatile unsigned char UEP3 @ 0xF4F;
"972
[; ;pic18f67j50.h: 972: asm("UEP3 equ 0F4Fh");
[; <" UEP3 equ 0F4Fh ;# ">
[; ;pic18f67j50.h: 975: typedef union {
[; ;pic18f67j50.h: 976: struct {
[; ;pic18f67j50.h: 977: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 978: unsigned EPINEN :1;
[; ;pic18f67j50.h: 979: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 980: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 981: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 982: };
[; ;pic18f67j50.h: 983: struct {
[; ;pic18f67j50.h: 984: unsigned EP3STALL :1;
[; ;pic18f67j50.h: 985: unsigned EP3INEN :1;
[; ;pic18f67j50.h: 986: unsigned EP3OUTEN :1;
[; ;pic18f67j50.h: 987: unsigned EP3CONDIS :1;
[; ;pic18f67j50.h: 988: unsigned EP3HSHK :1;
[; ;pic18f67j50.h: 989: };
[; ;pic18f67j50.h: 990: struct {
[; ;pic18f67j50.h: 991: unsigned EPSTALL3 :1;
[; ;pic18f67j50.h: 992: unsigned EPINEN3 :1;
[; ;pic18f67j50.h: 993: unsigned EPOUTEN3 :1;
[; ;pic18f67j50.h: 994: unsigned EPCONDIS3 :1;
[; ;pic18f67j50.h: 995: unsigned EPHSHK3 :1;
[; ;pic18f67j50.h: 996: };
[; ;pic18f67j50.h: 997: } UEP3bits_t;
[; ;pic18f67j50.h: 998: extern volatile UEP3bits_t UEP3bits @ 0xF4F;
[; ;pic18f67j50.h: 1078: extern volatile unsigned char UEP4 @ 0xF50;
"1080
[; ;pic18f67j50.h: 1080: asm("UEP4 equ 0F50h");
[; <" UEP4 equ 0F50h ;# ">
[; ;pic18f67j50.h: 1083: typedef union {
[; ;pic18f67j50.h: 1084: struct {
[; ;pic18f67j50.h: 1085: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1086: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1087: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1088: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1089: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1090: };
[; ;pic18f67j50.h: 1091: struct {
[; ;pic18f67j50.h: 1092: unsigned EP4STALL :1;
[; ;pic18f67j50.h: 1093: unsigned EP4INEN :1;
[; ;pic18f67j50.h: 1094: unsigned EP4OUTEN :1;
[; ;pic18f67j50.h: 1095: unsigned EP4CONDIS :1;
[; ;pic18f67j50.h: 1096: unsigned EP4HSHK :1;
[; ;pic18f67j50.h: 1097: };
[; ;pic18f67j50.h: 1098: struct {
[; ;pic18f67j50.h: 1099: unsigned EPSTALL4 :1;
[; ;pic18f67j50.h: 1100: unsigned EPINEN4 :1;
[; ;pic18f67j50.h: 1101: unsigned EPOUTEN4 :1;
[; ;pic18f67j50.h: 1102: unsigned EPCONDIS4 :1;
[; ;pic18f67j50.h: 1103: unsigned EPHSHK4 :1;
[; ;pic18f67j50.h: 1104: };
[; ;pic18f67j50.h: 1105: } UEP4bits_t;
[; ;pic18f67j50.h: 1106: extern volatile UEP4bits_t UEP4bits @ 0xF50;
[; ;pic18f67j50.h: 1186: extern volatile unsigned char UEP5 @ 0xF51;
"1188
[; ;pic18f67j50.h: 1188: asm("UEP5 equ 0F51h");
[; <" UEP5 equ 0F51h ;# ">
[; ;pic18f67j50.h: 1191: typedef union {
[; ;pic18f67j50.h: 1192: struct {
[; ;pic18f67j50.h: 1193: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1194: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1195: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1196: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1197: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1198: };
[; ;pic18f67j50.h: 1199: struct {
[; ;pic18f67j50.h: 1200: unsigned EP5STALL :1;
[; ;pic18f67j50.h: 1201: unsigned EP5INEN :1;
[; ;pic18f67j50.h: 1202: unsigned EP5OUTEN :1;
[; ;pic18f67j50.h: 1203: unsigned EP5CONDIS :1;
[; ;pic18f67j50.h: 1204: unsigned EP5HSHK :1;
[; ;pic18f67j50.h: 1205: };
[; ;pic18f67j50.h: 1206: struct {
[; ;pic18f67j50.h: 1207: unsigned EPSTALL5 :1;
[; ;pic18f67j50.h: 1208: unsigned EPINEN5 :1;
[; ;pic18f67j50.h: 1209: unsigned EPOUTEN5 :1;
[; ;pic18f67j50.h: 1210: unsigned EPCONDIS5 :1;
[; ;pic18f67j50.h: 1211: unsigned EPHSHK5 :1;
[; ;pic18f67j50.h: 1212: };
[; ;pic18f67j50.h: 1213: } UEP5bits_t;
[; ;pic18f67j50.h: 1214: extern volatile UEP5bits_t UEP5bits @ 0xF51;
[; ;pic18f67j50.h: 1294: extern volatile unsigned char UEP6 @ 0xF52;
"1296
[; ;pic18f67j50.h: 1296: asm("UEP6 equ 0F52h");
[; <" UEP6 equ 0F52h ;# ">
[; ;pic18f67j50.h: 1299: typedef union {
[; ;pic18f67j50.h: 1300: struct {
[; ;pic18f67j50.h: 1301: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1302: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1303: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1304: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1305: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1306: };
[; ;pic18f67j50.h: 1307: struct {
[; ;pic18f67j50.h: 1308: unsigned EP6STALL :1;
[; ;pic18f67j50.h: 1309: unsigned EP6INEN :1;
[; ;pic18f67j50.h: 1310: unsigned EP6OUTEN :1;
[; ;pic18f67j50.h: 1311: unsigned EP6CONDIS :1;
[; ;pic18f67j50.h: 1312: unsigned EP6HSHK :1;
[; ;pic18f67j50.h: 1313: };
[; ;pic18f67j50.h: 1314: struct {
[; ;pic18f67j50.h: 1315: unsigned EPSTALL6 :1;
[; ;pic18f67j50.h: 1316: unsigned EPINEN6 :1;
[; ;pic18f67j50.h: 1317: unsigned EPOUTEN6 :1;
[; ;pic18f67j50.h: 1318: unsigned EPCONDIS6 :1;
[; ;pic18f67j50.h: 1319: unsigned EPHSHK6 :1;
[; ;pic18f67j50.h: 1320: };
[; ;pic18f67j50.h: 1321: } UEP6bits_t;
[; ;pic18f67j50.h: 1322: extern volatile UEP6bits_t UEP6bits @ 0xF52;
[; ;pic18f67j50.h: 1402: extern volatile unsigned char UEP7 @ 0xF53;
"1404
[; ;pic18f67j50.h: 1404: asm("UEP7 equ 0F53h");
[; <" UEP7 equ 0F53h ;# ">
[; ;pic18f67j50.h: 1407: typedef union {
[; ;pic18f67j50.h: 1408: struct {
[; ;pic18f67j50.h: 1409: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1410: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1411: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1412: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1413: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1414: };
[; ;pic18f67j50.h: 1415: struct {
[; ;pic18f67j50.h: 1416: unsigned EP7STALL :1;
[; ;pic18f67j50.h: 1417: unsigned EP7INEN :1;
[; ;pic18f67j50.h: 1418: unsigned EP7OUTEN :1;
[; ;pic18f67j50.h: 1419: unsigned EP7CONDIS :1;
[; ;pic18f67j50.h: 1420: unsigned EP7HSHK :1;
[; ;pic18f67j50.h: 1421: };
[; ;pic18f67j50.h: 1422: struct {
[; ;pic18f67j50.h: 1423: unsigned EPSTALL7 :1;
[; ;pic18f67j50.h: 1424: unsigned EPINEN7 :1;
[; ;pic18f67j50.h: 1425: unsigned EPOUTEN7 :1;
[; ;pic18f67j50.h: 1426: unsigned EPCONDIS7 :1;
[; ;pic18f67j50.h: 1427: unsigned EPHSHK7 :1;
[; ;pic18f67j50.h: 1428: };
[; ;pic18f67j50.h: 1429: } UEP7bits_t;
[; ;pic18f67j50.h: 1430: extern volatile UEP7bits_t UEP7bits @ 0xF53;
[; ;pic18f67j50.h: 1510: extern volatile unsigned char UEP8 @ 0xF54;
"1512
[; ;pic18f67j50.h: 1512: asm("UEP8 equ 0F54h");
[; <" UEP8 equ 0F54h ;# ">
[; ;pic18f67j50.h: 1515: typedef union {
[; ;pic18f67j50.h: 1516: struct {
[; ;pic18f67j50.h: 1517: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1518: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1519: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1520: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1521: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1522: };
[; ;pic18f67j50.h: 1523: struct {
[; ;pic18f67j50.h: 1524: unsigned EPSTALL8 :1;
[; ;pic18f67j50.h: 1525: unsigned EPINEN8 :1;
[; ;pic18f67j50.h: 1526: unsigned EPOUTEN8 :1;
[; ;pic18f67j50.h: 1527: unsigned EPCONDIS8 :1;
[; ;pic18f67j50.h: 1528: unsigned EPHSHK8 :1;
[; ;pic18f67j50.h: 1529: };
[; ;pic18f67j50.h: 1530: } UEP8bits_t;
[; ;pic18f67j50.h: 1531: extern volatile UEP8bits_t UEP8bits @ 0xF54;
[; ;pic18f67j50.h: 1586: extern volatile unsigned char UEP9 @ 0xF55;
"1588
[; ;pic18f67j50.h: 1588: asm("UEP9 equ 0F55h");
[; <" UEP9 equ 0F55h ;# ">
[; ;pic18f67j50.h: 1591: typedef union {
[; ;pic18f67j50.h: 1592: struct {
[; ;pic18f67j50.h: 1593: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1594: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1595: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1596: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1597: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1598: };
[; ;pic18f67j50.h: 1599: struct {
[; ;pic18f67j50.h: 1600: unsigned EPSTALL9 :1;
[; ;pic18f67j50.h: 1601: unsigned EPINEN9 :1;
[; ;pic18f67j50.h: 1602: unsigned EPOUTEN9 :1;
[; ;pic18f67j50.h: 1603: unsigned EPCONDIS9 :1;
[; ;pic18f67j50.h: 1604: unsigned EPHSHK9 :1;
[; ;pic18f67j50.h: 1605: };
[; ;pic18f67j50.h: 1606: } UEP9bits_t;
[; ;pic18f67j50.h: 1607: extern volatile UEP9bits_t UEP9bits @ 0xF55;
[; ;pic18f67j50.h: 1662: extern volatile unsigned char UEP10 @ 0xF56;
"1664
[; ;pic18f67j50.h: 1664: asm("UEP10 equ 0F56h");
[; <" UEP10 equ 0F56h ;# ">
[; ;pic18f67j50.h: 1667: typedef union {
[; ;pic18f67j50.h: 1668: struct {
[; ;pic18f67j50.h: 1669: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1670: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1671: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1672: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1673: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1674: };
[; ;pic18f67j50.h: 1675: struct {
[; ;pic18f67j50.h: 1676: unsigned EPSTALL10 :1;
[; ;pic18f67j50.h: 1677: unsigned EPINEN10 :1;
[; ;pic18f67j50.h: 1678: unsigned EPOUTEN10 :1;
[; ;pic18f67j50.h: 1679: unsigned EPCONDIS10 :1;
[; ;pic18f67j50.h: 1680: unsigned EPHSHK10 :1;
[; ;pic18f67j50.h: 1681: };
[; ;pic18f67j50.h: 1682: } UEP10bits_t;
[; ;pic18f67j50.h: 1683: extern volatile UEP10bits_t UEP10bits @ 0xF56;
[; ;pic18f67j50.h: 1738: extern volatile unsigned char UEP11 @ 0xF57;
"1740
[; ;pic18f67j50.h: 1740: asm("UEP11 equ 0F57h");
[; <" UEP11 equ 0F57h ;# ">
[; ;pic18f67j50.h: 1743: typedef union {
[; ;pic18f67j50.h: 1744: struct {
[; ;pic18f67j50.h: 1745: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1746: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1747: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1748: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1749: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1750: };
[; ;pic18f67j50.h: 1751: struct {
[; ;pic18f67j50.h: 1752: unsigned EPSTALL11 :1;
[; ;pic18f67j50.h: 1753: unsigned EPINEN11 :1;
[; ;pic18f67j50.h: 1754: unsigned EPOUTEN11 :1;
[; ;pic18f67j50.h: 1755: unsigned EPCONDIS11 :1;
[; ;pic18f67j50.h: 1756: unsigned EPHSHK11 :1;
[; ;pic18f67j50.h: 1757: };
[; ;pic18f67j50.h: 1758: } UEP11bits_t;
[; ;pic18f67j50.h: 1759: extern volatile UEP11bits_t UEP11bits @ 0xF57;
[; ;pic18f67j50.h: 1814: extern volatile unsigned char UEP12 @ 0xF58;
"1816
[; ;pic18f67j50.h: 1816: asm("UEP12 equ 0F58h");
[; <" UEP12 equ 0F58h ;# ">
[; ;pic18f67j50.h: 1819: typedef union {
[; ;pic18f67j50.h: 1820: struct {
[; ;pic18f67j50.h: 1821: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1822: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1823: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1824: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1825: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1826: };
[; ;pic18f67j50.h: 1827: struct {
[; ;pic18f67j50.h: 1828: unsigned EPSTALL12 :1;
[; ;pic18f67j50.h: 1829: unsigned EPINEN12 :1;
[; ;pic18f67j50.h: 1830: unsigned EPOUTEN12 :1;
[; ;pic18f67j50.h: 1831: unsigned EPCONDIS12 :1;
[; ;pic18f67j50.h: 1832: unsigned EPHSHK12 :1;
[; ;pic18f67j50.h: 1833: };
[; ;pic18f67j50.h: 1834: } UEP12bits_t;
[; ;pic18f67j50.h: 1835: extern volatile UEP12bits_t UEP12bits @ 0xF58;
[; ;pic18f67j50.h: 1890: extern volatile unsigned char UEP13 @ 0xF59;
"1892
[; ;pic18f67j50.h: 1892: asm("UEP13 equ 0F59h");
[; <" UEP13 equ 0F59h ;# ">
[; ;pic18f67j50.h: 1895: typedef union {
[; ;pic18f67j50.h: 1896: struct {
[; ;pic18f67j50.h: 1897: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1898: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1899: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1900: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1901: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1902: };
[; ;pic18f67j50.h: 1903: struct {
[; ;pic18f67j50.h: 1904: unsigned EPSTALL13 :1;
[; ;pic18f67j50.h: 1905: unsigned EPINEN13 :1;
[; ;pic18f67j50.h: 1906: unsigned EPOUTEN13 :1;
[; ;pic18f67j50.h: 1907: unsigned EPCONDIS13 :1;
[; ;pic18f67j50.h: 1908: unsigned EPHSHK13 :1;
[; ;pic18f67j50.h: 1909: };
[; ;pic18f67j50.h: 1910: } UEP13bits_t;
[; ;pic18f67j50.h: 1911: extern volatile UEP13bits_t UEP13bits @ 0xF59;
[; ;pic18f67j50.h: 1966: extern volatile unsigned char UEP14 @ 0xF5A;
"1968
[; ;pic18f67j50.h: 1968: asm("UEP14 equ 0F5Ah");
[; <" UEP14 equ 0F5Ah ;# ">
[; ;pic18f67j50.h: 1971: typedef union {
[; ;pic18f67j50.h: 1972: struct {
[; ;pic18f67j50.h: 1973: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 1974: unsigned EPINEN :1;
[; ;pic18f67j50.h: 1975: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 1976: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 1977: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 1978: };
[; ;pic18f67j50.h: 1979: struct {
[; ;pic18f67j50.h: 1980: unsigned EPSTALL14 :1;
[; ;pic18f67j50.h: 1981: unsigned EPINEN14 :1;
[; ;pic18f67j50.h: 1982: unsigned EPOUTEN14 :1;
[; ;pic18f67j50.h: 1983: unsigned EPCONDIS14 :1;
[; ;pic18f67j50.h: 1984: unsigned EPHSHK14 :1;
[; ;pic18f67j50.h: 1985: };
[; ;pic18f67j50.h: 1986: } UEP14bits_t;
[; ;pic18f67j50.h: 1987: extern volatile UEP14bits_t UEP14bits @ 0xF5A;
[; ;pic18f67j50.h: 2042: extern volatile unsigned char UEP15 @ 0xF5B;
"2044
[; ;pic18f67j50.h: 2044: asm("UEP15 equ 0F5Bh");
[; <" UEP15 equ 0F5Bh ;# ">
[; ;pic18f67j50.h: 2047: typedef union {
[; ;pic18f67j50.h: 2048: struct {
[; ;pic18f67j50.h: 2049: unsigned EPSTALL :1;
[; ;pic18f67j50.h: 2050: unsigned EPINEN :1;
[; ;pic18f67j50.h: 2051: unsigned EPOUTEN :1;
[; ;pic18f67j50.h: 2052: unsigned EPCONDIS :1;
[; ;pic18f67j50.h: 2053: unsigned EPHSHK :1;
[; ;pic18f67j50.h: 2054: };
[; ;pic18f67j50.h: 2055: struct {
[; ;pic18f67j50.h: 2056: unsigned EPSTALL15 :1;
[; ;pic18f67j50.h: 2057: unsigned EPINEN15 :1;
[; ;pic18f67j50.h: 2058: unsigned EPOUTEN15 :1;
[; ;pic18f67j50.h: 2059: unsigned EPCONDIS15 :1;
[; ;pic18f67j50.h: 2060: unsigned EPHSHK15 :1;
[; ;pic18f67j50.h: 2061: };
[; ;pic18f67j50.h: 2062: } UEP15bits_t;
[; ;pic18f67j50.h: 2063: extern volatile UEP15bits_t UEP15bits @ 0xF5B;
[; ;pic18f67j50.h: 2118: extern volatile unsigned char UIE @ 0xF5C;
"2120
[; ;pic18f67j50.h: 2120: asm("UIE equ 0F5Ch");
[; <" UIE equ 0F5Ch ;# ">
[; ;pic18f67j50.h: 2123: typedef union {
[; ;pic18f67j50.h: 2124: struct {
[; ;pic18f67j50.h: 2125: unsigned URSTIE :1;
[; ;pic18f67j50.h: 2126: unsigned UERRIE :1;
[; ;pic18f67j50.h: 2127: unsigned ACTVIE :1;
[; ;pic18f67j50.h: 2128: unsigned TRNIE :1;
[; ;pic18f67j50.h: 2129: unsigned IDLEIE :1;
[; ;pic18f67j50.h: 2130: unsigned STALLIE :1;
[; ;pic18f67j50.h: 2131: unsigned SOFIE :1;
[; ;pic18f67j50.h: 2132: };
[; ;pic18f67j50.h: 2133: } UIEbits_t;
[; ;pic18f67j50.h: 2134: extern volatile UIEbits_t UIEbits @ 0xF5C;
[; ;pic18f67j50.h: 2174: extern volatile unsigned char UEIE @ 0xF5D;
"2176
[; ;pic18f67j50.h: 2176: asm("UEIE equ 0F5Dh");
[; <" UEIE equ 0F5Dh ;# ">
[; ;pic18f67j50.h: 2179: typedef union {
[; ;pic18f67j50.h: 2180: struct {
[; ;pic18f67j50.h: 2181: unsigned PIDEE :1;
[; ;pic18f67j50.h: 2182: unsigned CRC5EE :1;
[; ;pic18f67j50.h: 2183: unsigned CRC16EE :1;
[; ;pic18f67j50.h: 2184: unsigned DFN8EE :1;
[; ;pic18f67j50.h: 2185: unsigned BTOEE :1;
[; ;pic18f67j50.h: 2186: unsigned :2;
[; ;pic18f67j50.h: 2187: unsigned BTSEE :1;
[; ;pic18f67j50.h: 2188: };
[; ;pic18f67j50.h: 2189: } UEIEbits_t;
[; ;pic18f67j50.h: 2190: extern volatile UEIEbits_t UEIEbits @ 0xF5D;
[; ;pic18f67j50.h: 2225: extern volatile unsigned char UADDR @ 0xF5E;
"2227
[; ;pic18f67j50.h: 2227: asm("UADDR equ 0F5Eh");
[; <" UADDR equ 0F5Eh ;# ">
[; ;pic18f67j50.h: 2230: typedef union {
[; ;pic18f67j50.h: 2231: struct {
[; ;pic18f67j50.h: 2232: unsigned ADDR :7;
[; ;pic18f67j50.h: 2233: };
[; ;pic18f67j50.h: 2234: struct {
[; ;pic18f67j50.h: 2235: unsigned ADDR0 :1;
[; ;pic18f67j50.h: 2236: unsigned ADDR1 :1;
[; ;pic18f67j50.h: 2237: unsigned ADDR2 :1;
[; ;pic18f67j50.h: 2238: unsigned ADDR3 :1;
[; ;pic18f67j50.h: 2239: unsigned ADDR4 :1;
[; ;pic18f67j50.h: 2240: unsigned ADDR5 :1;
[; ;pic18f67j50.h: 2241: unsigned ADDR6 :1;
[; ;pic18f67j50.h: 2242: };
[; ;pic18f67j50.h: 2243: } UADDRbits_t;
[; ;pic18f67j50.h: 2244: extern volatile UADDRbits_t UADDRbits @ 0xF5E;
[; ;pic18f67j50.h: 2289: extern volatile unsigned char UCFG @ 0xF5F;
"2291
[; ;pic18f67j50.h: 2291: asm("UCFG equ 0F5Fh");
[; <" UCFG equ 0F5Fh ;# ">
[; ;pic18f67j50.h: 2294: typedef union {
[; ;pic18f67j50.h: 2295: struct {
[; ;pic18f67j50.h: 2296: unsigned PPB :2;
[; ;pic18f67j50.h: 2297: unsigned FSEN :1;
[; ;pic18f67j50.h: 2298: unsigned UTRDIS :1;
[; ;pic18f67j50.h: 2299: unsigned UPUEN :1;
[; ;pic18f67j50.h: 2300: unsigned :1;
[; ;pic18f67j50.h: 2301: unsigned UOEMON :1;
[; ;pic18f67j50.h: 2302: unsigned UTEYE :1;
[; ;pic18f67j50.h: 2303: };
[; ;pic18f67j50.h: 2304: struct {
[; ;pic18f67j50.h: 2305: unsigned PPB0 :1;
[; ;pic18f67j50.h: 2306: unsigned PPB1 :1;
[; ;pic18f67j50.h: 2307: };
[; ;pic18f67j50.h: 2308: struct {
[; ;pic18f67j50.h: 2309: unsigned UPP0 :1;
[; ;pic18f67j50.h: 2310: unsigned UPP1 :1;
[; ;pic18f67j50.h: 2311: };
[; ;pic18f67j50.h: 2312: } UCFGbits_t;
[; ;pic18f67j50.h: 2313: extern volatile UCFGbits_t UCFGbits @ 0xF5F;
[; ;pic18f67j50.h: 2368: extern volatile unsigned short UFRM @ 0xF60;
"2370
[; ;pic18f67j50.h: 2370: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f67j50.h: 2375: extern volatile unsigned char UFRML @ 0xF60;
"2377
[; ;pic18f67j50.h: 2377: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f67j50.h: 2380: typedef union {
[; ;pic18f67j50.h: 2381: struct {
[; ;pic18f67j50.h: 2382: unsigned FRM :8;
[; ;pic18f67j50.h: 2383: };
[; ;pic18f67j50.h: 2384: struct {
[; ;pic18f67j50.h: 2385: unsigned FRM0 :1;
[; ;pic18f67j50.h: 2386: unsigned FRM1 :1;
[; ;pic18f67j50.h: 2387: unsigned FRM2 :1;
[; ;pic18f67j50.h: 2388: unsigned FRM3 :1;
[; ;pic18f67j50.h: 2389: unsigned FRM4 :1;
[; ;pic18f67j50.h: 2390: unsigned FRM5 :1;
[; ;pic18f67j50.h: 2391: unsigned FRM6 :1;
[; ;pic18f67j50.h: 2392: unsigned FRM7 :1;
[; ;pic18f67j50.h: 2393: };
[; ;pic18f67j50.h: 2394: struct {
[; ;pic18f67j50.h: 2395: unsigned FRML :8;
[; ;pic18f67j50.h: 2396: };
[; ;pic18f67j50.h: 2397: } UFRMLbits_t;
[; ;pic18f67j50.h: 2398: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f67j50.h: 2453: extern volatile unsigned char UFRMH @ 0xF61;
"2455
[; ;pic18f67j50.h: 2455: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f67j50.h: 2458: typedef union {
[; ;pic18f67j50.h: 2459: struct {
[; ;pic18f67j50.h: 2460: unsigned FRM :3;
[; ;pic18f67j50.h: 2461: };
[; ;pic18f67j50.h: 2462: struct {
[; ;pic18f67j50.h: 2463: unsigned FRM8 :1;
[; ;pic18f67j50.h: 2464: unsigned FRM9 :1;
[; ;pic18f67j50.h: 2465: unsigned FRM10 :1;
[; ;pic18f67j50.h: 2466: };
[; ;pic18f67j50.h: 2467: } UFRMHbits_t;
[; ;pic18f67j50.h: 2468: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f67j50.h: 2493: extern volatile unsigned char UIR @ 0xF62;
"2495
[; ;pic18f67j50.h: 2495: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f67j50.h: 2498: typedef union {
[; ;pic18f67j50.h: 2499: struct {
[; ;pic18f67j50.h: 2500: unsigned URSTIF :1;
[; ;pic18f67j50.h: 2501: unsigned UERRIF :1;
[; ;pic18f67j50.h: 2502: unsigned ACTVIF :1;
[; ;pic18f67j50.h: 2503: unsigned TRNIF :1;
[; ;pic18f67j50.h: 2504: unsigned IDLEIF :1;
[; ;pic18f67j50.h: 2505: unsigned STALLIF :1;
[; ;pic18f67j50.h: 2506: unsigned SOFIF :1;
[; ;pic18f67j50.h: 2507: };
[; ;pic18f67j50.h: 2508: } UIRbits_t;
[; ;pic18f67j50.h: 2509: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f67j50.h: 2549: extern volatile unsigned char UEIR @ 0xF63;
"2551
[; ;pic18f67j50.h: 2551: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f67j50.h: 2554: typedef union {
[; ;pic18f67j50.h: 2555: struct {
[; ;pic18f67j50.h: 2556: unsigned PIDEF :1;
[; ;pic18f67j50.h: 2557: unsigned CRC5EF :1;
[; ;pic18f67j50.h: 2558: unsigned CRC16EF :1;
[; ;pic18f67j50.h: 2559: unsigned DFN8EF :1;
[; ;pic18f67j50.h: 2560: unsigned BTOEF :1;
[; ;pic18f67j50.h: 2561: unsigned :2;
[; ;pic18f67j50.h: 2562: unsigned BTSEF :1;
[; ;pic18f67j50.h: 2563: };
[; ;pic18f67j50.h: 2564: } UEIRbits_t;
[; ;pic18f67j50.h: 2565: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f67j50.h: 2600: extern volatile unsigned char USTAT @ 0xF64;
"2602
[; ;pic18f67j50.h: 2602: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f67j50.h: 2605: typedef union {
[; ;pic18f67j50.h: 2606: struct {
[; ;pic18f67j50.h: 2607: unsigned :1;
[; ;pic18f67j50.h: 2608: unsigned PPBI :1;
[; ;pic18f67j50.h: 2609: unsigned DIR :1;
[; ;pic18f67j50.h: 2610: unsigned ENDP :4;
[; ;pic18f67j50.h: 2611: };
[; ;pic18f67j50.h: 2612: struct {
[; ;pic18f67j50.h: 2613: unsigned :3;
[; ;pic18f67j50.h: 2614: unsigned ENDP0 :1;
[; ;pic18f67j50.h: 2615: unsigned ENDP1 :1;
[; ;pic18f67j50.h: 2616: unsigned ENDP2 :1;
[; ;pic18f67j50.h: 2617: unsigned ENDP3 :1;
[; ;pic18f67j50.h: 2618: };
[; ;pic18f67j50.h: 2619: } USTATbits_t;
[; ;pic18f67j50.h: 2620: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f67j50.h: 2660: extern volatile unsigned char UCON @ 0xF65;
"2662
[; ;pic18f67j50.h: 2662: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f67j50.h: 2665: typedef union {
[; ;pic18f67j50.h: 2666: struct {
[; ;pic18f67j50.h: 2667: unsigned :1;
[; ;pic18f67j50.h: 2668: unsigned SUSPND :1;
[; ;pic18f67j50.h: 2669: unsigned RESUME :1;
[; ;pic18f67j50.h: 2670: unsigned USBEN :1;
[; ;pic18f67j50.h: 2671: unsigned PKTDIS :1;
[; ;pic18f67j50.h: 2672: unsigned SE0 :1;
[; ;pic18f67j50.h: 2673: unsigned PPBRST :1;
[; ;pic18f67j50.h: 2674: };
[; ;pic18f67j50.h: 2675: } UCONbits_t;
[; ;pic18f67j50.h: 2676: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f67j50.h: 2711: extern volatile unsigned short PMDIN1 @ 0xF66;
"2713
[; ;pic18f67j50.h: 2713: asm("PMDIN1 equ 0F66h");
[; <" PMDIN1 equ 0F66h ;# ">
[; ;pic18f67j50.h: 2718: extern volatile unsigned char PMDIN1L @ 0xF66;
"2720
[; ;pic18f67j50.h: 2720: asm("PMDIN1L equ 0F66h");
[; <" PMDIN1L equ 0F66h ;# ">
[; ;pic18f67j50.h: 2725: extern volatile unsigned char PMDIN1H @ 0xF67;
"2727
[; ;pic18f67j50.h: 2727: asm("PMDIN1H equ 0F67h");
[; <" PMDIN1H equ 0F67h ;# ">
[; ;pic18f67j50.h: 2732: extern volatile unsigned short PMADDR @ 0xF68;
"2734
[; ;pic18f67j50.h: 2734: asm("PMADDR equ 0F68h");
[; <" PMADDR equ 0F68h ;# ">
[; ;pic18f67j50.h: 2737: extern volatile unsigned short PMDOUT1 @ 0xF68;
"2739
[; ;pic18f67j50.h: 2739: asm("PMDOUT1 equ 0F68h");
[; <" PMDOUT1 equ 0F68h ;# ">
[; ;pic18f67j50.h: 2744: extern volatile unsigned char PMADDRL @ 0xF68;
"2746
[; ;pic18f67j50.h: 2746: asm("PMADDRL equ 0F68h");
[; <" PMADDRL equ 0F68h ;# ">
[; ;pic18f67j50.h: 2751: extern volatile unsigned char PMDOUT1L @ 0xF68;
"2753
[; ;pic18f67j50.h: 2753: asm("PMDOUT1L equ 0F68h");
[; <" PMDOUT1L equ 0F68h ;# ">
[; ;pic18f67j50.h: 2758: extern volatile unsigned char PMADDRH @ 0xF69;
"2760
[; ;pic18f67j50.h: 2760: asm("PMADDRH equ 0F69h");
[; <" PMADDRH equ 0F69h ;# ">
[; ;pic18f67j50.h: 2763: typedef union {
[; ;pic18f67j50.h: 2764: struct {
[; ;pic18f67j50.h: 2765: unsigned ADDRH :6;
[; ;pic18f67j50.h: 2766: unsigned CS1 :1;
[; ;pic18f67j50.h: 2767: unsigned CS2 :1;
[; ;pic18f67j50.h: 2768: };
[; ;pic18f67j50.h: 2769: } PMADDRHbits_t;
[; ;pic18f67j50.h: 2770: extern volatile PMADDRHbits_t PMADDRHbits @ 0xF69;
[; ;pic18f67j50.h: 2790: extern volatile unsigned char PMDOUT1H @ 0xF69;
"2792
[; ;pic18f67j50.h: 2792: asm("PMDOUT1H equ 0F69h");
[; <" PMDOUT1H equ 0F69h ;# ">
[; ;pic18f67j50.h: 2797: extern volatile unsigned char CMSTAT @ 0xF6A;
"2799
[; ;pic18f67j50.h: 2799: asm("CMSTAT equ 0F6Ah");
[; <" CMSTAT equ 0F6Ah ;# ">
[; ;pic18f67j50.h: 2802: extern volatile unsigned char CMSTATUS @ 0xF6A;
"2804
[; ;pic18f67j50.h: 2804: asm("CMSTATUS equ 0F6Ah");
[; <" CMSTATUS equ 0F6Ah ;# ">
[; ;pic18f67j50.h: 2807: typedef union {
[; ;pic18f67j50.h: 2808: struct {
[; ;pic18f67j50.h: 2809: unsigned COUT1 :1;
[; ;pic18f67j50.h: 2810: unsigned COUT2 :1;
[; ;pic18f67j50.h: 2811: };
[; ;pic18f67j50.h: 2812: } CMSTATbits_t;
[; ;pic18f67j50.h: 2813: extern volatile CMSTATbits_t CMSTATbits @ 0xF6A;
[; ;pic18f67j50.h: 2826: typedef union {
[; ;pic18f67j50.h: 2827: struct {
[; ;pic18f67j50.h: 2828: unsigned COUT1 :1;
[; ;pic18f67j50.h: 2829: unsigned COUT2 :1;
[; ;pic18f67j50.h: 2830: };
[; ;pic18f67j50.h: 2831: } CMSTATUSbits_t;
[; ;pic18f67j50.h: 2832: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF6A;
[; ;pic18f67j50.h: 2847: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"2849
[; ;pic18f67j50.h: 2849: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f67j50.h: 2852: typedef union {
[; ;pic18f67j50.h: 2853: struct {
[; ;pic18f67j50.h: 2854: unsigned SEN :1;
[; ;pic18f67j50.h: 2855: unsigned RSEN :1;
[; ;pic18f67j50.h: 2856: unsigned PEN :1;
[; ;pic18f67j50.h: 2857: unsigned RCEN :1;
[; ;pic18f67j50.h: 2858: unsigned ACKEN :1;
[; ;pic18f67j50.h: 2859: unsigned ACKDT :1;
[; ;pic18f67j50.h: 2860: unsigned ACKSTAT :1;
[; ;pic18f67j50.h: 2861: unsigned GCEN :1;
[; ;pic18f67j50.h: 2862: };
[; ;pic18f67j50.h: 2863: struct {
[; ;pic18f67j50.h: 2864: unsigned :1;
[; ;pic18f67j50.h: 2865: unsigned ADMSK1 :1;
[; ;pic18f67j50.h: 2866: unsigned ADMSK2 :1;
[; ;pic18f67j50.h: 2867: unsigned ADMSK3 :1;
[; ;pic18f67j50.h: 2868: unsigned ADMSK4 :1;
[; ;pic18f67j50.h: 2869: unsigned ADMSK5 :1;
[; ;pic18f67j50.h: 2870: };
[; ;pic18f67j50.h: 2871: struct {
[; ;pic18f67j50.h: 2872: unsigned SEN2 :1;
[; ;pic18f67j50.h: 2873: unsigned ADMSK12 :1;
[; ;pic18f67j50.h: 2874: unsigned ADMSK22 :1;
[; ;pic18f67j50.h: 2875: unsigned ADMSK32 :1;
[; ;pic18f67j50.h: 2876: unsigned ACKEN2 :1;
[; ;pic18f67j50.h: 2877: unsigned ACKDT2 :1;
[; ;pic18f67j50.h: 2878: unsigned ACKSTAT2 :1;
[; ;pic18f67j50.h: 2879: unsigned GCEN2 :1;
[; ;pic18f67j50.h: 2880: };
[; ;pic18f67j50.h: 2881: struct {
[; ;pic18f67j50.h: 2882: unsigned :1;
[; ;pic18f67j50.h: 2883: unsigned RSEN2 :1;
[; ;pic18f67j50.h: 2884: unsigned PEN2 :1;
[; ;pic18f67j50.h: 2885: unsigned RCEN2 :1;
[; ;pic18f67j50.h: 2886: unsigned ADMSK42 :1;
[; ;pic18f67j50.h: 2887: unsigned ADMSK52 :1;
[; ;pic18f67j50.h: 2888: };
[; ;pic18f67j50.h: 2889: } SSP2CON2bits_t;
[; ;pic18f67j50.h: 2890: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f67j50.h: 3025: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3027
[; ;pic18f67j50.h: 3027: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f67j50.h: 3030: typedef union {
[; ;pic18f67j50.h: 3031: struct {
[; ;pic18f67j50.h: 3032: unsigned SSPM :4;
[; ;pic18f67j50.h: 3033: unsigned CKP :1;
[; ;pic18f67j50.h: 3034: unsigned SSPEN :1;
[; ;pic18f67j50.h: 3035: unsigned SSPOV :1;
[; ;pic18f67j50.h: 3036: unsigned WCOL :1;
[; ;pic18f67j50.h: 3037: };
[; ;pic18f67j50.h: 3038: struct {
[; ;pic18f67j50.h: 3039: unsigned SSPM0 :1;
[; ;pic18f67j50.h: 3040: unsigned SSPM1 :1;
[; ;pic18f67j50.h: 3041: unsigned SSPM2 :1;
[; ;pic18f67j50.h: 3042: unsigned SSPM3 :1;
[; ;pic18f67j50.h: 3043: };
[; ;pic18f67j50.h: 3044: struct {
[; ;pic18f67j50.h: 3045: unsigned SSPM02 :1;
[; ;pic18f67j50.h: 3046: unsigned SSPM12 :1;
[; ;pic18f67j50.h: 3047: unsigned SSPM22 :1;
[; ;pic18f67j50.h: 3048: unsigned SSPM32 :1;
[; ;pic18f67j50.h: 3049: unsigned CKP2 :1;
[; ;pic18f67j50.h: 3050: unsigned SSPEN2 :1;
[; ;pic18f67j50.h: 3051: unsigned SSPOV2 :1;
[; ;pic18f67j50.h: 3052: unsigned WCOL2 :1;
[; ;pic18f67j50.h: 3053: };
[; ;pic18f67j50.h: 3054: } SSP2CON1bits_t;
[; ;pic18f67j50.h: 3055: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f67j50.h: 3145: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3147
[; ;pic18f67j50.h: 3147: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f67j50.h: 3150: typedef union {
[; ;pic18f67j50.h: 3151: struct {
[; ;pic18f67j50.h: 3152: unsigned :2;
[; ;pic18f67j50.h: 3153: unsigned R_NOT_W :1;
[; ;pic18f67j50.h: 3154: };
[; ;pic18f67j50.h: 3155: struct {
[; ;pic18f67j50.h: 3156: unsigned :5;
[; ;pic18f67j50.h: 3157: unsigned D_NOT_A :1;
[; ;pic18f67j50.h: 3158: };
[; ;pic18f67j50.h: 3159: struct {
[; ;pic18f67j50.h: 3160: unsigned BF :1;
[; ;pic18f67j50.h: 3161: unsigned UA :1;
[; ;pic18f67j50.h: 3162: unsigned R_nW :1;
[; ;pic18f67j50.h: 3163: unsigned S :1;
[; ;pic18f67j50.h: 3164: unsigned P :1;
[; ;pic18f67j50.h: 3165: unsigned D_nA :1;
[; ;pic18f67j50.h: 3166: unsigned CKE :1;
[; ;pic18f67j50.h: 3167: unsigned SMP :1;
[; ;pic18f67j50.h: 3168: };
[; ;pic18f67j50.h: 3169: struct {
[; ;pic18f67j50.h: 3170: unsigned :2;
[; ;pic18f67j50.h: 3171: unsigned R_W :1;
[; ;pic18f67j50.h: 3172: unsigned :2;
[; ;pic18f67j50.h: 3173: unsigned D_A :1;
[; ;pic18f67j50.h: 3174: };
[; ;pic18f67j50.h: 3175: struct {
[; ;pic18f67j50.h: 3176: unsigned :2;
[; ;pic18f67j50.h: 3177: unsigned I2C_READ :1;
[; ;pic18f67j50.h: 3178: unsigned I2C_START :1;
[; ;pic18f67j50.h: 3179: unsigned I2C_STOP :1;
[; ;pic18f67j50.h: 3180: unsigned I2C_DAT :1;
[; ;pic18f67j50.h: 3181: };
[; ;pic18f67j50.h: 3182: struct {
[; ;pic18f67j50.h: 3183: unsigned :2;
[; ;pic18f67j50.h: 3184: unsigned nW :1;
[; ;pic18f67j50.h: 3185: unsigned :2;
[; ;pic18f67j50.h: 3186: unsigned nA :1;
[; ;pic18f67j50.h: 3187: };
[; ;pic18f67j50.h: 3188: struct {
[; ;pic18f67j50.h: 3189: unsigned :2;
[; ;pic18f67j50.h: 3190: unsigned NOT_WRITE :1;
[; ;pic18f67j50.h: 3191: };
[; ;pic18f67j50.h: 3192: struct {
[; ;pic18f67j50.h: 3193: unsigned :5;
[; ;pic18f67j50.h: 3194: unsigned NOT_ADDRESS :1;
[; ;pic18f67j50.h: 3195: };
[; ;pic18f67j50.h: 3196: struct {
[; ;pic18f67j50.h: 3197: unsigned :2;
[; ;pic18f67j50.h: 3198: unsigned nWRITE :1;
[; ;pic18f67j50.h: 3199: unsigned :2;
[; ;pic18f67j50.h: 3200: unsigned nADDRESS :1;
[; ;pic18f67j50.h: 3201: };
[; ;pic18f67j50.h: 3202: struct {
[; ;pic18f67j50.h: 3203: unsigned :2;
[; ;pic18f67j50.h: 3204: unsigned READ_WRITE :1;
[; ;pic18f67j50.h: 3205: unsigned :2;
[; ;pic18f67j50.h: 3206: unsigned DATA_ADDRESS :1;
[; ;pic18f67j50.h: 3207: };
[; ;pic18f67j50.h: 3208: struct {
[; ;pic18f67j50.h: 3209: unsigned :2;
[; ;pic18f67j50.h: 3210: unsigned R :1;
[; ;pic18f67j50.h: 3211: unsigned :2;
[; ;pic18f67j50.h: 3212: unsigned D :1;
[; ;pic18f67j50.h: 3213: };
[; ;pic18f67j50.h: 3214: struct {
[; ;pic18f67j50.h: 3215: unsigned BF2 :1;
[; ;pic18f67j50.h: 3216: unsigned UA2 :1;
[; ;pic18f67j50.h: 3217: unsigned I2C_READ2 :1;
[; ;pic18f67j50.h: 3218: unsigned I2C_START2 :1;
[; ;pic18f67j50.h: 3219: unsigned I2C_STOP2 :1;
[; ;pic18f67j50.h: 3220: unsigned DA2 :1;
[; ;pic18f67j50.h: 3221: unsigned CKE2 :1;
[; ;pic18f67j50.h: 3222: unsigned SMP2 :1;
[; ;pic18f67j50.h: 3223: };
[; ;pic18f67j50.h: 3224: struct {
[; ;pic18f67j50.h: 3225: unsigned :2;
[; ;pic18f67j50.h: 3226: unsigned READ_WRITE2 :1;
[; ;pic18f67j50.h: 3227: unsigned S2 :1;
[; ;pic18f67j50.h: 3228: unsigned P2 :1;
[; ;pic18f67j50.h: 3229: unsigned DATA_ADDRESS2 :1;
[; ;pic18f67j50.h: 3230: };
[; ;pic18f67j50.h: 3231: struct {
[; ;pic18f67j50.h: 3232: unsigned :2;
[; ;pic18f67j50.h: 3233: unsigned RW2 :1;
[; ;pic18f67j50.h: 3234: unsigned START2 :1;
[; ;pic18f67j50.h: 3235: unsigned STOP2 :1;
[; ;pic18f67j50.h: 3236: unsigned D_A2 :1;
[; ;pic18f67j50.h: 3237: };
[; ;pic18f67j50.h: 3238: struct {
[; ;pic18f67j50.h: 3239: unsigned :5;
[; ;pic18f67j50.h: 3240: unsigned D_NOT_A2 :1;
[; ;pic18f67j50.h: 3241: };
[; ;pic18f67j50.h: 3242: struct {
[; ;pic18f67j50.h: 3243: unsigned :2;
[; ;pic18f67j50.h: 3244: unsigned R_W2 :1;
[; ;pic18f67j50.h: 3245: unsigned :2;
[; ;pic18f67j50.h: 3246: unsigned D_nA2 :1;
[; ;pic18f67j50.h: 3247: };
[; ;pic18f67j50.h: 3248: struct {
[; ;pic18f67j50.h: 3249: unsigned :2;
[; ;pic18f67j50.h: 3250: unsigned R_NOT_W2 :1;
[; ;pic18f67j50.h: 3251: };
[; ;pic18f67j50.h: 3252: struct {
[; ;pic18f67j50.h: 3253: unsigned :2;
[; ;pic18f67j50.h: 3254: unsigned R_nW2 :1;
[; ;pic18f67j50.h: 3255: unsigned :2;
[; ;pic18f67j50.h: 3256: unsigned I2C_DAT2 :1;
[; ;pic18f67j50.h: 3257: };
[; ;pic18f67j50.h: 3258: struct {
[; ;pic18f67j50.h: 3259: unsigned :2;
[; ;pic18f67j50.h: 3260: unsigned NOT_W2 :1;
[; ;pic18f67j50.h: 3261: };
[; ;pic18f67j50.h: 3262: struct {
[; ;pic18f67j50.h: 3263: unsigned :5;
[; ;pic18f67j50.h: 3264: unsigned NOT_A2 :1;
[; ;pic18f67j50.h: 3265: };
[; ;pic18f67j50.h: 3266: struct {
[; ;pic18f67j50.h: 3267: unsigned :2;
[; ;pic18f67j50.h: 3268: unsigned nW2 :1;
[; ;pic18f67j50.h: 3269: unsigned :2;
[; ;pic18f67j50.h: 3270: unsigned nA2 :1;
[; ;pic18f67j50.h: 3271: };
[; ;pic18f67j50.h: 3272: struct {
[; ;pic18f67j50.h: 3273: unsigned :2;
[; ;pic18f67j50.h: 3274: unsigned NOT_WRITE2 :1;
[; ;pic18f67j50.h: 3275: };
[; ;pic18f67j50.h: 3276: struct {
[; ;pic18f67j50.h: 3277: unsigned :5;
[; ;pic18f67j50.h: 3278: unsigned NOT_ADDRESS2 :1;
[; ;pic18f67j50.h: 3279: };
[; ;pic18f67j50.h: 3280: struct {
[; ;pic18f67j50.h: 3281: unsigned :2;
[; ;pic18f67j50.h: 3282: unsigned nWRITE2 :1;
[; ;pic18f67j50.h: 3283: unsigned :2;
[; ;pic18f67j50.h: 3284: unsigned nADDRESS2 :1;
[; ;pic18f67j50.h: 3285: };
[; ;pic18f67j50.h: 3286: } SSP2STATbits_t;
[; ;pic18f67j50.h: 3287: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f67j50.h: 3572: extern volatile unsigned char SSP2ADD @ 0xF6E;
"3574
[; ;pic18f67j50.h: 3574: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f67j50.h: 3577: typedef union {
[; ;pic18f67j50.h: 3578: struct {
[; ;pic18f67j50.h: 3579: unsigned MSK02 :1;
[; ;pic18f67j50.h: 3580: unsigned MSK12 :1;
[; ;pic18f67j50.h: 3581: unsigned MSK22 :1;
[; ;pic18f67j50.h: 3582: unsigned MSK32 :1;
[; ;pic18f67j50.h: 3583: unsigned MSK42 :1;
[; ;pic18f67j50.h: 3584: unsigned MSK52 :1;
[; ;pic18f67j50.h: 3585: unsigned MSK62 :1;
[; ;pic18f67j50.h: 3586: unsigned MSK72 :1;
[; ;pic18f67j50.h: 3587: };
[; ;pic18f67j50.h: 3588: } SSP2ADDbits_t;
[; ;pic18f67j50.h: 3589: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f67j50.h: 3634: extern volatile unsigned char SSP2MSK @ 0xF6E;
"3636
[; ;pic18f67j50.h: 3636: asm("SSP2MSK equ 0F6Eh");
[; <" SSP2MSK equ 0F6Eh ;# ">
[; ;pic18f67j50.h: 3639: typedef union {
[; ;pic18f67j50.h: 3640: struct {
[; ;pic18f67j50.h: 3641: unsigned MSK0 :1;
[; ;pic18f67j50.h: 3642: unsigned MSK1 :1;
[; ;pic18f67j50.h: 3643: unsigned MSK2 :1;
[; ;pic18f67j50.h: 3644: unsigned MSK3 :1;
[; ;pic18f67j50.h: 3645: unsigned MSK4 :1;
[; ;pic18f67j50.h: 3646: unsigned MSK5 :1;
[; ;pic18f67j50.h: 3647: unsigned MSK6 :1;
[; ;pic18f67j50.h: 3648: unsigned MSK7 :1;
[; ;pic18f67j50.h: 3649: };
[; ;pic18f67j50.h: 3650: } SSP2MSKbits_t;
[; ;pic18f67j50.h: 3651: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6E;
[; ;pic18f67j50.h: 3696: extern volatile unsigned char SSP2BUF @ 0xF6F;
"3698
[; ;pic18f67j50.h: 3698: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f67j50.h: 3703: extern volatile unsigned char CCP5CON @ 0xF70;
"3705
[; ;pic18f67j50.h: 3705: asm("CCP5CON equ 0F70h");
[; <" CCP5CON equ 0F70h ;# ">
[; ;pic18f67j50.h: 3708: typedef union {
[; ;pic18f67j50.h: 3709: struct {
[; ;pic18f67j50.h: 3710: unsigned CCP5M :4;
[; ;pic18f67j50.h: 3711: unsigned DC5B :2;
[; ;pic18f67j50.h: 3712: };
[; ;pic18f67j50.h: 3713: struct {
[; ;pic18f67j50.h: 3714: unsigned CCP5M0 :1;
[; ;pic18f67j50.h: 3715: unsigned CCP5M1 :1;
[; ;pic18f67j50.h: 3716: unsigned CCP5M2 :1;
[; ;pic18f67j50.h: 3717: unsigned CCP5M3 :1;
[; ;pic18f67j50.h: 3718: unsigned DC5B0 :1;
[; ;pic18f67j50.h: 3719: unsigned DC5B1 :1;
[; ;pic18f67j50.h: 3720: };
[; ;pic18f67j50.h: 3721: struct {
[; ;pic18f67j50.h: 3722: unsigned :4;
[; ;pic18f67j50.h: 3723: unsigned DCCP5Y :1;
[; ;pic18f67j50.h: 3724: unsigned DCCP5X :1;
[; ;pic18f67j50.h: 3725: };
[; ;pic18f67j50.h: 3726: struct {
[; ;pic18f67j50.h: 3727: unsigned :4;
[; ;pic18f67j50.h: 3728: unsigned DC5Y :1;
[; ;pic18f67j50.h: 3729: unsigned DC5X :1;
[; ;pic18f67j50.h: 3730: };
[; ;pic18f67j50.h: 3731: } CCP5CONbits_t;
[; ;pic18f67j50.h: 3732: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF70;
[; ;pic18f67j50.h: 3797: extern volatile unsigned short CCPR5 @ 0xF71;
"3799
[; ;pic18f67j50.h: 3799: asm("CCPR5 equ 0F71h");
[; <" CCPR5 equ 0F71h ;# ">
[; ;pic18f67j50.h: 3804: extern volatile unsigned char CCPR5L @ 0xF71;
"3806
[; ;pic18f67j50.h: 3806: asm("CCPR5L equ 0F71h");
[; <" CCPR5L equ 0F71h ;# ">
[; ;pic18f67j50.h: 3811: extern volatile unsigned char CCPR5H @ 0xF72;
"3813
[; ;pic18f67j50.h: 3813: asm("CCPR5H equ 0F72h");
[; <" CCPR5H equ 0F72h ;# ">
[; ;pic18f67j50.h: 3818: extern volatile unsigned char CCP4CON @ 0xF73;
"3820
[; ;pic18f67j50.h: 3820: asm("CCP4CON equ 0F73h");
[; <" CCP4CON equ 0F73h ;# ">
[; ;pic18f67j50.h: 3823: typedef union {
[; ;pic18f67j50.h: 3824: struct {
[; ;pic18f67j50.h: 3825: unsigned CCP4M :4;
[; ;pic18f67j50.h: 3826: unsigned DC4B :2;
[; ;pic18f67j50.h: 3827: };
[; ;pic18f67j50.h: 3828: struct {
[; ;pic18f67j50.h: 3829: unsigned CCP4M0 :1;
[; ;pic18f67j50.h: 3830: unsigned CCP4M1 :1;
[; ;pic18f67j50.h: 3831: unsigned CCP4M2 :1;
[; ;pic18f67j50.h: 3832: unsigned CCP4M3 :1;
[; ;pic18f67j50.h: 3833: unsigned DC4B0 :1;
[; ;pic18f67j50.h: 3834: unsigned DC4B1 :1;
[; ;pic18f67j50.h: 3835: };
[; ;pic18f67j50.h: 3836: struct {
[; ;pic18f67j50.h: 3837: unsigned :4;
[; ;pic18f67j50.h: 3838: unsigned DCCP4Y :1;
[; ;pic18f67j50.h: 3839: unsigned DCCP4X :1;
[; ;pic18f67j50.h: 3840: };
[; ;pic18f67j50.h: 3841: struct {
[; ;pic18f67j50.h: 3842: unsigned :4;
[; ;pic18f67j50.h: 3843: unsigned DC4Y :1;
[; ;pic18f67j50.h: 3844: unsigned DC4X :1;
[; ;pic18f67j50.h: 3845: };
[; ;pic18f67j50.h: 3846: } CCP4CONbits_t;
[; ;pic18f67j50.h: 3847: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF73;
[; ;pic18f67j50.h: 3912: extern volatile unsigned short CCPR4 @ 0xF74;
"3914
[; ;pic18f67j50.h: 3914: asm("CCPR4 equ 0F74h");
[; <" CCPR4 equ 0F74h ;# ">
[; ;pic18f67j50.h: 3919: extern volatile unsigned char CCPR4L @ 0xF74;
"3921
[; ;pic18f67j50.h: 3921: asm("CCPR4L equ 0F74h");
[; <" CCPR4L equ 0F74h ;# ">
[; ;pic18f67j50.h: 3926: extern volatile unsigned char CCPR4H @ 0xF75;
"3928
[; ;pic18f67j50.h: 3928: asm("CCPR4H equ 0F75h");
[; <" CCPR4H equ 0F75h ;# ">
[; ;pic18f67j50.h: 3933: extern volatile unsigned char T4CON @ 0xF76;
"3935
[; ;pic18f67j50.h: 3935: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f67j50.h: 3938: typedef union {
[; ;pic18f67j50.h: 3939: struct {
[; ;pic18f67j50.h: 3940: unsigned T4CKPS :2;
[; ;pic18f67j50.h: 3941: unsigned TMR4ON :1;
[; ;pic18f67j50.h: 3942: unsigned T4OUTPS :4;
[; ;pic18f67j50.h: 3943: };
[; ;pic18f67j50.h: 3944: struct {
[; ;pic18f67j50.h: 3945: unsigned T4CKPS0 :1;
[; ;pic18f67j50.h: 3946: unsigned T4CKPS1 :1;
[; ;pic18f67j50.h: 3947: unsigned :1;
[; ;pic18f67j50.h: 3948: unsigned T4OUTPS0 :1;
[; ;pic18f67j50.h: 3949: unsigned T4OUTPS1 :1;
[; ;pic18f67j50.h: 3950: unsigned T4OUTPS2 :1;
[; ;pic18f67j50.h: 3951: unsigned T4OUTPS3 :1;
[; ;pic18f67j50.h: 3952: };
[; ;pic18f67j50.h: 3953: } T4CONbits_t;
[; ;pic18f67j50.h: 3954: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f67j50.h: 4004: extern volatile unsigned char PR4 @ 0xF77;
"4006
[; ;pic18f67j50.h: 4006: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f67j50.h: 4011: extern volatile unsigned char CVRCON @ 0xF77;
"4013
[; ;pic18f67j50.h: 4013: asm("CVRCON equ 0F77h");
[; <" CVRCON equ 0F77h ;# ">
[; ;pic18f67j50.h: 4016: typedef union {
[; ;pic18f67j50.h: 4017: struct {
[; ;pic18f67j50.h: 4018: unsigned CVR :4;
[; ;pic18f67j50.h: 4019: unsigned CVRSS :1;
[; ;pic18f67j50.h: 4020: unsigned CVRR :1;
[; ;pic18f67j50.h: 4021: unsigned CVROE :1;
[; ;pic18f67j50.h: 4022: unsigned CVREN :1;
[; ;pic18f67j50.h: 4023: };
[; ;pic18f67j50.h: 4024: struct {
[; ;pic18f67j50.h: 4025: unsigned CVR0 :1;
[; ;pic18f67j50.h: 4026: unsigned CVR1 :1;
[; ;pic18f67j50.h: 4027: unsigned CVR2 :1;
[; ;pic18f67j50.h: 4028: unsigned CVR3 :1;
[; ;pic18f67j50.h: 4029: };
[; ;pic18f67j50.h: 4030: struct {
[; ;pic18f67j50.h: 4031: unsigned :6;
[; ;pic18f67j50.h: 4032: unsigned CVROEN :1;
[; ;pic18f67j50.h: 4033: };
[; ;pic18f67j50.h: 4034: } CVRCONbits_t;
[; ;pic18f67j50.h: 4035: extern volatile CVRCONbits_t CVRCONbits @ 0xF77;
[; ;pic18f67j50.h: 4090: extern volatile unsigned char TMR4 @ 0xF78;
"4092
[; ;pic18f67j50.h: 4092: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f67j50.h: 4097: extern volatile unsigned char T3CON @ 0xF79;
"4099
[; ;pic18f67j50.h: 4099: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f67j50.h: 4102: typedef union {
[; ;pic18f67j50.h: 4103: struct {
[; ;pic18f67j50.h: 4104: unsigned :2;
[; ;pic18f67j50.h: 4105: unsigned NOT_T3SYNC :1;
[; ;pic18f67j50.h: 4106: };
[; ;pic18f67j50.h: 4107: struct {
[; ;pic18f67j50.h: 4108: unsigned TMR3ON :1;
[; ;pic18f67j50.h: 4109: unsigned TMR3CS :1;
[; ;pic18f67j50.h: 4110: unsigned nT3SYNC :1;
[; ;pic18f67j50.h: 4111: unsigned T3CCP1 :1;
[; ;pic18f67j50.h: 4112: unsigned T3CKPS :2;
[; ;pic18f67j50.h: 4113: unsigned T3CCP2 :1;
[; ;pic18f67j50.h: 4114: unsigned RD16 :1;
[; ;pic18f67j50.h: 4115: };
[; ;pic18f67j50.h: 4116: struct {
[; ;pic18f67j50.h: 4117: unsigned :2;
[; ;pic18f67j50.h: 4118: unsigned T3SYNC :1;
[; ;pic18f67j50.h: 4119: unsigned :1;
[; ;pic18f67j50.h: 4120: unsigned T3CKPS0 :1;
[; ;pic18f67j50.h: 4121: unsigned T3CKPS1 :1;
[; ;pic18f67j50.h: 4122: };
[; ;pic18f67j50.h: 4123: struct {
[; ;pic18f67j50.h: 4124: unsigned :2;
[; ;pic18f67j50.h: 4125: unsigned T3INSYNC :1;
[; ;pic18f67j50.h: 4126: };
[; ;pic18f67j50.h: 4127: struct {
[; ;pic18f67j50.h: 4128: unsigned :3;
[; ;pic18f67j50.h: 4129: unsigned SOSCEN3 :1;
[; ;pic18f67j50.h: 4130: unsigned :3;
[; ;pic18f67j50.h: 4131: unsigned RD163 :1;
[; ;pic18f67j50.h: 4132: };
[; ;pic18f67j50.h: 4133: struct {
[; ;pic18f67j50.h: 4134: unsigned :7;
[; ;pic18f67j50.h: 4135: unsigned T3RD16 :1;
[; ;pic18f67j50.h: 4136: };
[; ;pic18f67j50.h: 4137: } T3CONbits_t;
[; ;pic18f67j50.h: 4138: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f67j50.h: 4218: extern volatile unsigned short TMR3 @ 0xF7A;
"4220
[; ;pic18f67j50.h: 4220: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f67j50.h: 4225: extern volatile unsigned char TMR3L @ 0xF7A;
"4227
[; ;pic18f67j50.h: 4227: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f67j50.h: 4232: extern volatile unsigned char TMR3H @ 0xF7B;
"4234
[; ;pic18f67j50.h: 4234: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f67j50.h: 4239: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"4241
[; ;pic18f67j50.h: 4241: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f67j50.h: 4244: typedef union {
[; ;pic18f67j50.h: 4245: struct {
[; ;pic18f67j50.h: 4246: unsigned ABDEN :1;
[; ;pic18f67j50.h: 4247: unsigned WUE :1;
[; ;pic18f67j50.h: 4248: unsigned :1;
[; ;pic18f67j50.h: 4249: unsigned BRG16 :1;
[; ;pic18f67j50.h: 4250: unsigned TXCKP :1;
[; ;pic18f67j50.h: 4251: unsigned RXDTP :1;
[; ;pic18f67j50.h: 4252: unsigned RCIDL :1;
[; ;pic18f67j50.h: 4253: unsigned ABDOVF :1;
[; ;pic18f67j50.h: 4254: };
[; ;pic18f67j50.h: 4255: struct {
[; ;pic18f67j50.h: 4256: unsigned :4;
[; ;pic18f67j50.h: 4257: unsigned SCKP :1;
[; ;pic18f67j50.h: 4258: unsigned DTRXP :1;
[; ;pic18f67j50.h: 4259: unsigned RCMT :1;
[; ;pic18f67j50.h: 4260: };
[; ;pic18f67j50.h: 4261: struct {
[; ;pic18f67j50.h: 4262: unsigned ABDEN2 :1;
[; ;pic18f67j50.h: 4263: unsigned WUE2 :1;
[; ;pic18f67j50.h: 4264: unsigned :1;
[; ;pic18f67j50.h: 4265: unsigned BRG162 :1;
[; ;pic18f67j50.h: 4266: unsigned SCKP2 :1;
[; ;pic18f67j50.h: 4267: unsigned DTRXP2 :1;
[; ;pic18f67j50.h: 4268: unsigned RCIDL2 :1;
[; ;pic18f67j50.h: 4269: unsigned ABDOVF2 :1;
[; ;pic18f67j50.h: 4270: };
[; ;pic18f67j50.h: 4271: struct {
[; ;pic18f67j50.h: 4272: unsigned :4;
[; ;pic18f67j50.h: 4273: unsigned TXCKP2 :1;
[; ;pic18f67j50.h: 4274: unsigned RXDTP2 :1;
[; ;pic18f67j50.h: 4275: unsigned RCMT2 :1;
[; ;pic18f67j50.h: 4276: };
[; ;pic18f67j50.h: 4277: } BAUDCON2bits_t;
[; ;pic18f67j50.h: 4278: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f67j50.h: 4383: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"4385
[; ;pic18f67j50.h: 4385: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f67j50.h: 4390: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"4392
[; ;pic18f67j50.h: 4392: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f67j50.h: 4395: extern volatile unsigned char BAUDCON @ 0xF7E;
"4397
[; ;pic18f67j50.h: 4397: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f67j50.h: 4399: extern volatile unsigned char BAUDCTL @ 0xF7E;
"4401
[; ;pic18f67j50.h: 4401: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f67j50.h: 4404: typedef union {
[; ;pic18f67j50.h: 4405: struct {
[; ;pic18f67j50.h: 4406: unsigned ABDEN :1;
[; ;pic18f67j50.h: 4407: unsigned WUE :1;
[; ;pic18f67j50.h: 4408: unsigned :1;
[; ;pic18f67j50.h: 4409: unsigned BRG16 :1;
[; ;pic18f67j50.h: 4410: unsigned TXCKP :1;
[; ;pic18f67j50.h: 4411: unsigned RXDTP :1;
[; ;pic18f67j50.h: 4412: unsigned RCIDL :1;
[; ;pic18f67j50.h: 4413: unsigned ABDOVF :1;
[; ;pic18f67j50.h: 4414: };
[; ;pic18f67j50.h: 4415: struct {
[; ;pic18f67j50.h: 4416: unsigned :4;
[; ;pic18f67j50.h: 4417: unsigned SCKP :1;
[; ;pic18f67j50.h: 4418: unsigned DTRXP :1;
[; ;pic18f67j50.h: 4419: unsigned RCMT :1;
[; ;pic18f67j50.h: 4420: };
[; ;pic18f67j50.h: 4421: struct {
[; ;pic18f67j50.h: 4422: unsigned ABDEN1 :1;
[; ;pic18f67j50.h: 4423: unsigned WUE1 :1;
[; ;pic18f67j50.h: 4424: unsigned :1;
[; ;pic18f67j50.h: 4425: unsigned BRG161 :1;
[; ;pic18f67j50.h: 4426: unsigned CKTXP :1;
[; ;pic18f67j50.h: 4427: unsigned DTRXP1 :1;
[; ;pic18f67j50.h: 4428: unsigned RCIDL1 :1;
[; ;pic18f67j50.h: 4429: unsigned ABDOVF1 :1;
[; ;pic18f67j50.h: 4430: };
[; ;pic18f67j50.h: 4431: struct {
[; ;pic18f67j50.h: 4432: unsigned :4;
[; ;pic18f67j50.h: 4433: unsigned SCKP1 :1;
[; ;pic18f67j50.h: 4434: unsigned RXDTP1 :1;
[; ;pic18f67j50.h: 4435: unsigned RCMT1 :1;
[; ;pic18f67j50.h: 4436: };
[; ;pic18f67j50.h: 4437: struct {
[; ;pic18f67j50.h: 4438: unsigned :4;
[; ;pic18f67j50.h: 4439: unsigned TXCKP1 :1;
[; ;pic18f67j50.h: 4440: };
[; ;pic18f67j50.h: 4441: struct {
[; ;pic18f67j50.h: 4442: unsigned :5;
[; ;pic18f67j50.h: 4443: unsigned RXCKP :1;
[; ;pic18f67j50.h: 4444: };
[; ;pic18f67j50.h: 4445: struct {
[; ;pic18f67j50.h: 4446: unsigned :1;
[; ;pic18f67j50.h: 4447: unsigned W4E :1;
[; ;pic18f67j50.h: 4448: };
[; ;pic18f67j50.h: 4449: } BAUDCON1bits_t;
[; ;pic18f67j50.h: 4450: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f67j50.h: 4568: typedef union {
[; ;pic18f67j50.h: 4569: struct {
[; ;pic18f67j50.h: 4570: unsigned ABDEN :1;
[; ;pic18f67j50.h: 4571: unsigned WUE :1;
[; ;pic18f67j50.h: 4572: unsigned :1;
[; ;pic18f67j50.h: 4573: unsigned BRG16 :1;
[; ;pic18f67j50.h: 4574: unsigned TXCKP :1;
[; ;pic18f67j50.h: 4575: unsigned RXDTP :1;
[; ;pic18f67j50.h: 4576: unsigned RCIDL :1;
[; ;pic18f67j50.h: 4577: unsigned ABDOVF :1;
[; ;pic18f67j50.h: 4578: };
[; ;pic18f67j50.h: 4579: struct {
[; ;pic18f67j50.h: 4580: unsigned :4;
[; ;pic18f67j50.h: 4581: unsigned SCKP :1;
[; ;pic18f67j50.h: 4582: unsigned DTRXP :1;
[; ;pic18f67j50.h: 4583: unsigned RCMT :1;
[; ;pic18f67j50.h: 4584: };
[; ;pic18f67j50.h: 4585: struct {
[; ;pic18f67j50.h: 4586: unsigned ABDEN1 :1;
[; ;pic18f67j50.h: 4587: unsigned WUE1 :1;
[; ;pic18f67j50.h: 4588: unsigned :1;
[; ;pic18f67j50.h: 4589: unsigned BRG161 :1;
[; ;pic18f67j50.h: 4590: unsigned CKTXP :1;
[; ;pic18f67j50.h: 4591: unsigned DTRXP1 :1;
[; ;pic18f67j50.h: 4592: unsigned RCIDL1 :1;
[; ;pic18f67j50.h: 4593: unsigned ABDOVF1 :1;
[; ;pic18f67j50.h: 4594: };
[; ;pic18f67j50.h: 4595: struct {
[; ;pic18f67j50.h: 4596: unsigned :4;
[; ;pic18f67j50.h: 4597: unsigned SCKP1 :1;
[; ;pic18f67j50.h: 4598: unsigned RXDTP1 :1;
[; ;pic18f67j50.h: 4599: unsigned RCMT1 :1;
[; ;pic18f67j50.h: 4600: };
[; ;pic18f67j50.h: 4601: struct {
[; ;pic18f67j50.h: 4602: unsigned :4;
[; ;pic18f67j50.h: 4603: unsigned TXCKP1 :1;
[; ;pic18f67j50.h: 4604: };
[; ;pic18f67j50.h: 4605: struct {
[; ;pic18f67j50.h: 4606: unsigned :5;
[; ;pic18f67j50.h: 4607: unsigned RXCKP :1;
[; ;pic18f67j50.h: 4608: };
[; ;pic18f67j50.h: 4609: struct {
[; ;pic18f67j50.h: 4610: unsigned :1;
[; ;pic18f67j50.h: 4611: unsigned W4E :1;
[; ;pic18f67j50.h: 4612: };
[; ;pic18f67j50.h: 4613: } BAUDCONbits_t;
[; ;pic18f67j50.h: 4614: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f67j50.h: 4731: typedef union {
[; ;pic18f67j50.h: 4732: struct {
[; ;pic18f67j50.h: 4733: unsigned ABDEN :1;
[; ;pic18f67j50.h: 4734: unsigned WUE :1;
[; ;pic18f67j50.h: 4735: unsigned :1;
[; ;pic18f67j50.h: 4736: unsigned BRG16 :1;
[; ;pic18f67j50.h: 4737: unsigned TXCKP :1;
[; ;pic18f67j50.h: 4738: unsigned RXDTP :1;
[; ;pic18f67j50.h: 4739: unsigned RCIDL :1;
[; ;pic18f67j50.h: 4740: unsigned ABDOVF :1;
[; ;pic18f67j50.h: 4741: };
[; ;pic18f67j50.h: 4742: struct {
[; ;pic18f67j50.h: 4743: unsigned :4;
[; ;pic18f67j50.h: 4744: unsigned SCKP :1;
[; ;pic18f67j50.h: 4745: unsigned DTRXP :1;
[; ;pic18f67j50.h: 4746: unsigned RCMT :1;
[; ;pic18f67j50.h: 4747: };
[; ;pic18f67j50.h: 4748: struct {
[; ;pic18f67j50.h: 4749: unsigned ABDEN1 :1;
[; ;pic18f67j50.h: 4750: unsigned WUE1 :1;
[; ;pic18f67j50.h: 4751: unsigned :1;
[; ;pic18f67j50.h: 4752: unsigned BRG161 :1;
[; ;pic18f67j50.h: 4753: unsigned CKTXP :1;
[; ;pic18f67j50.h: 4754: unsigned DTRXP1 :1;
[; ;pic18f67j50.h: 4755: unsigned RCIDL1 :1;
[; ;pic18f67j50.h: 4756: unsigned ABDOVF1 :1;
[; ;pic18f67j50.h: 4757: };
[; ;pic18f67j50.h: 4758: struct {
[; ;pic18f67j50.h: 4759: unsigned :4;
[; ;pic18f67j50.h: 4760: unsigned SCKP1 :1;
[; ;pic18f67j50.h: 4761: unsigned RXDTP1 :1;
[; ;pic18f67j50.h: 4762: unsigned RCMT1 :1;
[; ;pic18f67j50.h: 4763: };
[; ;pic18f67j50.h: 4764: struct {
[; ;pic18f67j50.h: 4765: unsigned :4;
[; ;pic18f67j50.h: 4766: unsigned TXCKP1 :1;
[; ;pic18f67j50.h: 4767: };
[; ;pic18f67j50.h: 4768: struct {
[; ;pic18f67j50.h: 4769: unsigned :5;
[; ;pic18f67j50.h: 4770: unsigned RXCKP :1;
[; ;pic18f67j50.h: 4771: };
[; ;pic18f67j50.h: 4772: struct {
[; ;pic18f67j50.h: 4773: unsigned :1;
[; ;pic18f67j50.h: 4774: unsigned W4E :1;
[; ;pic18f67j50.h: 4775: };
[; ;pic18f67j50.h: 4776: } BAUDCTLbits_t;
[; ;pic18f67j50.h: 4777: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f67j50.h: 4897: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"4899
[; ;pic18f67j50.h: 4899: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f67j50.h: 4902: extern volatile unsigned char SPBRGH @ 0xF7F;
"4904
[; ;pic18f67j50.h: 4904: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f67j50.h: 4909: extern volatile unsigned char PORTA @ 0xF80;
"4911
[; ;pic18f67j50.h: 4911: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f67j50.h: 4914: typedef union {
[; ;pic18f67j50.h: 4915: struct {
[; ;pic18f67j50.h: 4916: unsigned RA0 :1;
[; ;pic18f67j50.h: 4917: unsigned RA1 :1;
[; ;pic18f67j50.h: 4918: unsigned RA2 :1;
[; ;pic18f67j50.h: 4919: unsigned RA3 :1;
[; ;pic18f67j50.h: 4920: unsigned RA4 :1;
[; ;pic18f67j50.h: 4921: unsigned RA5 :1;
[; ;pic18f67j50.h: 4922: unsigned RA6 :1;
[; ;pic18f67j50.h: 4923: unsigned RA7 :1;
[; ;pic18f67j50.h: 4924: };
[; ;pic18f67j50.h: 4925: struct {
[; ;pic18f67j50.h: 4926: unsigned AN0 :1;
[; ;pic18f67j50.h: 4927: unsigned AN1 :1;
[; ;pic18f67j50.h: 4928: unsigned AN2 :1;
[; ;pic18f67j50.h: 4929: unsigned AN3 :1;
[; ;pic18f67j50.h: 4930: unsigned T0CKI :1;
[; ;pic18f67j50.h: 4931: unsigned AN4 :1;
[; ;pic18f67j50.h: 4932: unsigned OSC2 :1;
[; ;pic18f67j50.h: 4933: };
[; ;pic18f67j50.h: 4934: struct {
[; ;pic18f67j50.h: 4935: unsigned :2;
[; ;pic18f67j50.h: 4936: unsigned VREFM :1;
[; ;pic18f67j50.h: 4937: unsigned VREFP :1;
[; ;pic18f67j50.h: 4938: unsigned :1;
[; ;pic18f67j50.h: 4939: unsigned C2INA :1;
[; ;pic18f67j50.h: 4940: unsigned CLKO :1;
[; ;pic18f67j50.h: 4941: };
[; ;pic18f67j50.h: 4942: struct {
[; ;pic18f67j50.h: 4943: unsigned ULPWUIN :1;
[; ;pic18f67j50.h: 4944: unsigned :4;
[; ;pic18f67j50.h: 4945: unsigned LVDIN :1;
[; ;pic18f67j50.h: 4946: unsigned :1;
[; ;pic18f67j50.h: 4947: unsigned RJPU :1;
[; ;pic18f67j50.h: 4948: };
[; ;pic18f67j50.h: 4949: } PORTAbits_t;
[; ;pic18f67j50.h: 4950: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f67j50.h: 5065: extern volatile unsigned char PORTB @ 0xF81;
"5067
[; ;pic18f67j50.h: 5067: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f67j50.h: 5070: typedef union {
[; ;pic18f67j50.h: 5071: struct {
[; ;pic18f67j50.h: 5072: unsigned RB0 :1;
[; ;pic18f67j50.h: 5073: unsigned RB1 :1;
[; ;pic18f67j50.h: 5074: unsigned RB2 :1;
[; ;pic18f67j50.h: 5075: unsigned RB3 :1;
[; ;pic18f67j50.h: 5076: unsigned RB4 :1;
[; ;pic18f67j50.h: 5077: unsigned RB5 :1;
[; ;pic18f67j50.h: 5078: unsigned RB6 :1;
[; ;pic18f67j50.h: 5079: unsigned RB7 :1;
[; ;pic18f67j50.h: 5080: };
[; ;pic18f67j50.h: 5081: struct {
[; ;pic18f67j50.h: 5082: unsigned INT0 :1;
[; ;pic18f67j50.h: 5083: unsigned INT1 :1;
[; ;pic18f67j50.h: 5084: unsigned INT2 :1;
[; ;pic18f67j50.h: 5085: unsigned INT3 :1;
[; ;pic18f67j50.h: 5086: unsigned KBI0 :1;
[; ;pic18f67j50.h: 5087: unsigned KBI1 :1;
[; ;pic18f67j50.h: 5088: unsigned KBI2 :1;
[; ;pic18f67j50.h: 5089: unsigned KBI3 :1;
[; ;pic18f67j50.h: 5090: };
[; ;pic18f67j50.h: 5091: struct {
[; ;pic18f67j50.h: 5092: unsigned :1;
[; ;pic18f67j50.h: 5093: unsigned PMA4 :1;
[; ;pic18f67j50.h: 5094: unsigned PMA3 :1;
[; ;pic18f67j50.h: 5095: unsigned PMA2 :1;
[; ;pic18f67j50.h: 5096: unsigned PMA1 :1;
[; ;pic18f67j50.h: 5097: unsigned PMA0 :1;
[; ;pic18f67j50.h: 5098: };
[; ;pic18f67j50.h: 5099: struct {
[; ;pic18f67j50.h: 5100: unsigned FLT0 :1;
[; ;pic18f67j50.h: 5101: };
[; ;pic18f67j50.h: 5102: struct {
[; ;pic18f67j50.h: 5103: unsigned :5;
[; ;pic18f67j50.h: 5104: unsigned PGC :1;
[; ;pic18f67j50.h: 5105: unsigned PGD :1;
[; ;pic18f67j50.h: 5106: };
[; ;pic18f67j50.h: 5107: struct {
[; ;pic18f67j50.h: 5108: unsigned :3;
[; ;pic18f67j50.h: 5109: unsigned CCP2_PA2 :1;
[; ;pic18f67j50.h: 5110: };
[; ;pic18f67j50.h: 5111: } PORTBbits_t;
[; ;pic18f67j50.h: 5112: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f67j50.h: 5242: extern volatile unsigned char PORTC @ 0xF82;
"5244
[; ;pic18f67j50.h: 5244: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f67j50.h: 5247: typedef union {
[; ;pic18f67j50.h: 5248: struct {
[; ;pic18f67j50.h: 5249: unsigned RC0 :1;
[; ;pic18f67j50.h: 5250: unsigned RC1 :1;
[; ;pic18f67j50.h: 5251: unsigned RC2 :1;
[; ;pic18f67j50.h: 5252: unsigned RC3 :1;
[; ;pic18f67j50.h: 5253: unsigned RC4 :1;
[; ;pic18f67j50.h: 5254: unsigned RC5 :1;
[; ;pic18f67j50.h: 5255: unsigned RC6 :1;
[; ;pic18f67j50.h: 5256: unsigned RC7 :1;
[; ;pic18f67j50.h: 5257: };
[; ;pic18f67j50.h: 5258: struct {
[; ;pic18f67j50.h: 5259: unsigned T1OSO :1;
[; ;pic18f67j50.h: 5260: unsigned T1OSI :1;
[; ;pic18f67j50.h: 5261: unsigned CCP1 :1;
[; ;pic18f67j50.h: 5262: unsigned SCK :1;
[; ;pic18f67j50.h: 5263: unsigned SDI :1;
[; ;pic18f67j50.h: 5264: unsigned SDO :1;
[; ;pic18f67j50.h: 5265: unsigned TX :1;
[; ;pic18f67j50.h: 5266: unsigned RX :1;
[; ;pic18f67j50.h: 5267: };
[; ;pic18f67j50.h: 5268: struct {
[; ;pic18f67j50.h: 5269: unsigned T13CKI :1;
[; ;pic18f67j50.h: 5270: unsigned CCP2 :1;
[; ;pic18f67j50.h: 5271: unsigned :1;
[; ;pic18f67j50.h: 5272: unsigned SCL :1;
[; ;pic18f67j50.h: 5273: unsigned SDA :1;
[; ;pic18f67j50.h: 5274: unsigned :1;
[; ;pic18f67j50.h: 5275: unsigned CK :1;
[; ;pic18f67j50.h: 5276: unsigned DT :1;
[; ;pic18f67j50.h: 5277: };
[; ;pic18f67j50.h: 5278: struct {
[; ;pic18f67j50.h: 5279: unsigned :5;
[; ;pic18f67j50.h: 5280: unsigned C2OUT :1;
[; ;pic18f67j50.h: 5281: };
[; ;pic18f67j50.h: 5282: struct {
[; ;pic18f67j50.h: 5283: unsigned :1;
[; ;pic18f67j50.h: 5284: unsigned PA2 :1;
[; ;pic18f67j50.h: 5285: unsigned PA1 :1;
[; ;pic18f67j50.h: 5286: };
[; ;pic18f67j50.h: 5287: } PORTCbits_t;
[; ;pic18f67j50.h: 5288: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f67j50.h: 5418: extern volatile unsigned char PORTD @ 0xF83;
"5420
[; ;pic18f67j50.h: 5420: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f67j50.h: 5423: typedef union {
[; ;pic18f67j50.h: 5424: struct {
[; ;pic18f67j50.h: 5425: unsigned RD0 :1;
[; ;pic18f67j50.h: 5426: unsigned RD1 :1;
[; ;pic18f67j50.h: 5427: unsigned RD2 :1;
[; ;pic18f67j50.h: 5428: unsigned RD3 :1;
[; ;pic18f67j50.h: 5429: unsigned RD4 :1;
[; ;pic18f67j50.h: 5430: unsigned RD5 :1;
[; ;pic18f67j50.h: 5431: unsigned RD6 :1;
[; ;pic18f67j50.h: 5432: unsigned RD7 :1;
[; ;pic18f67j50.h: 5433: };
[; ;pic18f67j50.h: 5434: struct {
[; ;pic18f67j50.h: 5435: unsigned PMD0 :1;
[; ;pic18f67j50.h: 5436: unsigned PMD1 :1;
[; ;pic18f67j50.h: 5437: unsigned PMD2 :1;
[; ;pic18f67j50.h: 5438: unsigned PMD3 :1;
[; ;pic18f67j50.h: 5439: unsigned PMD4 :1;
[; ;pic18f67j50.h: 5440: unsigned PMD5 :1;
[; ;pic18f67j50.h: 5441: unsigned PMD6 :1;
[; ;pic18f67j50.h: 5442: unsigned PMD7 :1;
[; ;pic18f67j50.h: 5443: };
[; ;pic18f67j50.h: 5444: struct {
[; ;pic18f67j50.h: 5445: unsigned :5;
[; ;pic18f67j50.h: 5446: unsigned SDA2 :1;
[; ;pic18f67j50.h: 5447: unsigned SCL2 :1;
[; ;pic18f67j50.h: 5448: unsigned SS2 :1;
[; ;pic18f67j50.h: 5449: };
[; ;pic18f67j50.h: 5450: struct {
[; ;pic18f67j50.h: 5451: unsigned :4;
[; ;pic18f67j50.h: 5452: unsigned SDO2 :1;
[; ;pic18f67j50.h: 5453: unsigned SDI2 :1;
[; ;pic18f67j50.h: 5454: unsigned SCK2 :1;
[; ;pic18f67j50.h: 5455: };
[; ;pic18f67j50.h: 5456: } PORTDbits_t;
[; ;pic18f67j50.h: 5457: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f67j50.h: 5572: extern volatile unsigned char PORTE @ 0xF84;
"5574
[; ;pic18f67j50.h: 5574: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f67j50.h: 5577: typedef union {
[; ;pic18f67j50.h: 5578: struct {
[; ;pic18f67j50.h: 5579: unsigned RE0 :1;
[; ;pic18f67j50.h: 5580: unsigned RE1 :1;
[; ;pic18f67j50.h: 5581: unsigned RE2 :1;
[; ;pic18f67j50.h: 5582: unsigned RE3 :1;
[; ;pic18f67j50.h: 5583: unsigned RE4 :1;
[; ;pic18f67j50.h: 5584: unsigned RE5 :1;
[; ;pic18f67j50.h: 5585: unsigned RE6 :1;
[; ;pic18f67j50.h: 5586: unsigned RE7 :1;
[; ;pic18f67j50.h: 5587: };
[; ;pic18f67j50.h: 5588: struct {
[; ;pic18f67j50.h: 5589: unsigned PMRD :1;
[; ;pic18f67j50.h: 5590: unsigned PMWR :1;
[; ;pic18f67j50.h: 5591: unsigned PMBE :1;
[; ;pic18f67j50.h: 5592: unsigned PMA13 :1;
[; ;pic18f67j50.h: 5593: unsigned PMA12 :1;
[; ;pic18f67j50.h: 5594: unsigned PMA11 :1;
[; ;pic18f67j50.h: 5595: unsigned PMA10 :1;
[; ;pic18f67j50.h: 5596: unsigned PMA9 :1;
[; ;pic18f67j50.h: 5597: };
[; ;pic18f67j50.h: 5598: struct {
[; ;pic18f67j50.h: 5599: unsigned :3;
[; ;pic18f67j50.h: 5600: unsigned REFO :1;
[; ;pic18f67j50.h: 5601: unsigned :3;
[; ;pic18f67j50.h: 5602: unsigned CCP2 :1;
[; ;pic18f67j50.h: 5603: };
[; ;pic18f67j50.h: 5604: struct {
[; ;pic18f67j50.h: 5605: unsigned PD2 :1;
[; ;pic18f67j50.h: 5606: unsigned PC2 :1;
[; ;pic18f67j50.h: 5607: unsigned CCP10 :1;
[; ;pic18f67j50.h: 5608: unsigned CCP9E :1;
[; ;pic18f67j50.h: 5609: unsigned CCP8E :1;
[; ;pic18f67j50.h: 5610: unsigned CCP7E :1;
[; ;pic18f67j50.h: 5611: unsigned CCP6E :1;
[; ;pic18f67j50.h: 5612: unsigned CCP2E :1;
[; ;pic18f67j50.h: 5613: };
[; ;pic18f67j50.h: 5614: struct {
[; ;pic18f67j50.h: 5615: unsigned RDE :1;
[; ;pic18f67j50.h: 5616: unsigned WRE :1;
[; ;pic18f67j50.h: 5617: unsigned CS :1;
[; ;pic18f67j50.h: 5618: unsigned PC3E :1;
[; ;pic18f67j50.h: 5619: unsigned PB3E :1;
[; ;pic18f67j50.h: 5620: unsigned PC1E :1;
[; ;pic18f67j50.h: 5621: unsigned PB1E :1;
[; ;pic18f67j50.h: 5622: unsigned PA2E :1;
[; ;pic18f67j50.h: 5623: };
[; ;pic18f67j50.h: 5624: struct {
[; ;pic18f67j50.h: 5625: unsigned :2;
[; ;pic18f67j50.h: 5626: unsigned PB2 :1;
[; ;pic18f67j50.h: 5627: };
[; ;pic18f67j50.h: 5628: } PORTEbits_t;
[; ;pic18f67j50.h: 5629: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f67j50.h: 5809: extern volatile unsigned char PORTF @ 0xF85;
"5811
[; ;pic18f67j50.h: 5811: asm("PORTF equ 0F85h");
[; <" PORTF equ 0F85h ;# ">
[; ;pic18f67j50.h: 5814: typedef union {
[; ;pic18f67j50.h: 5815: struct {
[; ;pic18f67j50.h: 5816: unsigned :2;
[; ;pic18f67j50.h: 5817: unsigned RF2 :1;
[; ;pic18f67j50.h: 5818: unsigned RF3 :1;
[; ;pic18f67j50.h: 5819: unsigned RF4 :1;
[; ;pic18f67j50.h: 5820: unsigned RF5 :1;
[; ;pic18f67j50.h: 5821: unsigned RF6 :1;
[; ;pic18f67j50.h: 5822: unsigned RF7 :1;
[; ;pic18f67j50.h: 5823: };
[; ;pic18f67j50.h: 5824: struct {
[; ;pic18f67j50.h: 5825: unsigned :2;
[; ;pic18f67j50.h: 5826: unsigned AN7 :1;
[; ;pic18f67j50.h: 5827: unsigned :2;
[; ;pic18f67j50.h: 5828: unsigned AN10 :1;
[; ;pic18f67j50.h: 5829: unsigned AN11 :1;
[; ;pic18f67j50.h: 5830: unsigned SS :1;
[; ;pic18f67j50.h: 5831: };
[; ;pic18f67j50.h: 5832: struct {
[; ;pic18f67j50.h: 5833: unsigned :5;
[; ;pic18f67j50.h: 5834: unsigned CVREF :1;
[; ;pic18f67j50.h: 5835: };
[; ;pic18f67j50.h: 5836: struct {
[; ;pic18f67j50.h: 5837: unsigned :2;
[; ;pic18f67j50.h: 5838: unsigned C2INB :1;
[; ;pic18f67j50.h: 5839: unsigned :2;
[; ;pic18f67j50.h: 5840: unsigned C1INB :1;
[; ;pic18f67j50.h: 5841: unsigned C1INA :1;
[; ;pic18f67j50.h: 5842: unsigned C1OUT :1;
[; ;pic18f67j50.h: 5843: };
[; ;pic18f67j50.h: 5844: struct {
[; ;pic18f67j50.h: 5845: unsigned :2;
[; ;pic18f67j50.h: 5846: unsigned PMA5 :1;
[; ;pic18f67j50.h: 5847: };
[; ;pic18f67j50.h: 5848: struct {
[; ;pic18f67j50.h: 5849: unsigned :2;
[; ;pic18f67j50.h: 5850: unsigned C1OUTF :1;
[; ;pic18f67j50.h: 5851: };
[; ;pic18f67j50.h: 5852: } PORTFbits_t;
[; ;pic18f67j50.h: 5853: extern volatile PORTFbits_t PORTFbits @ 0xF85;
[; ;pic18f67j50.h: 5943: extern volatile unsigned char PORTG @ 0xF86;
"5945
[; ;pic18f67j50.h: 5945: asm("PORTG equ 0F86h");
[; <" PORTG equ 0F86h ;# ">
[; ;pic18f67j50.h: 5948: typedef union {
[; ;pic18f67j50.h: 5949: struct {
[; ;pic18f67j50.h: 5950: unsigned RG0 :1;
[; ;pic18f67j50.h: 5951: unsigned RG1 :1;
[; ;pic18f67j50.h: 5952: unsigned RG2 :1;
[; ;pic18f67j50.h: 5953: unsigned RG3 :1;
[; ;pic18f67j50.h: 5954: unsigned RG4 :1;
[; ;pic18f67j50.h: 5955: unsigned :1;
[; ;pic18f67j50.h: 5956: unsigned REPU :1;
[; ;pic18f67j50.h: 5957: unsigned RDPU :1;
[; ;pic18f67j50.h: 5958: };
[; ;pic18f67j50.h: 5959: struct {
[; ;pic18f67j50.h: 5960: unsigned CCP3 :1;
[; ;pic18f67j50.h: 5961: unsigned TX2 :1;
[; ;pic18f67j50.h: 5962: unsigned RX2 :1;
[; ;pic18f67j50.h: 5963: unsigned CCP4 :1;
[; ;pic18f67j50.h: 5964: unsigned CCP5 :1;
[; ;pic18f67j50.h: 5965: };
[; ;pic18f67j50.h: 5966: struct {
[; ;pic18f67j50.h: 5967: unsigned :1;
[; ;pic18f67j50.h: 5968: unsigned CK2 :1;
[; ;pic18f67j50.h: 5969: unsigned DT2 :1;
[; ;pic18f67j50.h: 5970: };
[; ;pic18f67j50.h: 5971: struct {
[; ;pic18f67j50.h: 5972: unsigned PMA8 :1;
[; ;pic18f67j50.h: 5973: unsigned PMA7 :1;
[; ;pic18f67j50.h: 5974: unsigned PMA6 :1;
[; ;pic18f67j50.h: 5975: unsigned PMCS1 :1;
[; ;pic18f67j50.h: 5976: unsigned PMCS2 :1;
[; ;pic18f67j50.h: 5977: };
[; ;pic18f67j50.h: 5978: struct {
[; ;pic18f67j50.h: 5979: unsigned :1;
[; ;pic18f67j50.h: 5980: unsigned C3OUTG :1;
[; ;pic18f67j50.h: 5981: unsigned :4;
[; ;pic18f67j50.h: 5982: unsigned RG6 :1;
[; ;pic18f67j50.h: 5983: unsigned RG7 :1;
[; ;pic18f67j50.h: 5984: };
[; ;pic18f67j50.h: 5985: } PORTGbits_t;
[; ;pic18f67j50.h: 5986: extern volatile PORTGbits_t PORTGbits @ 0xF86;
[; ;pic18f67j50.h: 6101: extern volatile unsigned char LATA @ 0xF89;
"6103
[; ;pic18f67j50.h: 6103: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f67j50.h: 6106: typedef union {
[; ;pic18f67j50.h: 6107: struct {
[; ;pic18f67j50.h: 6108: unsigned LATA0 :1;
[; ;pic18f67j50.h: 6109: unsigned LATA1 :1;
[; ;pic18f67j50.h: 6110: unsigned LATA2 :1;
[; ;pic18f67j50.h: 6111: unsigned LATA3 :1;
[; ;pic18f67j50.h: 6112: unsigned LATA4 :1;
[; ;pic18f67j50.h: 6113: unsigned LATA5 :1;
[; ;pic18f67j50.h: 6114: unsigned LATA6 :1;
[; ;pic18f67j50.h: 6115: unsigned LATA7 :1;
[; ;pic18f67j50.h: 6116: };
[; ;pic18f67j50.h: 6117: struct {
[; ;pic18f67j50.h: 6118: unsigned LA0 :1;
[; ;pic18f67j50.h: 6119: unsigned LA1 :1;
[; ;pic18f67j50.h: 6120: unsigned LA2 :1;
[; ;pic18f67j50.h: 6121: unsigned LA3 :1;
[; ;pic18f67j50.h: 6122: unsigned LA4 :1;
[; ;pic18f67j50.h: 6123: unsigned LA5 :1;
[; ;pic18f67j50.h: 6124: unsigned LA6 :1;
[; ;pic18f67j50.h: 6125: unsigned LA7 :1;
[; ;pic18f67j50.h: 6126: };
[; ;pic18f67j50.h: 6127: } LATAbits_t;
[; ;pic18f67j50.h: 6128: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f67j50.h: 6213: extern volatile unsigned char LATB @ 0xF8A;
"6215
[; ;pic18f67j50.h: 6215: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f67j50.h: 6218: typedef union {
[; ;pic18f67j50.h: 6219: struct {
[; ;pic18f67j50.h: 6220: unsigned LATB0 :1;
[; ;pic18f67j50.h: 6221: unsigned LATB1 :1;
[; ;pic18f67j50.h: 6222: unsigned LATB2 :1;
[; ;pic18f67j50.h: 6223: unsigned LATB3 :1;
[; ;pic18f67j50.h: 6224: unsigned LATB4 :1;
[; ;pic18f67j50.h: 6225: unsigned LATB5 :1;
[; ;pic18f67j50.h: 6226: unsigned LATB6 :1;
[; ;pic18f67j50.h: 6227: unsigned LATB7 :1;
[; ;pic18f67j50.h: 6228: };
[; ;pic18f67j50.h: 6229: struct {
[; ;pic18f67j50.h: 6230: unsigned LB0 :1;
[; ;pic18f67j50.h: 6231: unsigned LB1 :1;
[; ;pic18f67j50.h: 6232: unsigned LB2 :1;
[; ;pic18f67j50.h: 6233: unsigned LB3 :1;
[; ;pic18f67j50.h: 6234: unsigned LB4 :1;
[; ;pic18f67j50.h: 6235: unsigned LB5 :1;
[; ;pic18f67j50.h: 6236: unsigned LB6 :1;
[; ;pic18f67j50.h: 6237: unsigned LB7 :1;
[; ;pic18f67j50.h: 6238: };
[; ;pic18f67j50.h: 6239: } LATBbits_t;
[; ;pic18f67j50.h: 6240: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f67j50.h: 6325: extern volatile unsigned char LATC @ 0xF8B;
"6327
[; ;pic18f67j50.h: 6327: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f67j50.h: 6330: typedef union {
[; ;pic18f67j50.h: 6331: struct {
[; ;pic18f67j50.h: 6332: unsigned LATC0 :1;
[; ;pic18f67j50.h: 6333: unsigned LATC1 :1;
[; ;pic18f67j50.h: 6334: unsigned LATC2 :1;
[; ;pic18f67j50.h: 6335: unsigned LATC3 :1;
[; ;pic18f67j50.h: 6336: unsigned LATC4 :1;
[; ;pic18f67j50.h: 6337: unsigned LATC5 :1;
[; ;pic18f67j50.h: 6338: unsigned LATC6 :1;
[; ;pic18f67j50.h: 6339: unsigned LATC7 :1;
[; ;pic18f67j50.h: 6340: };
[; ;pic18f67j50.h: 6341: struct {
[; ;pic18f67j50.h: 6342: unsigned LC0 :1;
[; ;pic18f67j50.h: 6343: unsigned LC1 :1;
[; ;pic18f67j50.h: 6344: unsigned LC2 :1;
[; ;pic18f67j50.h: 6345: unsigned LC3 :1;
[; ;pic18f67j50.h: 6346: unsigned LC4 :1;
[; ;pic18f67j50.h: 6347: unsigned LC5 :1;
[; ;pic18f67j50.h: 6348: unsigned LC6 :1;
[; ;pic18f67j50.h: 6349: unsigned LC7 :1;
[; ;pic18f67j50.h: 6350: };
[; ;pic18f67j50.h: 6351: } LATCbits_t;
[; ;pic18f67j50.h: 6352: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f67j50.h: 6437: extern volatile unsigned char LATD @ 0xF8C;
"6439
[; ;pic18f67j50.h: 6439: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f67j50.h: 6442: typedef union {
[; ;pic18f67j50.h: 6443: struct {
[; ;pic18f67j50.h: 6444: unsigned LATD0 :1;
[; ;pic18f67j50.h: 6445: unsigned LATD1 :1;
[; ;pic18f67j50.h: 6446: unsigned LATD2 :1;
[; ;pic18f67j50.h: 6447: unsigned LATD3 :1;
[; ;pic18f67j50.h: 6448: unsigned LATD4 :1;
[; ;pic18f67j50.h: 6449: unsigned LATD5 :1;
[; ;pic18f67j50.h: 6450: unsigned LATD6 :1;
[; ;pic18f67j50.h: 6451: unsigned LATD7 :1;
[; ;pic18f67j50.h: 6452: };
[; ;pic18f67j50.h: 6453: struct {
[; ;pic18f67j50.h: 6454: unsigned LD0 :1;
[; ;pic18f67j50.h: 6455: unsigned LD1 :1;
[; ;pic18f67j50.h: 6456: unsigned LD2 :1;
[; ;pic18f67j50.h: 6457: unsigned LD3 :1;
[; ;pic18f67j50.h: 6458: unsigned LD4 :1;
[; ;pic18f67j50.h: 6459: unsigned LD5 :1;
[; ;pic18f67j50.h: 6460: unsigned LD6 :1;
[; ;pic18f67j50.h: 6461: unsigned LD7 :1;
[; ;pic18f67j50.h: 6462: };
[; ;pic18f67j50.h: 6463: } LATDbits_t;
[; ;pic18f67j50.h: 6464: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f67j50.h: 6549: extern volatile unsigned char LATE @ 0xF8D;
"6551
[; ;pic18f67j50.h: 6551: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f67j50.h: 6554: typedef union {
[; ;pic18f67j50.h: 6555: struct {
[; ;pic18f67j50.h: 6556: unsigned LATE0 :1;
[; ;pic18f67j50.h: 6557: unsigned LATE1 :1;
[; ;pic18f67j50.h: 6558: unsigned LATE2 :1;
[; ;pic18f67j50.h: 6559: unsigned LATE3 :1;
[; ;pic18f67j50.h: 6560: unsigned LATE4 :1;
[; ;pic18f67j50.h: 6561: unsigned LATE5 :1;
[; ;pic18f67j50.h: 6562: unsigned LATE6 :1;
[; ;pic18f67j50.h: 6563: unsigned LATE7 :1;
[; ;pic18f67j50.h: 6564: };
[; ;pic18f67j50.h: 6565: struct {
[; ;pic18f67j50.h: 6566: unsigned LE0 :1;
[; ;pic18f67j50.h: 6567: unsigned LE1 :1;
[; ;pic18f67j50.h: 6568: unsigned LE2 :1;
[; ;pic18f67j50.h: 6569: unsigned LE3 :1;
[; ;pic18f67j50.h: 6570: unsigned LE4 :1;
[; ;pic18f67j50.h: 6571: unsigned LE5 :1;
[; ;pic18f67j50.h: 6572: unsigned LE6 :1;
[; ;pic18f67j50.h: 6573: unsigned LE7 :1;
[; ;pic18f67j50.h: 6574: };
[; ;pic18f67j50.h: 6575: } LATEbits_t;
[; ;pic18f67j50.h: 6576: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f67j50.h: 6661: extern volatile unsigned char LATF @ 0xF8E;
"6663
[; ;pic18f67j50.h: 6663: asm("LATF equ 0F8Eh");
[; <" LATF equ 0F8Eh ;# ">
[; ;pic18f67j50.h: 6666: typedef union {
[; ;pic18f67j50.h: 6667: struct {
[; ;pic18f67j50.h: 6668: unsigned :2;
[; ;pic18f67j50.h: 6669: unsigned LATF2 :1;
[; ;pic18f67j50.h: 6670: unsigned LATF3 :1;
[; ;pic18f67j50.h: 6671: unsigned LATF4 :1;
[; ;pic18f67j50.h: 6672: unsigned LATF5 :1;
[; ;pic18f67j50.h: 6673: unsigned LATF6 :1;
[; ;pic18f67j50.h: 6674: unsigned LATF7 :1;
[; ;pic18f67j50.h: 6675: };
[; ;pic18f67j50.h: 6676: struct {
[; ;pic18f67j50.h: 6677: unsigned :2;
[; ;pic18f67j50.h: 6678: unsigned LF2 :1;
[; ;pic18f67j50.h: 6679: unsigned LF3 :1;
[; ;pic18f67j50.h: 6680: unsigned LF4 :1;
[; ;pic18f67j50.h: 6681: unsigned LF5 :1;
[; ;pic18f67j50.h: 6682: unsigned LF6 :1;
[; ;pic18f67j50.h: 6683: unsigned LF7 :1;
[; ;pic18f67j50.h: 6684: };
[; ;pic18f67j50.h: 6685: } LATFbits_t;
[; ;pic18f67j50.h: 6686: extern volatile LATFbits_t LATFbits @ 0xF8E;
[; ;pic18f67j50.h: 6751: extern volatile unsigned char LATG @ 0xF8F;
"6753
[; ;pic18f67j50.h: 6753: asm("LATG equ 0F8Fh");
[; <" LATG equ 0F8Fh ;# ">
[; ;pic18f67j50.h: 6756: typedef union {
[; ;pic18f67j50.h: 6757: struct {
[; ;pic18f67j50.h: 6758: unsigned LATG0 :1;
[; ;pic18f67j50.h: 6759: unsigned LATG1 :1;
[; ;pic18f67j50.h: 6760: unsigned LATG2 :1;
[; ;pic18f67j50.h: 6761: unsigned LATG3 :1;
[; ;pic18f67j50.h: 6762: unsigned LATG4 :1;
[; ;pic18f67j50.h: 6763: };
[; ;pic18f67j50.h: 6764: struct {
[; ;pic18f67j50.h: 6765: unsigned LG0 :1;
[; ;pic18f67j50.h: 6766: unsigned LG1 :1;
[; ;pic18f67j50.h: 6767: unsigned LG2 :1;
[; ;pic18f67j50.h: 6768: unsigned LG3 :1;
[; ;pic18f67j50.h: 6769: unsigned LG4 :1;
[; ;pic18f67j50.h: 6770: };
[; ;pic18f67j50.h: 6771: } LATGbits_t;
[; ;pic18f67j50.h: 6772: extern volatile LATGbits_t LATGbits @ 0xF8F;
[; ;pic18f67j50.h: 6827: extern volatile unsigned char TRISA @ 0xF92;
"6829
[; ;pic18f67j50.h: 6829: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f67j50.h: 6832: extern volatile unsigned char DDRA @ 0xF92;
"6834
[; ;pic18f67j50.h: 6834: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f67j50.h: 6837: typedef union {
[; ;pic18f67j50.h: 6838: struct {
[; ;pic18f67j50.h: 6839: unsigned TRISA0 :1;
[; ;pic18f67j50.h: 6840: unsigned TRISA1 :1;
[; ;pic18f67j50.h: 6841: unsigned TRISA2 :1;
[; ;pic18f67j50.h: 6842: unsigned TRISA3 :1;
[; ;pic18f67j50.h: 6843: unsigned TRISA4 :1;
[; ;pic18f67j50.h: 6844: unsigned TRISA5 :1;
[; ;pic18f67j50.h: 6845: unsigned TRISA6 :1;
[; ;pic18f67j50.h: 6846: unsigned TRISA7 :1;
[; ;pic18f67j50.h: 6847: };
[; ;pic18f67j50.h: 6848: struct {
[; ;pic18f67j50.h: 6849: unsigned RA0 :1;
[; ;pic18f67j50.h: 6850: unsigned RA1 :1;
[; ;pic18f67j50.h: 6851: unsigned RA2 :1;
[; ;pic18f67j50.h: 6852: unsigned RA3 :1;
[; ;pic18f67j50.h: 6853: unsigned RA4 :1;
[; ;pic18f67j50.h: 6854: unsigned RA5 :1;
[; ;pic18f67j50.h: 6855: unsigned RA6 :1;
[; ;pic18f67j50.h: 6856: unsigned RA7 :1;
[; ;pic18f67j50.h: 6857: };
[; ;pic18f67j50.h: 6858: } TRISAbits_t;
[; ;pic18f67j50.h: 6859: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f67j50.h: 6942: typedef union {
[; ;pic18f67j50.h: 6943: struct {
[; ;pic18f67j50.h: 6944: unsigned TRISA0 :1;
[; ;pic18f67j50.h: 6945: unsigned TRISA1 :1;
[; ;pic18f67j50.h: 6946: unsigned TRISA2 :1;
[; ;pic18f67j50.h: 6947: unsigned TRISA3 :1;
[; ;pic18f67j50.h: 6948: unsigned TRISA4 :1;
[; ;pic18f67j50.h: 6949: unsigned TRISA5 :1;
[; ;pic18f67j50.h: 6950: unsigned TRISA6 :1;
[; ;pic18f67j50.h: 6951: unsigned TRISA7 :1;
[; ;pic18f67j50.h: 6952: };
[; ;pic18f67j50.h: 6953: struct {
[; ;pic18f67j50.h: 6954: unsigned RA0 :1;
[; ;pic18f67j50.h: 6955: unsigned RA1 :1;
[; ;pic18f67j50.h: 6956: unsigned RA2 :1;
[; ;pic18f67j50.h: 6957: unsigned RA3 :1;
[; ;pic18f67j50.h: 6958: unsigned RA4 :1;
[; ;pic18f67j50.h: 6959: unsigned RA5 :1;
[; ;pic18f67j50.h: 6960: unsigned RA6 :1;
[; ;pic18f67j50.h: 6961: unsigned RA7 :1;
[; ;pic18f67j50.h: 6962: };
[; ;pic18f67j50.h: 6963: } DDRAbits_t;
[; ;pic18f67j50.h: 6964: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f67j50.h: 7049: extern volatile unsigned char TRISB @ 0xF93;
"7051
[; ;pic18f67j50.h: 7051: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f67j50.h: 7054: extern volatile unsigned char DDRB @ 0xF93;
"7056
[; ;pic18f67j50.h: 7056: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f67j50.h: 7059: typedef union {
[; ;pic18f67j50.h: 7060: struct {
[; ;pic18f67j50.h: 7061: unsigned TRISB0 :1;
[; ;pic18f67j50.h: 7062: unsigned TRISB1 :1;
[; ;pic18f67j50.h: 7063: unsigned TRISB2 :1;
[; ;pic18f67j50.h: 7064: unsigned TRISB3 :1;
[; ;pic18f67j50.h: 7065: unsigned TRISB4 :1;
[; ;pic18f67j50.h: 7066: unsigned TRISB5 :1;
[; ;pic18f67j50.h: 7067: unsigned TRISB6 :1;
[; ;pic18f67j50.h: 7068: unsigned TRISB7 :1;
[; ;pic18f67j50.h: 7069: };
[; ;pic18f67j50.h: 7070: struct {
[; ;pic18f67j50.h: 7071: unsigned RB0 :1;
[; ;pic18f67j50.h: 7072: unsigned RB1 :1;
[; ;pic18f67j50.h: 7073: unsigned RB2 :1;
[; ;pic18f67j50.h: 7074: unsigned RB3 :1;
[; ;pic18f67j50.h: 7075: unsigned RB4 :1;
[; ;pic18f67j50.h: 7076: unsigned RB5 :1;
[; ;pic18f67j50.h: 7077: unsigned RB6 :1;
[; ;pic18f67j50.h: 7078: unsigned RB7 :1;
[; ;pic18f67j50.h: 7079: };
[; ;pic18f67j50.h: 7080: } TRISBbits_t;
[; ;pic18f67j50.h: 7081: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f67j50.h: 7164: typedef union {
[; ;pic18f67j50.h: 7165: struct {
[; ;pic18f67j50.h: 7166: unsigned TRISB0 :1;
[; ;pic18f67j50.h: 7167: unsigned TRISB1 :1;
[; ;pic18f67j50.h: 7168: unsigned TRISB2 :1;
[; ;pic18f67j50.h: 7169: unsigned TRISB3 :1;
[; ;pic18f67j50.h: 7170: unsigned TRISB4 :1;
[; ;pic18f67j50.h: 7171: unsigned TRISB5 :1;
[; ;pic18f67j50.h: 7172: unsigned TRISB6 :1;
[; ;pic18f67j50.h: 7173: unsigned TRISB7 :1;
[; ;pic18f67j50.h: 7174: };
[; ;pic18f67j50.h: 7175: struct {
[; ;pic18f67j50.h: 7176: unsigned RB0 :1;
[; ;pic18f67j50.h: 7177: unsigned RB1 :1;
[; ;pic18f67j50.h: 7178: unsigned RB2 :1;
[; ;pic18f67j50.h: 7179: unsigned RB3 :1;
[; ;pic18f67j50.h: 7180: unsigned RB4 :1;
[; ;pic18f67j50.h: 7181: unsigned RB5 :1;
[; ;pic18f67j50.h: 7182: unsigned RB6 :1;
[; ;pic18f67j50.h: 7183: unsigned RB7 :1;
[; ;pic18f67j50.h: 7184: };
[; ;pic18f67j50.h: 7185: } DDRBbits_t;
[; ;pic18f67j50.h: 7186: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f67j50.h: 7271: extern volatile unsigned char TRISC @ 0xF94;
"7273
[; ;pic18f67j50.h: 7273: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f67j50.h: 7276: extern volatile unsigned char DDRC @ 0xF94;
"7278
[; ;pic18f67j50.h: 7278: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f67j50.h: 7281: typedef union {
[; ;pic18f67j50.h: 7282: struct {
[; ;pic18f67j50.h: 7283: unsigned TRISC0 :1;
[; ;pic18f67j50.h: 7284: unsigned TRISC1 :1;
[; ;pic18f67j50.h: 7285: unsigned TRISC2 :1;
[; ;pic18f67j50.h: 7286: unsigned TRISC3 :1;
[; ;pic18f67j50.h: 7287: unsigned TRISC4 :1;
[; ;pic18f67j50.h: 7288: unsigned TRISC5 :1;
[; ;pic18f67j50.h: 7289: unsigned TRISC6 :1;
[; ;pic18f67j50.h: 7290: unsigned TRISC7 :1;
[; ;pic18f67j50.h: 7291: };
[; ;pic18f67j50.h: 7292: struct {
[; ;pic18f67j50.h: 7293: unsigned RC0 :1;
[; ;pic18f67j50.h: 7294: unsigned RC1 :1;
[; ;pic18f67j50.h: 7295: unsigned RC2 :1;
[; ;pic18f67j50.h: 7296: unsigned RC3 :1;
[; ;pic18f67j50.h: 7297: unsigned RC4 :1;
[; ;pic18f67j50.h: 7298: unsigned RC5 :1;
[; ;pic18f67j50.h: 7299: unsigned RC6 :1;
[; ;pic18f67j50.h: 7300: unsigned RC7 :1;
[; ;pic18f67j50.h: 7301: };
[; ;pic18f67j50.h: 7302: } TRISCbits_t;
[; ;pic18f67j50.h: 7303: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f67j50.h: 7386: typedef union {
[; ;pic18f67j50.h: 7387: struct {
[; ;pic18f67j50.h: 7388: unsigned TRISC0 :1;
[; ;pic18f67j50.h: 7389: unsigned TRISC1 :1;
[; ;pic18f67j50.h: 7390: unsigned TRISC2 :1;
[; ;pic18f67j50.h: 7391: unsigned TRISC3 :1;
[; ;pic18f67j50.h: 7392: unsigned TRISC4 :1;
[; ;pic18f67j50.h: 7393: unsigned TRISC5 :1;
[; ;pic18f67j50.h: 7394: unsigned TRISC6 :1;
[; ;pic18f67j50.h: 7395: unsigned TRISC7 :1;
[; ;pic18f67j50.h: 7396: };
[; ;pic18f67j50.h: 7397: struct {
[; ;pic18f67j50.h: 7398: unsigned RC0 :1;
[; ;pic18f67j50.h: 7399: unsigned RC1 :1;
[; ;pic18f67j50.h: 7400: unsigned RC2 :1;
[; ;pic18f67j50.h: 7401: unsigned RC3 :1;
[; ;pic18f67j50.h: 7402: unsigned RC4 :1;
[; ;pic18f67j50.h: 7403: unsigned RC5 :1;
[; ;pic18f67j50.h: 7404: unsigned RC6 :1;
[; ;pic18f67j50.h: 7405: unsigned RC7 :1;
[; ;pic18f67j50.h: 7406: };
[; ;pic18f67j50.h: 7407: } DDRCbits_t;
[; ;pic18f67j50.h: 7408: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f67j50.h: 7493: extern volatile unsigned char TRISD @ 0xF95;
"7495
[; ;pic18f67j50.h: 7495: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f67j50.h: 7498: extern volatile unsigned char DDRD @ 0xF95;
"7500
[; ;pic18f67j50.h: 7500: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f67j50.h: 7503: typedef union {
[; ;pic18f67j50.h: 7504: struct {
[; ;pic18f67j50.h: 7505: unsigned TRISD0 :1;
[; ;pic18f67j50.h: 7506: unsigned TRISD1 :1;
[; ;pic18f67j50.h: 7507: unsigned TRISD2 :1;
[; ;pic18f67j50.h: 7508: unsigned TRISD3 :1;
[; ;pic18f67j50.h: 7509: unsigned TRISD4 :1;
[; ;pic18f67j50.h: 7510: unsigned TRISD5 :1;
[; ;pic18f67j50.h: 7511: unsigned TRISD6 :1;
[; ;pic18f67j50.h: 7512: unsigned TRISD7 :1;
[; ;pic18f67j50.h: 7513: };
[; ;pic18f67j50.h: 7514: struct {
[; ;pic18f67j50.h: 7515: unsigned RD0 :1;
[; ;pic18f67j50.h: 7516: unsigned RD1 :1;
[; ;pic18f67j50.h: 7517: unsigned RD2 :1;
[; ;pic18f67j50.h: 7518: unsigned RD3 :1;
[; ;pic18f67j50.h: 7519: unsigned RD4 :1;
[; ;pic18f67j50.h: 7520: unsigned RD5 :1;
[; ;pic18f67j50.h: 7521: unsigned RD6 :1;
[; ;pic18f67j50.h: 7522: unsigned RD7 :1;
[; ;pic18f67j50.h: 7523: };
[; ;pic18f67j50.h: 7524: } TRISDbits_t;
[; ;pic18f67j50.h: 7525: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f67j50.h: 7608: typedef union {
[; ;pic18f67j50.h: 7609: struct {
[; ;pic18f67j50.h: 7610: unsigned TRISD0 :1;
[; ;pic18f67j50.h: 7611: unsigned TRISD1 :1;
[; ;pic18f67j50.h: 7612: unsigned TRISD2 :1;
[; ;pic18f67j50.h: 7613: unsigned TRISD3 :1;
[; ;pic18f67j50.h: 7614: unsigned TRISD4 :1;
[; ;pic18f67j50.h: 7615: unsigned TRISD5 :1;
[; ;pic18f67j50.h: 7616: unsigned TRISD6 :1;
[; ;pic18f67j50.h: 7617: unsigned TRISD7 :1;
[; ;pic18f67j50.h: 7618: };
[; ;pic18f67j50.h: 7619: struct {
[; ;pic18f67j50.h: 7620: unsigned RD0 :1;
[; ;pic18f67j50.h: 7621: unsigned RD1 :1;
[; ;pic18f67j50.h: 7622: unsigned RD2 :1;
[; ;pic18f67j50.h: 7623: unsigned RD3 :1;
[; ;pic18f67j50.h: 7624: unsigned RD4 :1;
[; ;pic18f67j50.h: 7625: unsigned RD5 :1;
[; ;pic18f67j50.h: 7626: unsigned RD6 :1;
[; ;pic18f67j50.h: 7627: unsigned RD7 :1;
[; ;pic18f67j50.h: 7628: };
[; ;pic18f67j50.h: 7629: } DDRDbits_t;
[; ;pic18f67j50.h: 7630: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f67j50.h: 7715: extern volatile unsigned char TRISE @ 0xF96;
"7717
[; ;pic18f67j50.h: 7717: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f67j50.h: 7720: extern volatile unsigned char DDRE @ 0xF96;
"7722
[; ;pic18f67j50.h: 7722: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f67j50.h: 7725: typedef union {
[; ;pic18f67j50.h: 7726: struct {
[; ;pic18f67j50.h: 7727: unsigned TRISE0 :1;
[; ;pic18f67j50.h: 7728: unsigned TRISE1 :1;
[; ;pic18f67j50.h: 7729: unsigned TRISE2 :1;
[; ;pic18f67j50.h: 7730: unsigned TRISE3 :1;
[; ;pic18f67j50.h: 7731: unsigned TRISE4 :1;
[; ;pic18f67j50.h: 7732: unsigned TRISE5 :1;
[; ;pic18f67j50.h: 7733: unsigned TRISE6 :1;
[; ;pic18f67j50.h: 7734: unsigned TRISE7 :1;
[; ;pic18f67j50.h: 7735: };
[; ;pic18f67j50.h: 7736: struct {
[; ;pic18f67j50.h: 7737: unsigned RE0 :1;
[; ;pic18f67j50.h: 7738: unsigned RE1 :1;
[; ;pic18f67j50.h: 7739: unsigned RE2 :1;
[; ;pic18f67j50.h: 7740: unsigned RE3 :1;
[; ;pic18f67j50.h: 7741: unsigned RE4 :1;
[; ;pic18f67j50.h: 7742: unsigned RE5 :1;
[; ;pic18f67j50.h: 7743: unsigned RE6 :1;
[; ;pic18f67j50.h: 7744: unsigned RE7 :1;
[; ;pic18f67j50.h: 7745: };
[; ;pic18f67j50.h: 7746: } TRISEbits_t;
[; ;pic18f67j50.h: 7747: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f67j50.h: 7830: typedef union {
[; ;pic18f67j50.h: 7831: struct {
[; ;pic18f67j50.h: 7832: unsigned TRISE0 :1;
[; ;pic18f67j50.h: 7833: unsigned TRISE1 :1;
[; ;pic18f67j50.h: 7834: unsigned TRISE2 :1;
[; ;pic18f67j50.h: 7835: unsigned TRISE3 :1;
[; ;pic18f67j50.h: 7836: unsigned TRISE4 :1;
[; ;pic18f67j50.h: 7837: unsigned TRISE5 :1;
[; ;pic18f67j50.h: 7838: unsigned TRISE6 :1;
[; ;pic18f67j50.h: 7839: unsigned TRISE7 :1;
[; ;pic18f67j50.h: 7840: };
[; ;pic18f67j50.h: 7841: struct {
[; ;pic18f67j50.h: 7842: unsigned RE0 :1;
[; ;pic18f67j50.h: 7843: unsigned RE1 :1;
[; ;pic18f67j50.h: 7844: unsigned RE2 :1;
[; ;pic18f67j50.h: 7845: unsigned RE3 :1;
[; ;pic18f67j50.h: 7846: unsigned RE4 :1;
[; ;pic18f67j50.h: 7847: unsigned RE5 :1;
[; ;pic18f67j50.h: 7848: unsigned RE6 :1;
[; ;pic18f67j50.h: 7849: unsigned RE7 :1;
[; ;pic18f67j50.h: 7850: };
[; ;pic18f67j50.h: 7851: } DDREbits_t;
[; ;pic18f67j50.h: 7852: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f67j50.h: 7937: extern volatile unsigned char TRISF @ 0xF97;
"7939
[; ;pic18f67j50.h: 7939: asm("TRISF equ 0F97h");
[; <" TRISF equ 0F97h ;# ">
[; ;pic18f67j50.h: 7942: extern volatile unsigned char DDRF @ 0xF97;
"7944
[; ;pic18f67j50.h: 7944: asm("DDRF equ 0F97h");
[; <" DDRF equ 0F97h ;# ">
[; ;pic18f67j50.h: 7947: typedef union {
[; ;pic18f67j50.h: 7948: struct {
[; ;pic18f67j50.h: 7949: unsigned :2;
[; ;pic18f67j50.h: 7950: unsigned TRISF2 :1;
[; ;pic18f67j50.h: 7951: unsigned TRISF3 :1;
[; ;pic18f67j50.h: 7952: unsigned TRISF4 :1;
[; ;pic18f67j50.h: 7953: unsigned TRISF5 :1;
[; ;pic18f67j50.h: 7954: unsigned TRISF6 :1;
[; ;pic18f67j50.h: 7955: unsigned TRISF7 :1;
[; ;pic18f67j50.h: 7956: };
[; ;pic18f67j50.h: 7957: struct {
[; ;pic18f67j50.h: 7958: unsigned :2;
[; ;pic18f67j50.h: 7959: unsigned RF2 :1;
[; ;pic18f67j50.h: 7960: unsigned RF3 :1;
[; ;pic18f67j50.h: 7961: unsigned RF4 :1;
[; ;pic18f67j50.h: 7962: unsigned RF5 :1;
[; ;pic18f67j50.h: 7963: unsigned RF6 :1;
[; ;pic18f67j50.h: 7964: unsigned RF7 :1;
[; ;pic18f67j50.h: 7965: };
[; ;pic18f67j50.h: 7966: } TRISFbits_t;
[; ;pic18f67j50.h: 7967: extern volatile TRISFbits_t TRISFbits @ 0xF97;
[; ;pic18f67j50.h: 8030: typedef union {
[; ;pic18f67j50.h: 8031: struct {
[; ;pic18f67j50.h: 8032: unsigned :2;
[; ;pic18f67j50.h: 8033: unsigned TRISF2 :1;
[; ;pic18f67j50.h: 8034: unsigned TRISF3 :1;
[; ;pic18f67j50.h: 8035: unsigned TRISF4 :1;
[; ;pic18f67j50.h: 8036: unsigned TRISF5 :1;
[; ;pic18f67j50.h: 8037: unsigned TRISF6 :1;
[; ;pic18f67j50.h: 8038: unsigned TRISF7 :1;
[; ;pic18f67j50.h: 8039: };
[; ;pic18f67j50.h: 8040: struct {
[; ;pic18f67j50.h: 8041: unsigned :2;
[; ;pic18f67j50.h: 8042: unsigned RF2 :1;
[; ;pic18f67j50.h: 8043: unsigned RF3 :1;
[; ;pic18f67j50.h: 8044: unsigned RF4 :1;
[; ;pic18f67j50.h: 8045: unsigned RF5 :1;
[; ;pic18f67j50.h: 8046: unsigned RF6 :1;
[; ;pic18f67j50.h: 8047: unsigned RF7 :1;
[; ;pic18f67j50.h: 8048: };
[; ;pic18f67j50.h: 8049: } DDRFbits_t;
[; ;pic18f67j50.h: 8050: extern volatile DDRFbits_t DDRFbits @ 0xF97;
[; ;pic18f67j50.h: 8115: extern volatile unsigned char TRISG @ 0xF98;
"8117
[; ;pic18f67j50.h: 8117: asm("TRISG equ 0F98h");
[; <" TRISG equ 0F98h ;# ">
[; ;pic18f67j50.h: 8120: extern volatile unsigned char DDRG @ 0xF98;
"8122
[; ;pic18f67j50.h: 8122: asm("DDRG equ 0F98h");
[; <" DDRG equ 0F98h ;# ">
[; ;pic18f67j50.h: 8125: typedef union {
[; ;pic18f67j50.h: 8126: struct {
[; ;pic18f67j50.h: 8127: unsigned TRISG0 :1;
[; ;pic18f67j50.h: 8128: unsigned TRISG1 :1;
[; ;pic18f67j50.h: 8129: unsigned TRISG2 :1;
[; ;pic18f67j50.h: 8130: unsigned TRISG3 :1;
[; ;pic18f67j50.h: 8131: unsigned TRISG4 :1;
[; ;pic18f67j50.h: 8132: };
[; ;pic18f67j50.h: 8133: struct {
[; ;pic18f67j50.h: 8134: unsigned RG0 :1;
[; ;pic18f67j50.h: 8135: unsigned RG1 :1;
[; ;pic18f67j50.h: 8136: unsigned RG2 :1;
[; ;pic18f67j50.h: 8137: unsigned RG3 :1;
[; ;pic18f67j50.h: 8138: unsigned RG4 :1;
[; ;pic18f67j50.h: 8139: };
[; ;pic18f67j50.h: 8140: } TRISGbits_t;
[; ;pic18f67j50.h: 8141: extern volatile TRISGbits_t TRISGbits @ 0xF98;
[; ;pic18f67j50.h: 8194: typedef union {
[; ;pic18f67j50.h: 8195: struct {
[; ;pic18f67j50.h: 8196: unsigned TRISG0 :1;
[; ;pic18f67j50.h: 8197: unsigned TRISG1 :1;
[; ;pic18f67j50.h: 8198: unsigned TRISG2 :1;
[; ;pic18f67j50.h: 8199: unsigned TRISG3 :1;
[; ;pic18f67j50.h: 8200: unsigned TRISG4 :1;
[; ;pic18f67j50.h: 8201: };
[; ;pic18f67j50.h: 8202: struct {
[; ;pic18f67j50.h: 8203: unsigned RG0 :1;
[; ;pic18f67j50.h: 8204: unsigned RG1 :1;
[; ;pic18f67j50.h: 8205: unsigned RG2 :1;
[; ;pic18f67j50.h: 8206: unsigned RG3 :1;
[; ;pic18f67j50.h: 8207: unsigned RG4 :1;
[; ;pic18f67j50.h: 8208: };
[; ;pic18f67j50.h: 8209: } DDRGbits_t;
[; ;pic18f67j50.h: 8210: extern volatile DDRGbits_t DDRGbits @ 0xF98;
[; ;pic18f67j50.h: 8265: extern volatile unsigned char OSCTUNE @ 0xF9B;
"8267
[; ;pic18f67j50.h: 8267: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f67j50.h: 8270: typedef union {
[; ;pic18f67j50.h: 8271: struct {
[; ;pic18f67j50.h: 8272: unsigned TUN0 :1;
[; ;pic18f67j50.h: 8273: unsigned TUN1 :1;
[; ;pic18f67j50.h: 8274: unsigned TUN2 :1;
[; ;pic18f67j50.h: 8275: unsigned TUN3 :1;
[; ;pic18f67j50.h: 8276: unsigned TUN4 :1;
[; ;pic18f67j50.h: 8277: unsigned TUN5 :1;
[; ;pic18f67j50.h: 8278: unsigned PLLEN :1;
[; ;pic18f67j50.h: 8279: unsigned INTSRC :1;
[; ;pic18f67j50.h: 8280: };
[; ;pic18f67j50.h: 8281: } OSCTUNEbits_t;
[; ;pic18f67j50.h: 8282: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f67j50.h: 8327: extern volatile unsigned char RCSTA2 @ 0xF9C;
"8329
[; ;pic18f67j50.h: 8329: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f67j50.h: 8332: typedef union {
[; ;pic18f67j50.h: 8333: struct {
[; ;pic18f67j50.h: 8334: unsigned RX9D :1;
[; ;pic18f67j50.h: 8335: unsigned OERR :1;
[; ;pic18f67j50.h: 8336: unsigned FERR :1;
[; ;pic18f67j50.h: 8337: unsigned ADDEN :1;
[; ;pic18f67j50.h: 8338: unsigned CREN :1;
[; ;pic18f67j50.h: 8339: unsigned SREN :1;
[; ;pic18f67j50.h: 8340: unsigned RX9 :1;
[; ;pic18f67j50.h: 8341: unsigned SPEN :1;
[; ;pic18f67j50.h: 8342: };
[; ;pic18f67j50.h: 8343: struct {
[; ;pic18f67j50.h: 8344: unsigned RCD8 :1;
[; ;pic18f67j50.h: 8345: unsigned :5;
[; ;pic18f67j50.h: 8346: unsigned RC9 :1;
[; ;pic18f67j50.h: 8347: };
[; ;pic18f67j50.h: 8348: struct {
[; ;pic18f67j50.h: 8349: unsigned :6;
[; ;pic18f67j50.h: 8350: unsigned NOT_RC8 :1;
[; ;pic18f67j50.h: 8351: };
[; ;pic18f67j50.h: 8352: struct {
[; ;pic18f67j50.h: 8353: unsigned :6;
[; ;pic18f67j50.h: 8354: unsigned nRC8 :1;
[; ;pic18f67j50.h: 8355: };
[; ;pic18f67j50.h: 8356: struct {
[; ;pic18f67j50.h: 8357: unsigned :6;
[; ;pic18f67j50.h: 8358: unsigned RC8_9 :1;
[; ;pic18f67j50.h: 8359: };
[; ;pic18f67j50.h: 8360: struct {
[; ;pic18f67j50.h: 8361: unsigned RX9D2 :1;
[; ;pic18f67j50.h: 8362: unsigned OERR2 :1;
[; ;pic18f67j50.h: 8363: unsigned FERR2 :1;
[; ;pic18f67j50.h: 8364: unsigned ADDEN2 :1;
[; ;pic18f67j50.h: 8365: unsigned CREN2 :1;
[; ;pic18f67j50.h: 8366: unsigned SREN2 :1;
[; ;pic18f67j50.h: 8367: unsigned RX92 :1;
[; ;pic18f67j50.h: 8368: unsigned SPEN2 :1;
[; ;pic18f67j50.h: 8369: };
[; ;pic18f67j50.h: 8370: struct {
[; ;pic18f67j50.h: 8371: unsigned RCD82 :1;
[; ;pic18f67j50.h: 8372: unsigned :5;
[; ;pic18f67j50.h: 8373: unsigned RC8_92 :1;
[; ;pic18f67j50.h: 8374: };
[; ;pic18f67j50.h: 8375: struct {
[; ;pic18f67j50.h: 8376: unsigned :6;
[; ;pic18f67j50.h: 8377: unsigned RC92 :1;
[; ;pic18f67j50.h: 8378: };
[; ;pic18f67j50.h: 8379: } RCSTA2bits_t;
[; ;pic18f67j50.h: 8380: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f67j50.h: 8505: extern volatile unsigned char PIE1 @ 0xF9D;
"8507
[; ;pic18f67j50.h: 8507: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f67j50.h: 8510: typedef union {
[; ;pic18f67j50.h: 8511: struct {
[; ;pic18f67j50.h: 8512: unsigned TMR1IE :1;
[; ;pic18f67j50.h: 8513: unsigned TMR2IE :1;
[; ;pic18f67j50.h: 8514: unsigned CCP1IE :1;
[; ;pic18f67j50.h: 8515: unsigned SSP1IE :1;
[; ;pic18f67j50.h: 8516: unsigned TX1IE :1;
[; ;pic18f67j50.h: 8517: unsigned RC1IE :1;
[; ;pic18f67j50.h: 8518: unsigned ADIE :1;
[; ;pic18f67j50.h: 8519: unsigned PMPIE :1;
[; ;pic18f67j50.h: 8520: };
[; ;pic18f67j50.h: 8521: struct {
[; ;pic18f67j50.h: 8522: unsigned :3;
[; ;pic18f67j50.h: 8523: unsigned SSPIE :1;
[; ;pic18f67j50.h: 8524: unsigned TXIE :1;
[; ;pic18f67j50.h: 8525: unsigned RCIE :1;
[; ;pic18f67j50.h: 8526: };
[; ;pic18f67j50.h: 8527: struct {
[; ;pic18f67j50.h: 8528: unsigned :7;
[; ;pic18f67j50.h: 8529: unsigned PSPIE :1;
[; ;pic18f67j50.h: 8530: };
[; ;pic18f67j50.h: 8531: } PIE1bits_t;
[; ;pic18f67j50.h: 8532: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f67j50.h: 8597: extern volatile unsigned char PIR1 @ 0xF9E;
"8599
[; ;pic18f67j50.h: 8599: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f67j50.h: 8602: typedef union {
[; ;pic18f67j50.h: 8603: struct {
[; ;pic18f67j50.h: 8604: unsigned TMR1IF :1;
[; ;pic18f67j50.h: 8605: unsigned TMR2IF :1;
[; ;pic18f67j50.h: 8606: unsigned CCP1IF :1;
[; ;pic18f67j50.h: 8607: unsigned SSP1IF :1;
[; ;pic18f67j50.h: 8608: unsigned TX1IF :1;
[; ;pic18f67j50.h: 8609: unsigned RC1IF :1;
[; ;pic18f67j50.h: 8610: unsigned ADIF :1;
[; ;pic18f67j50.h: 8611: unsigned PMPIF :1;
[; ;pic18f67j50.h: 8612: };
[; ;pic18f67j50.h: 8613: struct {
[; ;pic18f67j50.h: 8614: unsigned :3;
[; ;pic18f67j50.h: 8615: unsigned SSPIF :1;
[; ;pic18f67j50.h: 8616: unsigned TXIF :1;
[; ;pic18f67j50.h: 8617: unsigned RCIF :1;
[; ;pic18f67j50.h: 8618: };
[; ;pic18f67j50.h: 8619: struct {
[; ;pic18f67j50.h: 8620: unsigned :7;
[; ;pic18f67j50.h: 8621: unsigned PSPIF :1;
[; ;pic18f67j50.h: 8622: };
[; ;pic18f67j50.h: 8623: } PIR1bits_t;
[; ;pic18f67j50.h: 8624: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f67j50.h: 8689: extern volatile unsigned char IPR1 @ 0xF9F;
"8691
[; ;pic18f67j50.h: 8691: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f67j50.h: 8694: typedef union {
[; ;pic18f67j50.h: 8695: struct {
[; ;pic18f67j50.h: 8696: unsigned TMR1IP :1;
[; ;pic18f67j50.h: 8697: unsigned TMR2IP :1;
[; ;pic18f67j50.h: 8698: unsigned CCP1IP :1;
[; ;pic18f67j50.h: 8699: unsigned SSP1IP :1;
[; ;pic18f67j50.h: 8700: unsigned TX1IP :1;
[; ;pic18f67j50.h: 8701: unsigned RC1IP :1;
[; ;pic18f67j50.h: 8702: unsigned ADIP :1;
[; ;pic18f67j50.h: 8703: unsigned PMPIP :1;
[; ;pic18f67j50.h: 8704: };
[; ;pic18f67j50.h: 8705: struct {
[; ;pic18f67j50.h: 8706: unsigned :3;
[; ;pic18f67j50.h: 8707: unsigned SSPIP :1;
[; ;pic18f67j50.h: 8708: unsigned TXIP :1;
[; ;pic18f67j50.h: 8709: unsigned RCIP :1;
[; ;pic18f67j50.h: 8710: };
[; ;pic18f67j50.h: 8711: struct {
[; ;pic18f67j50.h: 8712: unsigned :7;
[; ;pic18f67j50.h: 8713: unsigned PSPIP :1;
[; ;pic18f67j50.h: 8714: };
[; ;pic18f67j50.h: 8715: } IPR1bits_t;
[; ;pic18f67j50.h: 8716: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f67j50.h: 8781: extern volatile unsigned char PIE2 @ 0xFA0;
"8783
[; ;pic18f67j50.h: 8783: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f67j50.h: 8786: typedef union {
[; ;pic18f67j50.h: 8787: struct {
[; ;pic18f67j50.h: 8788: unsigned CCP2IE :1;
[; ;pic18f67j50.h: 8789: unsigned TMR3IE :1;
[; ;pic18f67j50.h: 8790: unsigned LVDIE :1;
[; ;pic18f67j50.h: 8791: unsigned BCL1IE :1;
[; ;pic18f67j50.h: 8792: unsigned USBIE :1;
[; ;pic18f67j50.h: 8793: unsigned CM1IE :1;
[; ;pic18f67j50.h: 8794: unsigned CM2IE :1;
[; ;pic18f67j50.h: 8795: unsigned OSCFIE :1;
[; ;pic18f67j50.h: 8796: };
[; ;pic18f67j50.h: 8797: struct {
[; ;pic18f67j50.h: 8798: unsigned :3;
[; ;pic18f67j50.h: 8799: unsigned BCLIE :1;
[; ;pic18f67j50.h: 8800: };
[; ;pic18f67j50.h: 8801: struct {
[; ;pic18f67j50.h: 8802: unsigned :6;
[; ;pic18f67j50.h: 8803: unsigned CMIE :1;
[; ;pic18f67j50.h: 8804: };
[; ;pic18f67j50.h: 8805: } PIE2bits_t;
[; ;pic18f67j50.h: 8806: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f67j50.h: 8861: extern volatile unsigned char PIR2 @ 0xFA1;
"8863
[; ;pic18f67j50.h: 8863: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f67j50.h: 8866: typedef union {
[; ;pic18f67j50.h: 8867: struct {
[; ;pic18f67j50.h: 8868: unsigned CCP2IF :1;
[; ;pic18f67j50.h: 8869: unsigned TMR3IF :1;
[; ;pic18f67j50.h: 8870: unsigned LVDIF :1;
[; ;pic18f67j50.h: 8871: unsigned BCL1IF :1;
[; ;pic18f67j50.h: 8872: unsigned USBIF :1;
[; ;pic18f67j50.h: 8873: unsigned CM1IF :1;
[; ;pic18f67j50.h: 8874: unsigned CM2IF :1;
[; ;pic18f67j50.h: 8875: unsigned OSCFIF :1;
[; ;pic18f67j50.h: 8876: };
[; ;pic18f67j50.h: 8877: struct {
[; ;pic18f67j50.h: 8878: unsigned :3;
[; ;pic18f67j50.h: 8879: unsigned BCLIF :1;
[; ;pic18f67j50.h: 8880: };
[; ;pic18f67j50.h: 8881: struct {
[; ;pic18f67j50.h: 8882: unsigned :6;
[; ;pic18f67j50.h: 8883: unsigned CMIF :1;
[; ;pic18f67j50.h: 8884: };
[; ;pic18f67j50.h: 8885: } PIR2bits_t;
[; ;pic18f67j50.h: 8886: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f67j50.h: 8941: extern volatile unsigned char IPR2 @ 0xFA2;
"8943
[; ;pic18f67j50.h: 8943: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f67j50.h: 8946: typedef union {
[; ;pic18f67j50.h: 8947: struct {
[; ;pic18f67j50.h: 8948: unsigned CCP2IP :1;
[; ;pic18f67j50.h: 8949: unsigned TMR3IP :1;
[; ;pic18f67j50.h: 8950: unsigned LVDIP :1;
[; ;pic18f67j50.h: 8951: unsigned BCL1IP :1;
[; ;pic18f67j50.h: 8952: unsigned USBIP :1;
[; ;pic18f67j50.h: 8953: unsigned CM1IP :1;
[; ;pic18f67j50.h: 8954: unsigned CM2IP :1;
[; ;pic18f67j50.h: 8955: unsigned OSCFIP :1;
[; ;pic18f67j50.h: 8956: };
[; ;pic18f67j50.h: 8957: struct {
[; ;pic18f67j50.h: 8958: unsigned :3;
[; ;pic18f67j50.h: 8959: unsigned BCLIP :1;
[; ;pic18f67j50.h: 8960: };
[; ;pic18f67j50.h: 8961: struct {
[; ;pic18f67j50.h: 8962: unsigned :6;
[; ;pic18f67j50.h: 8963: unsigned CMIP :1;
[; ;pic18f67j50.h: 8964: };
[; ;pic18f67j50.h: 8965: } IPR2bits_t;
[; ;pic18f67j50.h: 8966: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f67j50.h: 9021: extern volatile unsigned char PIE3 @ 0xFA3;
"9023
[; ;pic18f67j50.h: 9023: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f67j50.h: 9026: typedef union {
[; ;pic18f67j50.h: 9027: struct {
[; ;pic18f67j50.h: 9028: unsigned CCP3IE :1;
[; ;pic18f67j50.h: 9029: unsigned CCP4IE :1;
[; ;pic18f67j50.h: 9030: unsigned CCP5IE :1;
[; ;pic18f67j50.h: 9031: unsigned TMR4IE :1;
[; ;pic18f67j50.h: 9032: unsigned TX2IE :1;
[; ;pic18f67j50.h: 9033: unsigned RC2IE :1;
[; ;pic18f67j50.h: 9034: unsigned BCL2IE :1;
[; ;pic18f67j50.h: 9035: unsigned SSP2IE :1;
[; ;pic18f67j50.h: 9036: };
[; ;pic18f67j50.h: 9037: struct {
[; ;pic18f67j50.h: 9038: unsigned RXB0IE :1;
[; ;pic18f67j50.h: 9039: unsigned RXB1IE :1;
[; ;pic18f67j50.h: 9040: unsigned TXB0IE :1;
[; ;pic18f67j50.h: 9041: unsigned TXB1IE :1;
[; ;pic18f67j50.h: 9042: unsigned TXB2IE :1;
[; ;pic18f67j50.h: 9043: };
[; ;pic18f67j50.h: 9044: struct {
[; ;pic18f67j50.h: 9045: unsigned :1;
[; ;pic18f67j50.h: 9046: unsigned RXBNIE :1;
[; ;pic18f67j50.h: 9047: unsigned :2;
[; ;pic18f67j50.h: 9048: unsigned TXBNIE :1;
[; ;pic18f67j50.h: 9049: };
[; ;pic18f67j50.h: 9050: } PIE3bits_t;
[; ;pic18f67j50.h: 9051: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f67j50.h: 9131: extern volatile unsigned char PIR3 @ 0xFA4;
"9133
[; ;pic18f67j50.h: 9133: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f67j50.h: 9136: typedef union {
[; ;pic18f67j50.h: 9137: struct {
[; ;pic18f67j50.h: 9138: unsigned CCP3IF :1;
[; ;pic18f67j50.h: 9139: unsigned CCP4IF :1;
[; ;pic18f67j50.h: 9140: unsigned CCP5IF :1;
[; ;pic18f67j50.h: 9141: unsigned TMR4IF :1;
[; ;pic18f67j50.h: 9142: unsigned TX2IF :1;
[; ;pic18f67j50.h: 9143: unsigned RC2IF :1;
[; ;pic18f67j50.h: 9144: unsigned BCL2IF :1;
[; ;pic18f67j50.h: 9145: unsigned SSP2IF :1;
[; ;pic18f67j50.h: 9146: };
[; ;pic18f67j50.h: 9147: struct {
[; ;pic18f67j50.h: 9148: unsigned :1;
[; ;pic18f67j50.h: 9149: unsigned RXBNIF :1;
[; ;pic18f67j50.h: 9150: unsigned :2;
[; ;pic18f67j50.h: 9151: unsigned TXBNIF :1;
[; ;pic18f67j50.h: 9152: };
[; ;pic18f67j50.h: 9153: } PIR3bits_t;
[; ;pic18f67j50.h: 9154: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f67j50.h: 9209: extern volatile unsigned char IPR3 @ 0xFA5;
"9211
[; ;pic18f67j50.h: 9211: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f67j50.h: 9214: typedef union {
[; ;pic18f67j50.h: 9215: struct {
[; ;pic18f67j50.h: 9216: unsigned CCP3IP :1;
[; ;pic18f67j50.h: 9217: unsigned CCP4IP :1;
[; ;pic18f67j50.h: 9218: unsigned CCP5IP :1;
[; ;pic18f67j50.h: 9219: unsigned TMR4IP :1;
[; ;pic18f67j50.h: 9220: unsigned TX2IP :1;
[; ;pic18f67j50.h: 9221: unsigned RC2IP :1;
[; ;pic18f67j50.h: 9222: unsigned BCL2IP :1;
[; ;pic18f67j50.h: 9223: unsigned SSP2IP :1;
[; ;pic18f67j50.h: 9224: };
[; ;pic18f67j50.h: 9225: struct {
[; ;pic18f67j50.h: 9226: unsigned :1;
[; ;pic18f67j50.h: 9227: unsigned RXBNIP :1;
[; ;pic18f67j50.h: 9228: unsigned :2;
[; ;pic18f67j50.h: 9229: unsigned TXBNIP :1;
[; ;pic18f67j50.h: 9230: };
[; ;pic18f67j50.h: 9231: } IPR3bits_t;
[; ;pic18f67j50.h: 9232: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f67j50.h: 9287: extern volatile unsigned char EECON1 @ 0xFA6;
"9289
[; ;pic18f67j50.h: 9289: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f67j50.h: 9292: typedef union {
[; ;pic18f67j50.h: 9293: struct {
[; ;pic18f67j50.h: 9294: unsigned :1;
[; ;pic18f67j50.h: 9295: unsigned WR :1;
[; ;pic18f67j50.h: 9296: unsigned WREN :1;
[; ;pic18f67j50.h: 9297: unsigned WRERR :1;
[; ;pic18f67j50.h: 9298: unsigned FREE :1;
[; ;pic18f67j50.h: 9299: unsigned WPROG :1;
[; ;pic18f67j50.h: 9300: };
[; ;pic18f67j50.h: 9301: } EECON1bits_t;
[; ;pic18f67j50.h: 9302: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f67j50.h: 9332: extern volatile unsigned char EECON2 @ 0xFA7;
"9334
[; ;pic18f67j50.h: 9334: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f67j50.h: 9339: extern volatile unsigned char TXSTA2 @ 0xFA8;
"9341
[; ;pic18f67j50.h: 9341: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f67j50.h: 9344: typedef union {
[; ;pic18f67j50.h: 9345: struct {
[; ;pic18f67j50.h: 9346: unsigned TX9D :1;
[; ;pic18f67j50.h: 9347: unsigned TRMT :1;
[; ;pic18f67j50.h: 9348: unsigned BRGH :1;
[; ;pic18f67j50.h: 9349: unsigned SENDB :1;
[; ;pic18f67j50.h: 9350: unsigned SYNC :1;
[; ;pic18f67j50.h: 9351: unsigned TXEN :1;
[; ;pic18f67j50.h: 9352: unsigned TX9 :1;
[; ;pic18f67j50.h: 9353: unsigned CSRC :1;
[; ;pic18f67j50.h: 9354: };
[; ;pic18f67j50.h: 9355: struct {
[; ;pic18f67j50.h: 9356: unsigned TXD8 :1;
[; ;pic18f67j50.h: 9357: unsigned :5;
[; ;pic18f67j50.h: 9358: unsigned TX8_9 :1;
[; ;pic18f67j50.h: 9359: };
[; ;pic18f67j50.h: 9360: struct {
[; ;pic18f67j50.h: 9361: unsigned :6;
[; ;pic18f67j50.h: 9362: unsigned NOT_TX8 :1;
[; ;pic18f67j50.h: 9363: };
[; ;pic18f67j50.h: 9364: struct {
[; ;pic18f67j50.h: 9365: unsigned :6;
[; ;pic18f67j50.h: 9366: unsigned nTX8 :1;
[; ;pic18f67j50.h: 9367: };
[; ;pic18f67j50.h: 9368: struct {
[; ;pic18f67j50.h: 9369: unsigned TX9D2 :1;
[; ;pic18f67j50.h: 9370: unsigned TRMT2 :1;
[; ;pic18f67j50.h: 9371: unsigned BRGH2 :1;
[; ;pic18f67j50.h: 9372: unsigned SENDB2 :1;
[; ;pic18f67j50.h: 9373: unsigned SYNC2 :1;
[; ;pic18f67j50.h: 9374: unsigned TXEN2 :1;
[; ;pic18f67j50.h: 9375: unsigned TX92 :1;
[; ;pic18f67j50.h: 9376: unsigned CSRC2 :1;
[; ;pic18f67j50.h: 9377: };
[; ;pic18f67j50.h: 9378: struct {
[; ;pic18f67j50.h: 9379: unsigned TXD82 :1;
[; ;pic18f67j50.h: 9380: unsigned :5;
[; ;pic18f67j50.h: 9381: unsigned TX8_92 :1;
[; ;pic18f67j50.h: 9382: };
[; ;pic18f67j50.h: 9383: } TXSTA2bits_t;
[; ;pic18f67j50.h: 9384: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f67j50.h: 9499: extern volatile unsigned char TXREG2 @ 0xFA9;
"9501
[; ;pic18f67j50.h: 9501: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f67j50.h: 9506: extern volatile unsigned char RCREG2 @ 0xFAA;
"9508
[; ;pic18f67j50.h: 9508: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f67j50.h: 9513: extern volatile unsigned char SPBRG2 @ 0xFAB;
"9515
[; ;pic18f67j50.h: 9515: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f67j50.h: 9520: extern volatile unsigned char RCSTA1 @ 0xFAC;
"9522
[; ;pic18f67j50.h: 9522: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f67j50.h: 9525: extern volatile unsigned char RCSTA @ 0xFAC;
"9527
[; ;pic18f67j50.h: 9527: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f67j50.h: 9530: typedef union {
[; ;pic18f67j50.h: 9531: struct {
[; ;pic18f67j50.h: 9532: unsigned RX9D :1;
[; ;pic18f67j50.h: 9533: unsigned OERR :1;
[; ;pic18f67j50.h: 9534: unsigned FERR :1;
[; ;pic18f67j50.h: 9535: unsigned ADDEN :1;
[; ;pic18f67j50.h: 9536: unsigned CREN :1;
[; ;pic18f67j50.h: 9537: unsigned SREN :1;
[; ;pic18f67j50.h: 9538: unsigned RX9 :1;
[; ;pic18f67j50.h: 9539: unsigned SPEN :1;
[; ;pic18f67j50.h: 9540: };
[; ;pic18f67j50.h: 9541: struct {
[; ;pic18f67j50.h: 9542: unsigned RCD8 :1;
[; ;pic18f67j50.h: 9543: unsigned :5;
[; ;pic18f67j50.h: 9544: unsigned RC9 :1;
[; ;pic18f67j50.h: 9545: };
[; ;pic18f67j50.h: 9546: struct {
[; ;pic18f67j50.h: 9547: unsigned :6;
[; ;pic18f67j50.h: 9548: unsigned NOT_RC8 :1;
[; ;pic18f67j50.h: 9549: };
[; ;pic18f67j50.h: 9550: struct {
[; ;pic18f67j50.h: 9551: unsigned :6;
[; ;pic18f67j50.h: 9552: unsigned nRC8 :1;
[; ;pic18f67j50.h: 9553: };
[; ;pic18f67j50.h: 9554: struct {
[; ;pic18f67j50.h: 9555: unsigned :6;
[; ;pic18f67j50.h: 9556: unsigned RC8_9 :1;
[; ;pic18f67j50.h: 9557: };
[; ;pic18f67j50.h: 9558: struct {
[; ;pic18f67j50.h: 9559: unsigned RX9D1 :1;
[; ;pic18f67j50.h: 9560: unsigned OERR1 :1;
[; ;pic18f67j50.h: 9561: unsigned FERR1 :1;
[; ;pic18f67j50.h: 9562: unsigned ADDEN1 :1;
[; ;pic18f67j50.h: 9563: unsigned CREN1 :1;
[; ;pic18f67j50.h: 9564: unsigned SREN1 :1;
[; ;pic18f67j50.h: 9565: unsigned RX91 :1;
[; ;pic18f67j50.h: 9566: unsigned SPEN1 :1;
[; ;pic18f67j50.h: 9567: };
[; ;pic18f67j50.h: 9568: struct {
[; ;pic18f67j50.h: 9569: unsigned :5;
[; ;pic18f67j50.h: 9570: unsigned SRENA :1;
[; ;pic18f67j50.h: 9571: };
[; ;pic18f67j50.h: 9572: } RCSTA1bits_t;
[; ;pic18f67j50.h: 9573: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f67j50.h: 9686: typedef union {
[; ;pic18f67j50.h: 9687: struct {
[; ;pic18f67j50.h: 9688: unsigned RX9D :1;
[; ;pic18f67j50.h: 9689: unsigned OERR :1;
[; ;pic18f67j50.h: 9690: unsigned FERR :1;
[; ;pic18f67j50.h: 9691: unsigned ADDEN :1;
[; ;pic18f67j50.h: 9692: unsigned CREN :1;
[; ;pic18f67j50.h: 9693: unsigned SREN :1;
[; ;pic18f67j50.h: 9694: unsigned RX9 :1;
[; ;pic18f67j50.h: 9695: unsigned SPEN :1;
[; ;pic18f67j50.h: 9696: };
[; ;pic18f67j50.h: 9697: struct {
[; ;pic18f67j50.h: 9698: unsigned RCD8 :1;
[; ;pic18f67j50.h: 9699: unsigned :5;
[; ;pic18f67j50.h: 9700: unsigned RC9 :1;
[; ;pic18f67j50.h: 9701: };
[; ;pic18f67j50.h: 9702: struct {
[; ;pic18f67j50.h: 9703: unsigned :6;
[; ;pic18f67j50.h: 9704: unsigned NOT_RC8 :1;
[; ;pic18f67j50.h: 9705: };
[; ;pic18f67j50.h: 9706: struct {
[; ;pic18f67j50.h: 9707: unsigned :6;
[; ;pic18f67j50.h: 9708: unsigned nRC8 :1;
[; ;pic18f67j50.h: 9709: };
[; ;pic18f67j50.h: 9710: struct {
[; ;pic18f67j50.h: 9711: unsigned :6;
[; ;pic18f67j50.h: 9712: unsigned RC8_9 :1;
[; ;pic18f67j50.h: 9713: };
[; ;pic18f67j50.h: 9714: struct {
[; ;pic18f67j50.h: 9715: unsigned RX9D1 :1;
[; ;pic18f67j50.h: 9716: unsigned OERR1 :1;
[; ;pic18f67j50.h: 9717: unsigned FERR1 :1;
[; ;pic18f67j50.h: 9718: unsigned ADDEN1 :1;
[; ;pic18f67j50.h: 9719: unsigned CREN1 :1;
[; ;pic18f67j50.h: 9720: unsigned SREN1 :1;
[; ;pic18f67j50.h: 9721: unsigned RX91 :1;
[; ;pic18f67j50.h: 9722: unsigned SPEN1 :1;
[; ;pic18f67j50.h: 9723: };
[; ;pic18f67j50.h: 9724: struct {
[; ;pic18f67j50.h: 9725: unsigned :5;
[; ;pic18f67j50.h: 9726: unsigned SRENA :1;
[; ;pic18f67j50.h: 9727: };
[; ;pic18f67j50.h: 9728: } RCSTAbits_t;
[; ;pic18f67j50.h: 9729: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f67j50.h: 9844: extern volatile unsigned char TXSTA1 @ 0xFAD;
"9846
[; ;pic18f67j50.h: 9846: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f67j50.h: 9849: extern volatile unsigned char TXSTA @ 0xFAD;
"9851
[; ;pic18f67j50.h: 9851: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f67j50.h: 9854: typedef union {
[; ;pic18f67j50.h: 9855: struct {
[; ;pic18f67j50.h: 9856: unsigned TX9D :1;
[; ;pic18f67j50.h: 9857: unsigned TRMT :1;
[; ;pic18f67j50.h: 9858: unsigned BRGH :1;
[; ;pic18f67j50.h: 9859: unsigned SENDB :1;
[; ;pic18f67j50.h: 9860: unsigned SYNC :1;
[; ;pic18f67j50.h: 9861: unsigned TXEN :1;
[; ;pic18f67j50.h: 9862: unsigned TX9 :1;
[; ;pic18f67j50.h: 9863: unsigned CSRC :1;
[; ;pic18f67j50.h: 9864: };
[; ;pic18f67j50.h: 9865: struct {
[; ;pic18f67j50.h: 9866: unsigned TXD8 :1;
[; ;pic18f67j50.h: 9867: unsigned :5;
[; ;pic18f67j50.h: 9868: unsigned TX8_9 :1;
[; ;pic18f67j50.h: 9869: };
[; ;pic18f67j50.h: 9870: struct {
[; ;pic18f67j50.h: 9871: unsigned :6;
[; ;pic18f67j50.h: 9872: unsigned NOT_TX8 :1;
[; ;pic18f67j50.h: 9873: };
[; ;pic18f67j50.h: 9874: struct {
[; ;pic18f67j50.h: 9875: unsigned :6;
[; ;pic18f67j50.h: 9876: unsigned nTX8 :1;
[; ;pic18f67j50.h: 9877: };
[; ;pic18f67j50.h: 9878: struct {
[; ;pic18f67j50.h: 9879: unsigned TX9D1 :1;
[; ;pic18f67j50.h: 9880: unsigned TRMT1 :1;
[; ;pic18f67j50.h: 9881: unsigned BRGH1 :1;
[; ;pic18f67j50.h: 9882: unsigned SENDB1 :1;
[; ;pic18f67j50.h: 9883: unsigned SYNC1 :1;
[; ;pic18f67j50.h: 9884: unsigned TXEN1 :1;
[; ;pic18f67j50.h: 9885: unsigned TX91 :1;
[; ;pic18f67j50.h: 9886: unsigned CSRC1 :1;
[; ;pic18f67j50.h: 9887: };
[; ;pic18f67j50.h: 9888: } TXSTA1bits_t;
[; ;pic18f67j50.h: 9889: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f67j50.h: 9992: typedef union {
[; ;pic18f67j50.h: 9993: struct {
[; ;pic18f67j50.h: 9994: unsigned TX9D :1;
[; ;pic18f67j50.h: 9995: unsigned TRMT :1;
[; ;pic18f67j50.h: 9996: unsigned BRGH :1;
[; ;pic18f67j50.h: 9997: unsigned SENDB :1;
[; ;pic18f67j50.h: 9998: unsigned SYNC :1;
[; ;pic18f67j50.h: 9999: unsigned TXEN :1;
[; ;pic18f67j50.h: 10000: unsigned TX9 :1;
[; ;pic18f67j50.h: 10001: unsigned CSRC :1;
[; ;pic18f67j50.h: 10002: };
[; ;pic18f67j50.h: 10003: struct {
[; ;pic18f67j50.h: 10004: unsigned TXD8 :1;
[; ;pic18f67j50.h: 10005: unsigned :5;
[; ;pic18f67j50.h: 10006: unsigned TX8_9 :1;
[; ;pic18f67j50.h: 10007: };
[; ;pic18f67j50.h: 10008: struct {
[; ;pic18f67j50.h: 10009: unsigned :6;
[; ;pic18f67j50.h: 10010: unsigned NOT_TX8 :1;
[; ;pic18f67j50.h: 10011: };
[; ;pic18f67j50.h: 10012: struct {
[; ;pic18f67j50.h: 10013: unsigned :6;
[; ;pic18f67j50.h: 10014: unsigned nTX8 :1;
[; ;pic18f67j50.h: 10015: };
[; ;pic18f67j50.h: 10016: struct {
[; ;pic18f67j50.h: 10017: unsigned TX9D1 :1;
[; ;pic18f67j50.h: 10018: unsigned TRMT1 :1;
[; ;pic18f67j50.h: 10019: unsigned BRGH1 :1;
[; ;pic18f67j50.h: 10020: unsigned SENDB1 :1;
[; ;pic18f67j50.h: 10021: unsigned SYNC1 :1;
[; ;pic18f67j50.h: 10022: unsigned TXEN1 :1;
[; ;pic18f67j50.h: 10023: unsigned TX91 :1;
[; ;pic18f67j50.h: 10024: unsigned CSRC1 :1;
[; ;pic18f67j50.h: 10025: };
[; ;pic18f67j50.h: 10026: } TXSTAbits_t;
[; ;pic18f67j50.h: 10027: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f67j50.h: 10132: extern volatile unsigned char TXREG1 @ 0xFAE;
"10134
[; ;pic18f67j50.h: 10134: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f67j50.h: 10137: extern volatile unsigned char TXREG @ 0xFAE;
"10139
[; ;pic18f67j50.h: 10139: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f67j50.h: 10144: extern volatile unsigned char RCREG1 @ 0xFAF;
"10146
[; ;pic18f67j50.h: 10146: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f67j50.h: 10149: extern volatile unsigned char RCREG @ 0xFAF;
"10151
[; ;pic18f67j50.h: 10151: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f67j50.h: 10156: extern volatile unsigned char SPBRG1 @ 0xFB0;
"10158
[; ;pic18f67j50.h: 10158: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f67j50.h: 10161: extern volatile unsigned char SPBRG @ 0xFB0;
"10163
[; ;pic18f67j50.h: 10163: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f67j50.h: 10168: extern volatile unsigned char ECCP3CON @ 0xFB1;
"10170
[; ;pic18f67j50.h: 10170: asm("ECCP3CON equ 0FB1h");
[; <" ECCP3CON equ 0FB1h ;# ">
[; ;pic18f67j50.h: 10173: extern volatile unsigned char CCP3CON @ 0xFB1;
"10175
[; ;pic18f67j50.h: 10175: asm("CCP3CON equ 0FB1h");
[; <" CCP3CON equ 0FB1h ;# ">
[; ;pic18f67j50.h: 10178: typedef union {
[; ;pic18f67j50.h: 10179: struct {
[; ;pic18f67j50.h: 10180: unsigned CCP3M :4;
[; ;pic18f67j50.h: 10181: unsigned DC3B :2;
[; ;pic18f67j50.h: 10182: unsigned P3M :2;
[; ;pic18f67j50.h: 10183: };
[; ;pic18f67j50.h: 10184: struct {
[; ;pic18f67j50.h: 10185: unsigned CCP3M0 :1;
[; ;pic18f67j50.h: 10186: unsigned CCP3M1 :1;
[; ;pic18f67j50.h: 10187: unsigned CCP3M2 :1;
[; ;pic18f67j50.h: 10188: unsigned CCP3M3 :1;
[; ;pic18f67j50.h: 10189: unsigned DC3B0 :1;
[; ;pic18f67j50.h: 10190: unsigned DC3B1 :1;
[; ;pic18f67j50.h: 10191: unsigned P3M0 :1;
[; ;pic18f67j50.h: 10192: unsigned P3M1 :1;
[; ;pic18f67j50.h: 10193: };
[; ;pic18f67j50.h: 10194: struct {
[; ;pic18f67j50.h: 10195: unsigned :4;
[; ;pic18f67j50.h: 10196: unsigned CCP3Y :1;
[; ;pic18f67j50.h: 10197: unsigned CCP3X :1;
[; ;pic18f67j50.h: 10198: };
[; ;pic18f67j50.h: 10199: } ECCP3CONbits_t;
[; ;pic18f67j50.h: 10200: extern volatile ECCP3CONbits_t ECCP3CONbits @ 0xFB1;
[; ;pic18f67j50.h: 10268: typedef union {
[; ;pic18f67j50.h: 10269: struct {
[; ;pic18f67j50.h: 10270: unsigned CCP3M :4;
[; ;pic18f67j50.h: 10271: unsigned DC3B :2;
[; ;pic18f67j50.h: 10272: unsigned P3M :2;
[; ;pic18f67j50.h: 10273: };
[; ;pic18f67j50.h: 10274: struct {
[; ;pic18f67j50.h: 10275: unsigned CCP3M0 :1;
[; ;pic18f67j50.h: 10276: unsigned CCP3M1 :1;
[; ;pic18f67j50.h: 10277: unsigned CCP3M2 :1;
[; ;pic18f67j50.h: 10278: unsigned CCP3M3 :1;
[; ;pic18f67j50.h: 10279: unsigned DC3B0 :1;
[; ;pic18f67j50.h: 10280: unsigned DC3B1 :1;
[; ;pic18f67j50.h: 10281: unsigned P3M0 :1;
[; ;pic18f67j50.h: 10282: unsigned P3M1 :1;
[; ;pic18f67j50.h: 10283: };
[; ;pic18f67j50.h: 10284: struct {
[; ;pic18f67j50.h: 10285: unsigned :4;
[; ;pic18f67j50.h: 10286: unsigned CCP3Y :1;
[; ;pic18f67j50.h: 10287: unsigned CCP3X :1;
[; ;pic18f67j50.h: 10288: };
[; ;pic18f67j50.h: 10289: } CCP3CONbits_t;
[; ;pic18f67j50.h: 10290: extern volatile CCP3CONbits_t CCP3CONbits @ 0xFB1;
[; ;pic18f67j50.h: 10360: extern volatile unsigned short CCPR3 @ 0xFB2;
"10362
[; ;pic18f67j50.h: 10362: asm("CCPR3 equ 0FB2h");
[; <" CCPR3 equ 0FB2h ;# ">
[; ;pic18f67j50.h: 10367: extern volatile unsigned char CCPR3L @ 0xFB2;
"10369
[; ;pic18f67j50.h: 10369: asm("CCPR3L equ 0FB2h");
[; <" CCPR3L equ 0FB2h ;# ">
[; ;pic18f67j50.h: 10374: extern volatile unsigned char CCPR3H @ 0xFB3;
"10376
[; ;pic18f67j50.h: 10376: asm("CCPR3H equ 0FB3h");
[; <" CCPR3H equ 0FB3h ;# ">
[; ;pic18f67j50.h: 10381: extern volatile unsigned char ECCP3DEL @ 0xFB4;
"10383
[; ;pic18f67j50.h: 10383: asm("ECCP3DEL equ 0FB4h");
[; <" ECCP3DEL equ 0FB4h ;# ">
[; ;pic18f67j50.h: 10386: typedef union {
[; ;pic18f67j50.h: 10387: struct {
[; ;pic18f67j50.h: 10388: unsigned PDC :7;
[; ;pic18f67j50.h: 10389: unsigned PRSEN :1;
[; ;pic18f67j50.h: 10390: };
[; ;pic18f67j50.h: 10391: struct {
[; ;pic18f67j50.h: 10392: unsigned PDC0 :1;
[; ;pic18f67j50.h: 10393: unsigned PDC1 :1;
[; ;pic18f67j50.h: 10394: unsigned PDC2 :1;
[; ;pic18f67j50.h: 10395: unsigned PDC3 :1;
[; ;pic18f67j50.h: 10396: unsigned PDC4 :1;
[; ;pic18f67j50.h: 10397: unsigned PDC5 :1;
[; ;pic18f67j50.h: 10398: unsigned PDC6 :1;
[; ;pic18f67j50.h: 10399: };
[; ;pic18f67j50.h: 10400: struct {
[; ;pic18f67j50.h: 10401: unsigned P3DC0 :1;
[; ;pic18f67j50.h: 10402: unsigned P3DC1 :1;
[; ;pic18f67j50.h: 10403: unsigned P3DC2 :1;
[; ;pic18f67j50.h: 10404: unsigned P3DC3 :1;
[; ;pic18f67j50.h: 10405: unsigned P3DC4 :1;
[; ;pic18f67j50.h: 10406: unsigned P3DC5 :1;
[; ;pic18f67j50.h: 10407: unsigned P3DC6 :1;
[; ;pic18f67j50.h: 10408: unsigned P3RSEN :1;
[; ;pic18f67j50.h: 10409: };
[; ;pic18f67j50.h: 10410: } ECCP3DELbits_t;
[; ;pic18f67j50.h: 10411: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xFB4;
[; ;pic18f67j50.h: 10501: extern volatile unsigned char ECCP3AS @ 0xFB5;
"10503
[; ;pic18f67j50.h: 10503: asm("ECCP3AS equ 0FB5h");
[; <" ECCP3AS equ 0FB5h ;# ">
[; ;pic18f67j50.h: 10506: typedef union {
[; ;pic18f67j50.h: 10507: struct {
[; ;pic18f67j50.h: 10508: unsigned PSSBD :2;
[; ;pic18f67j50.h: 10509: unsigned PSSAC :2;
[; ;pic18f67j50.h: 10510: unsigned ECCPAS :3;
[; ;pic18f67j50.h: 10511: unsigned ECCPASE :1;
[; ;pic18f67j50.h: 10512: };
[; ;pic18f67j50.h: 10513: struct {
[; ;pic18f67j50.h: 10514: unsigned PSSBD0 :1;
[; ;pic18f67j50.h: 10515: unsigned PSSBD1 :1;
[; ;pic18f67j50.h: 10516: unsigned PSSAC0 :1;
[; ;pic18f67j50.h: 10517: unsigned PSSAC1 :1;
[; ;pic18f67j50.h: 10518: unsigned ECCPAS0 :1;
[; ;pic18f67j50.h: 10519: unsigned ECCPAS1 :1;
[; ;pic18f67j50.h: 10520: unsigned ECCPAS2 :1;
[; ;pic18f67j50.h: 10521: };
[; ;pic18f67j50.h: 10522: struct {
[; ;pic18f67j50.h: 10523: unsigned PSS3BD0 :1;
[; ;pic18f67j50.h: 10524: unsigned PSS3BD1 :1;
[; ;pic18f67j50.h: 10525: unsigned PSS3AC0 :1;
[; ;pic18f67j50.h: 10526: unsigned PSS3AC1 :1;
[; ;pic18f67j50.h: 10527: unsigned ECCP3AS0 :1;
[; ;pic18f67j50.h: 10528: unsigned ECCP3AS1 :1;
[; ;pic18f67j50.h: 10529: unsigned ECCP3AS2 :1;
[; ;pic18f67j50.h: 10530: unsigned ECCP3ASE :1;
[; ;pic18f67j50.h: 10531: };
[; ;pic18f67j50.h: 10532: } ECCP3ASbits_t;
[; ;pic18f67j50.h: 10533: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xFB5;
[; ;pic18f67j50.h: 10633: extern volatile unsigned char ECCP2CON @ 0xFB6;
"10635
[; ;pic18f67j50.h: 10635: asm("ECCP2CON equ 0FB6h");
[; <" ECCP2CON equ 0FB6h ;# ">
[; ;pic18f67j50.h: 10638: extern volatile unsigned char CCP2CON @ 0xFB6;
"10640
[; ;pic18f67j50.h: 10640: asm("CCP2CON equ 0FB6h");
[; <" CCP2CON equ 0FB6h ;# ">
[; ;pic18f67j50.h: 10643: typedef union {
[; ;pic18f67j50.h: 10644: struct {
[; ;pic18f67j50.h: 10645: unsigned CCP2M :4;
[; ;pic18f67j50.h: 10646: unsigned DC2B :2;
[; ;pic18f67j50.h: 10647: unsigned P2M :2;
[; ;pic18f67j50.h: 10648: };
[; ;pic18f67j50.h: 10649: struct {
[; ;pic18f67j50.h: 10650: unsigned CCP2M0 :1;
[; ;pic18f67j50.h: 10651: unsigned CCP2M1 :1;
[; ;pic18f67j50.h: 10652: unsigned CCP2M2 :1;
[; ;pic18f67j50.h: 10653: unsigned CCP2M3 :1;
[; ;pic18f67j50.h: 10654: unsigned DC2B0 :1;
[; ;pic18f67j50.h: 10655: unsigned DC2B1 :1;
[; ;pic18f67j50.h: 10656: unsigned P2M0 :1;
[; ;pic18f67j50.h: 10657: unsigned P2M1 :1;
[; ;pic18f67j50.h: 10658: };
[; ;pic18f67j50.h: 10659: struct {
[; ;pic18f67j50.h: 10660: unsigned :4;
[; ;pic18f67j50.h: 10661: unsigned CCP2Y :1;
[; ;pic18f67j50.h: 10662: unsigned CCP2X :1;
[; ;pic18f67j50.h: 10663: };
[; ;pic18f67j50.h: 10664: } ECCP2CONbits_t;
[; ;pic18f67j50.h: 10665: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB6;
[; ;pic18f67j50.h: 10733: typedef union {
[; ;pic18f67j50.h: 10734: struct {
[; ;pic18f67j50.h: 10735: unsigned CCP2M :4;
[; ;pic18f67j50.h: 10736: unsigned DC2B :2;
[; ;pic18f67j50.h: 10737: unsigned P2M :2;
[; ;pic18f67j50.h: 10738: };
[; ;pic18f67j50.h: 10739: struct {
[; ;pic18f67j50.h: 10740: unsigned CCP2M0 :1;
[; ;pic18f67j50.h: 10741: unsigned CCP2M1 :1;
[; ;pic18f67j50.h: 10742: unsigned CCP2M2 :1;
[; ;pic18f67j50.h: 10743: unsigned CCP2M3 :1;
[; ;pic18f67j50.h: 10744: unsigned DC2B0 :1;
[; ;pic18f67j50.h: 10745: unsigned DC2B1 :1;
[; ;pic18f67j50.h: 10746: unsigned P2M0 :1;
[; ;pic18f67j50.h: 10747: unsigned P2M1 :1;
[; ;pic18f67j50.h: 10748: };
[; ;pic18f67j50.h: 10749: struct {
[; ;pic18f67j50.h: 10750: unsigned :4;
[; ;pic18f67j50.h: 10751: unsigned CCP2Y :1;
[; ;pic18f67j50.h: 10752: unsigned CCP2X :1;
[; ;pic18f67j50.h: 10753: };
[; ;pic18f67j50.h: 10754: } CCP2CONbits_t;
[; ;pic18f67j50.h: 10755: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB6;
[; ;pic18f67j50.h: 10825: extern volatile unsigned short CCPR2 @ 0xFB7;
"10827
[; ;pic18f67j50.h: 10827: asm("CCPR2 equ 0FB7h");
[; <" CCPR2 equ 0FB7h ;# ">
[; ;pic18f67j50.h: 10832: extern volatile unsigned char CCPR2L @ 0xFB7;
"10834
[; ;pic18f67j50.h: 10834: asm("CCPR2L equ 0FB7h");
[; <" CCPR2L equ 0FB7h ;# ">
[; ;pic18f67j50.h: 10839: extern volatile unsigned char CCPR2H @ 0xFB8;
"10841
[; ;pic18f67j50.h: 10841: asm("CCPR2H equ 0FB8h");
[; <" CCPR2H equ 0FB8h ;# ">
[; ;pic18f67j50.h: 10846: extern volatile unsigned char ECCP2DEL @ 0xFB9;
"10848
[; ;pic18f67j50.h: 10848: asm("ECCP2DEL equ 0FB9h");
[; <" ECCP2DEL equ 0FB9h ;# ">
[; ;pic18f67j50.h: 10851: typedef union {
[; ;pic18f67j50.h: 10852: struct {
[; ;pic18f67j50.h: 10853: unsigned PDC :7;
[; ;pic18f67j50.h: 10854: unsigned PRSEN :1;
[; ;pic18f67j50.h: 10855: };
[; ;pic18f67j50.h: 10856: struct {
[; ;pic18f67j50.h: 10857: unsigned PDC0 :1;
[; ;pic18f67j50.h: 10858: unsigned PDC1 :1;
[; ;pic18f67j50.h: 10859: unsigned PDC2 :1;
[; ;pic18f67j50.h: 10860: unsigned PDC3 :1;
[; ;pic18f67j50.h: 10861: unsigned PDC4 :1;
[; ;pic18f67j50.h: 10862: unsigned PDC5 :1;
[; ;pic18f67j50.h: 10863: unsigned PDC6 :1;
[; ;pic18f67j50.h: 10864: };
[; ;pic18f67j50.h: 10865: struct {
[; ;pic18f67j50.h: 10866: unsigned P2DC0 :1;
[; ;pic18f67j50.h: 10867: unsigned P2DC1 :1;
[; ;pic18f67j50.h: 10868: unsigned P2DC2 :1;
[; ;pic18f67j50.h: 10869: unsigned P2DC3 :1;
[; ;pic18f67j50.h: 10870: unsigned P2DC4 :1;
[; ;pic18f67j50.h: 10871: unsigned P2DC5 :1;
[; ;pic18f67j50.h: 10872: unsigned P2DC6 :1;
[; ;pic18f67j50.h: 10873: unsigned P2RSEN :1;
[; ;pic18f67j50.h: 10874: };
[; ;pic18f67j50.h: 10875: } ECCP2DELbits_t;
[; ;pic18f67j50.h: 10876: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB9;
[; ;pic18f67j50.h: 10966: extern volatile unsigned char ECCP2AS @ 0xFBA;
"10968
[; ;pic18f67j50.h: 10968: asm("ECCP2AS equ 0FBAh");
[; <" ECCP2AS equ 0FBAh ;# ">
[; ;pic18f67j50.h: 10971: typedef union {
[; ;pic18f67j50.h: 10972: struct {
[; ;pic18f67j50.h: 10973: unsigned PSSBD :2;
[; ;pic18f67j50.h: 10974: unsigned PSSAC :2;
[; ;pic18f67j50.h: 10975: unsigned ECCPAS :3;
[; ;pic18f67j50.h: 10976: unsigned ECCPASE :1;
[; ;pic18f67j50.h: 10977: };
[; ;pic18f67j50.h: 10978: struct {
[; ;pic18f67j50.h: 10979: unsigned PSSBD0 :1;
[; ;pic18f67j50.h: 10980: unsigned PSSBD1 :1;
[; ;pic18f67j50.h: 10981: unsigned PSSAC0 :1;
[; ;pic18f67j50.h: 10982: unsigned PSSAC1 :1;
[; ;pic18f67j50.h: 10983: unsigned ECCPAS0 :1;
[; ;pic18f67j50.h: 10984: unsigned ECCPAS1 :1;
[; ;pic18f67j50.h: 10985: unsigned ECCPAS2 :1;
[; ;pic18f67j50.h: 10986: };
[; ;pic18f67j50.h: 10987: struct {
[; ;pic18f67j50.h: 10988: unsigned PSS2BD0 :1;
[; ;pic18f67j50.h: 10989: unsigned PSS2BD1 :1;
[; ;pic18f67j50.h: 10990: unsigned PSS2AC0 :1;
[; ;pic18f67j50.h: 10991: unsigned PSS2AC1 :1;
[; ;pic18f67j50.h: 10992: unsigned ECCP2AS0 :1;
[; ;pic18f67j50.h: 10993: unsigned ECCP2AS1 :1;
[; ;pic18f67j50.h: 10994: unsigned ECCP2AS2 :1;
[; ;pic18f67j50.h: 10995: unsigned ECCP2ASE :1;
[; ;pic18f67j50.h: 10996: };
[; ;pic18f67j50.h: 10997: } ECCP2ASbits_t;
[; ;pic18f67j50.h: 10998: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFBA;
[; ;pic18f67j50.h: 11098: extern volatile unsigned char ECCP1CON @ 0xFBB;
"11100
[; ;pic18f67j50.h: 11100: asm("ECCP1CON equ 0FBBh");
[; <" ECCP1CON equ 0FBBh ;# ">
[; ;pic18f67j50.h: 11103: extern volatile unsigned char CCP1CON @ 0xFBB;
"11105
[; ;pic18f67j50.h: 11105: asm("CCP1CON equ 0FBBh");
[; <" CCP1CON equ 0FBBh ;# ">
[; ;pic18f67j50.h: 11108: typedef union {
[; ;pic18f67j50.h: 11109: struct {
[; ;pic18f67j50.h: 11110: unsigned CCP1M :4;
[; ;pic18f67j50.h: 11111: unsigned DC1B :2;
[; ;pic18f67j50.h: 11112: unsigned P1M :2;
[; ;pic18f67j50.h: 11113: };
[; ;pic18f67j50.h: 11114: struct {
[; ;pic18f67j50.h: 11115: unsigned CCP1M0 :1;
[; ;pic18f67j50.h: 11116: unsigned CCP1M1 :1;
[; ;pic18f67j50.h: 11117: unsigned CCP1M2 :1;
[; ;pic18f67j50.h: 11118: unsigned CCP1M3 :1;
[; ;pic18f67j50.h: 11119: unsigned DC1B0 :1;
[; ;pic18f67j50.h: 11120: unsigned DC1B1 :1;
[; ;pic18f67j50.h: 11121: unsigned P1M0 :1;
[; ;pic18f67j50.h: 11122: unsigned P1M1 :1;
[; ;pic18f67j50.h: 11123: };
[; ;pic18f67j50.h: 11124: struct {
[; ;pic18f67j50.h: 11125: unsigned :4;
[; ;pic18f67j50.h: 11126: unsigned CCP1Y :1;
[; ;pic18f67j50.h: 11127: unsigned CCP1X :1;
[; ;pic18f67j50.h: 11128: };
[; ;pic18f67j50.h: 11129: } ECCP1CONbits_t;
[; ;pic18f67j50.h: 11130: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBB;
[; ;pic18f67j50.h: 11198: typedef union {
[; ;pic18f67j50.h: 11199: struct {
[; ;pic18f67j50.h: 11200: unsigned CCP1M :4;
[; ;pic18f67j50.h: 11201: unsigned DC1B :2;
[; ;pic18f67j50.h: 11202: unsigned P1M :2;
[; ;pic18f67j50.h: 11203: };
[; ;pic18f67j50.h: 11204: struct {
[; ;pic18f67j50.h: 11205: unsigned CCP1M0 :1;
[; ;pic18f67j50.h: 11206: unsigned CCP1M1 :1;
[; ;pic18f67j50.h: 11207: unsigned CCP1M2 :1;
[; ;pic18f67j50.h: 11208: unsigned CCP1M3 :1;
[; ;pic18f67j50.h: 11209: unsigned DC1B0 :1;
[; ;pic18f67j50.h: 11210: unsigned DC1B1 :1;
[; ;pic18f67j50.h: 11211: unsigned P1M0 :1;
[; ;pic18f67j50.h: 11212: unsigned P1M1 :1;
[; ;pic18f67j50.h: 11213: };
[; ;pic18f67j50.h: 11214: struct {
[; ;pic18f67j50.h: 11215: unsigned :4;
[; ;pic18f67j50.h: 11216: unsigned CCP1Y :1;
[; ;pic18f67j50.h: 11217: unsigned CCP1X :1;
[; ;pic18f67j50.h: 11218: };
[; ;pic18f67j50.h: 11219: } CCP1CONbits_t;
[; ;pic18f67j50.h: 11220: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBB;
[; ;pic18f67j50.h: 11290: extern volatile unsigned short CCPR1 @ 0xFBC;
"11292
[; ;pic18f67j50.h: 11292: asm("CCPR1 equ 0FBCh");
[; <" CCPR1 equ 0FBCh ;# ">
[; ;pic18f67j50.h: 11297: extern volatile unsigned char CCPR1L @ 0xFBC;
"11299
[; ;pic18f67j50.h: 11299: asm("CCPR1L equ 0FBCh");
[; <" CCPR1L equ 0FBCh ;# ">
[; ;pic18f67j50.h: 11304: extern volatile unsigned char CCPR1H @ 0xFBD;
"11306
[; ;pic18f67j50.h: 11306: asm("CCPR1H equ 0FBDh");
[; <" CCPR1H equ 0FBDh ;# ">
[; ;pic18f67j50.h: 11311: extern volatile unsigned char ECCP1DEL @ 0xFBE;
"11313
[; ;pic18f67j50.h: 11313: asm("ECCP1DEL equ 0FBEh");
[; <" ECCP1DEL equ 0FBEh ;# ">
[; ;pic18f67j50.h: 11316: typedef union {
[; ;pic18f67j50.h: 11317: struct {
[; ;pic18f67j50.h: 11318: unsigned PDC :7;
[; ;pic18f67j50.h: 11319: unsigned PRSEN :1;
[; ;pic18f67j50.h: 11320: };
[; ;pic18f67j50.h: 11321: struct {
[; ;pic18f67j50.h: 11322: unsigned PDC0 :1;
[; ;pic18f67j50.h: 11323: unsigned PDC1 :1;
[; ;pic18f67j50.h: 11324: unsigned PDC2 :1;
[; ;pic18f67j50.h: 11325: unsigned PDC3 :1;
[; ;pic18f67j50.h: 11326: unsigned PDC4 :1;
[; ;pic18f67j50.h: 11327: unsigned PDC5 :1;
[; ;pic18f67j50.h: 11328: unsigned PDC6 :1;
[; ;pic18f67j50.h: 11329: };
[; ;pic18f67j50.h: 11330: struct {
[; ;pic18f67j50.h: 11331: unsigned P1DC0 :1;
[; ;pic18f67j50.h: 11332: unsigned P1DC1 :1;
[; ;pic18f67j50.h: 11333: unsigned P1DC2 :1;
[; ;pic18f67j50.h: 11334: unsigned P1DC3 :1;
[; ;pic18f67j50.h: 11335: unsigned P1DC4 :1;
[; ;pic18f67j50.h: 11336: unsigned P1DC5 :1;
[; ;pic18f67j50.h: 11337: unsigned P1DC6 :1;
[; ;pic18f67j50.h: 11338: unsigned P1RSEN :1;
[; ;pic18f67j50.h: 11339: };
[; ;pic18f67j50.h: 11340: } ECCP1DELbits_t;
[; ;pic18f67j50.h: 11341: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBE;
[; ;pic18f67j50.h: 11431: extern volatile unsigned char ECCP1AS @ 0xFBF;
"11433
[; ;pic18f67j50.h: 11433: asm("ECCP1AS equ 0FBFh");
[; <" ECCP1AS equ 0FBFh ;# ">
[; ;pic18f67j50.h: 11436: typedef union {
[; ;pic18f67j50.h: 11437: struct {
[; ;pic18f67j50.h: 11438: unsigned PSSBD :2;
[; ;pic18f67j50.h: 11439: unsigned PSSAC :2;
[; ;pic18f67j50.h: 11440: unsigned ECCPAS :3;
[; ;pic18f67j50.h: 11441: unsigned ECCPASE :1;
[; ;pic18f67j50.h: 11442: };
[; ;pic18f67j50.h: 11443: struct {
[; ;pic18f67j50.h: 11444: unsigned PSSBD0 :1;
[; ;pic18f67j50.h: 11445: unsigned PSSBD1 :1;
[; ;pic18f67j50.h: 11446: unsigned PSSAC0 :1;
[; ;pic18f67j50.h: 11447: unsigned PSSAC1 :1;
[; ;pic18f67j50.h: 11448: unsigned ECCPAS0 :1;
[; ;pic18f67j50.h: 11449: unsigned ECCPAS1 :1;
[; ;pic18f67j50.h: 11450: unsigned ECCPAS2 :1;
[; ;pic18f67j50.h: 11451: };
[; ;pic18f67j50.h: 11452: struct {
[; ;pic18f67j50.h: 11453: unsigned PSS1BD0 :1;
[; ;pic18f67j50.h: 11454: unsigned PSS1BD1 :1;
[; ;pic18f67j50.h: 11455: unsigned PSS1AC0 :1;
[; ;pic18f67j50.h: 11456: unsigned PSS1AC1 :1;
[; ;pic18f67j50.h: 11457: unsigned ECCP1AS0 :1;
[; ;pic18f67j50.h: 11458: unsigned ECCP1AS1 :1;
[; ;pic18f67j50.h: 11459: unsigned ECCP1AS2 :1;
[; ;pic18f67j50.h: 11460: unsigned ECCP1ASE :1;
[; ;pic18f67j50.h: 11461: };
[; ;pic18f67j50.h: 11462: } ECCP1ASbits_t;
[; ;pic18f67j50.h: 11463: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBF;
[; ;pic18f67j50.h: 11563: extern volatile unsigned char WDTCON @ 0xFC0;
"11565
[; ;pic18f67j50.h: 11565: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f67j50.h: 11568: typedef union {
[; ;pic18f67j50.h: 11569: struct {
[; ;pic18f67j50.h: 11570: unsigned SWDTEN :1;
[; ;pic18f67j50.h: 11571: unsigned :3;
[; ;pic18f67j50.h: 11572: unsigned ADSHR :1;
[; ;pic18f67j50.h: 11573: unsigned :1;
[; ;pic18f67j50.h: 11574: unsigned LVDSTAT :1;
[; ;pic18f67j50.h: 11575: unsigned REGSLP :1;
[; ;pic18f67j50.h: 11576: };
[; ;pic18f67j50.h: 11577: struct {
[; ;pic18f67j50.h: 11578: unsigned SWDTE :1;
[; ;pic18f67j50.h: 11579: unsigned :3;
[; ;pic18f67j50.h: 11580: unsigned DEVCFG :1;
[; ;pic18f67j50.h: 11581: };
[; ;pic18f67j50.h: 11582: } WDTCONbits_t;
[; ;pic18f67j50.h: 11583: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f67j50.h: 11618: extern volatile unsigned char ADCON1 @ 0xFC1;
"11620
[; ;pic18f67j50.h: 11620: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f67j50.h: 11623: typedef union {
[; ;pic18f67j50.h: 11624: struct {
[; ;pic18f67j50.h: 11625: unsigned ADCS :3;
[; ;pic18f67j50.h: 11626: unsigned ACQT :3;
[; ;pic18f67j50.h: 11627: unsigned ADCAL :1;
[; ;pic18f67j50.h: 11628: unsigned ADFM :1;
[; ;pic18f67j50.h: 11629: };
[; ;pic18f67j50.h: 11630: struct {
[; ;pic18f67j50.h: 11631: unsigned ADCS0 :1;
[; ;pic18f67j50.h: 11632: unsigned ADCS1 :1;
[; ;pic18f67j50.h: 11633: unsigned ADCS2 :1;
[; ;pic18f67j50.h: 11634: unsigned ACQT0 :1;
[; ;pic18f67j50.h: 11635: unsigned ACQT1 :1;
[; ;pic18f67j50.h: 11636: unsigned ACQT2 :1;
[; ;pic18f67j50.h: 11637: };
[; ;pic18f67j50.h: 11638: struct {
[; ;pic18f67j50.h: 11639: unsigned :3;
[; ;pic18f67j50.h: 11640: unsigned CHSN3 :1;
[; ;pic18f67j50.h: 11641: unsigned VCFG01 :1;
[; ;pic18f67j50.h: 11642: unsigned VCFG11 :1;
[; ;pic18f67j50.h: 11643: };
[; ;pic18f67j50.h: 11644: } ADCON1bits_t;
[; ;pic18f67j50.h: 11645: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f67j50.h: 11715: extern volatile unsigned char ANCON0 @ 0xFC1;
"11717
[; ;pic18f67j50.h: 11717: asm("ANCON0 equ 0FC1h");
[; <" ANCON0 equ 0FC1h ;# ">
[; ;pic18f67j50.h: 11720: typedef union {
[; ;pic18f67j50.h: 11721: struct {
[; ;pic18f67j50.h: 11722: unsigned PCFGL :8;
[; ;pic18f67j50.h: 11723: };
[; ;pic18f67j50.h: 11724: struct {
[; ;pic18f67j50.h: 11725: unsigned PCFG0 :1;
[; ;pic18f67j50.h: 11726: unsigned PCFG1 :1;
[; ;pic18f67j50.h: 11727: unsigned PCFG2 :1;
[; ;pic18f67j50.h: 11728: unsigned PCFG3 :1;
[; ;pic18f67j50.h: 11729: unsigned PCFG4 :1;
[; ;pic18f67j50.h: 11730: unsigned :2;
[; ;pic18f67j50.h: 11731: unsigned PCFG7 :1;
[; ;pic18f67j50.h: 11732: };
[; ;pic18f67j50.h: 11733: struct {
[; ;pic18f67j50.h: 11734: unsigned :5;
[; ;pic18f67j50.h: 11735: unsigned PCFG5 :1;
[; ;pic18f67j50.h: 11736: unsigned PCFG6 :1;
[; ;pic18f67j50.h: 11737: };
[; ;pic18f67j50.h: 11738: } ANCON0bits_t;
[; ;pic18f67j50.h: 11739: extern volatile ANCON0bits_t ANCON0bits @ 0xFC1;
[; ;pic18f67j50.h: 11789: extern volatile unsigned char ADCON0 @ 0xFC2;
"11791
[; ;pic18f67j50.h: 11791: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f67j50.h: 11794: typedef union {
[; ;pic18f67j50.h: 11795: struct {
[; ;pic18f67j50.h: 11796: unsigned :1;
[; ;pic18f67j50.h: 11797: unsigned GO_NOT_DONE :1;
[; ;pic18f67j50.h: 11798: };
[; ;pic18f67j50.h: 11799: struct {
[; ;pic18f67j50.h: 11800: unsigned ADON :1;
[; ;pic18f67j50.h: 11801: unsigned GO_nDONE :1;
[; ;pic18f67j50.h: 11802: unsigned CHS :4;
[; ;pic18f67j50.h: 11803: unsigned VCFG :2;
[; ;pic18f67j50.h: 11804: };
[; ;pic18f67j50.h: 11805: struct {
[; ;pic18f67j50.h: 11806: unsigned :1;
[; ;pic18f67j50.h: 11807: unsigned DONE :1;
[; ;pic18f67j50.h: 11808: unsigned CHS0 :1;
[; ;pic18f67j50.h: 11809: unsigned CHS1 :1;
[; ;pic18f67j50.h: 11810: unsigned CHS2 :1;
[; ;pic18f67j50.h: 11811: unsigned CHS3 :1;
[; ;pic18f67j50.h: 11812: unsigned VCFG0 :1;
[; ;pic18f67j50.h: 11813: unsigned VCFG1 :1;
[; ;pic18f67j50.h: 11814: };
[; ;pic18f67j50.h: 11815: struct {
[; ;pic18f67j50.h: 11816: unsigned :1;
[; ;pic18f67j50.h: 11817: unsigned GO_DONE :1;
[; ;pic18f67j50.h: 11818: };
[; ;pic18f67j50.h: 11819: struct {
[; ;pic18f67j50.h: 11820: unsigned :1;
[; ;pic18f67j50.h: 11821: unsigned GO :1;
[; ;pic18f67j50.h: 11822: };
[; ;pic18f67j50.h: 11823: struct {
[; ;pic18f67j50.h: 11824: unsigned :1;
[; ;pic18f67j50.h: 11825: unsigned NOT_DONE :1;
[; ;pic18f67j50.h: 11826: };
[; ;pic18f67j50.h: 11827: struct {
[; ;pic18f67j50.h: 11828: unsigned :1;
[; ;pic18f67j50.h: 11829: unsigned GODONE :1;
[; ;pic18f67j50.h: 11830: unsigned :5;
[; ;pic18f67j50.h: 11831: unsigned ADCAL :1;
[; ;pic18f67j50.h: 11832: };
[; ;pic18f67j50.h: 11833: } ADCON0bits_t;
[; ;pic18f67j50.h: 11834: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f67j50.h: 11924: extern volatile unsigned char ANCON1 @ 0xFC2;
"11926
[; ;pic18f67j50.h: 11926: asm("ANCON1 equ 0FC2h");
[; <" ANCON1 equ 0FC2h ;# ">
[; ;pic18f67j50.h: 11929: typedef union {
[; ;pic18f67j50.h: 11930: struct {
[; ;pic18f67j50.h: 11931: unsigned PCFGH :8;
[; ;pic18f67j50.h: 11932: };
[; ;pic18f67j50.h: 11933: struct {
[; ;pic18f67j50.h: 11934: unsigned :2;
[; ;pic18f67j50.h: 11935: unsigned PCFG10 :1;
[; ;pic18f67j50.h: 11936: unsigned PCFG11 :1;
[; ;pic18f67j50.h: 11937: unsigned PCFG12 :1;
[; ;pic18f67j50.h: 11938: unsigned PCFG13 :1;
[; ;pic18f67j50.h: 11939: unsigned PCFG14 :1;
[; ;pic18f67j50.h: 11940: unsigned PCFG15 :1;
[; ;pic18f67j50.h: 11941: };
[; ;pic18f67j50.h: 11942: struct {
[; ;pic18f67j50.h: 11943: unsigned PCFG8 :1;
[; ;pic18f67j50.h: 11944: unsigned PCFG9 :1;
[; ;pic18f67j50.h: 11945: };
[; ;pic18f67j50.h: 11946: } ANCON1bits_t;
[; ;pic18f67j50.h: 11947: extern volatile ANCON1bits_t ANCON1bits @ 0xFC2;
[; ;pic18f67j50.h: 11997: extern volatile unsigned short ADRES @ 0xFC3;
"11999
[; ;pic18f67j50.h: 11999: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f67j50.h: 12004: extern volatile unsigned char ADRESL @ 0xFC3;
"12006
[; ;pic18f67j50.h: 12006: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f67j50.h: 12011: extern volatile unsigned char ADRESH @ 0xFC4;
"12013
[; ;pic18f67j50.h: 12013: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f67j50.h: 12018: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"12020
[; ;pic18f67j50.h: 12020: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f67j50.h: 12023: extern volatile unsigned char SSPCON2 @ 0xFC5;
"12025
[; ;pic18f67j50.h: 12025: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f67j50.h: 12028: typedef union {
[; ;pic18f67j50.h: 12029: struct {
[; ;pic18f67j50.h: 12030: unsigned SEN :1;
[; ;pic18f67j50.h: 12031: unsigned RSEN :1;
[; ;pic18f67j50.h: 12032: unsigned PEN :1;
[; ;pic18f67j50.h: 12033: unsigned RCEN :1;
[; ;pic18f67j50.h: 12034: unsigned ACKEN :1;
[; ;pic18f67j50.h: 12035: unsigned ACKDT :1;
[; ;pic18f67j50.h: 12036: unsigned ACKSTAT :1;
[; ;pic18f67j50.h: 12037: unsigned GCEN :1;
[; ;pic18f67j50.h: 12038: };
[; ;pic18f67j50.h: 12039: struct {
[; ;pic18f67j50.h: 12040: unsigned :1;
[; ;pic18f67j50.h: 12041: unsigned ADMSK1 :1;
[; ;pic18f67j50.h: 12042: unsigned ADMSK2 :1;
[; ;pic18f67j50.h: 12043: unsigned ADMSK3 :1;
[; ;pic18f67j50.h: 12044: unsigned ADMSK4 :1;
[; ;pic18f67j50.h: 12045: unsigned ADMSK5 :1;
[; ;pic18f67j50.h: 12046: };
[; ;pic18f67j50.h: 12047: struct {
[; ;pic18f67j50.h: 12048: unsigned SEN1 :1;
[; ;pic18f67j50.h: 12049: unsigned ADMSK11 :1;
[; ;pic18f67j50.h: 12050: unsigned ADMSK21 :1;
[; ;pic18f67j50.h: 12051: unsigned ADMSK31 :1;
[; ;pic18f67j50.h: 12052: unsigned ACKEN1 :1;
[; ;pic18f67j50.h: 12053: unsigned ACKDT1 :1;
[; ;pic18f67j50.h: 12054: unsigned ACKSTAT1 :1;
[; ;pic18f67j50.h: 12055: unsigned GCEN1 :1;
[; ;pic18f67j50.h: 12056: };
[; ;pic18f67j50.h: 12057: struct {
[; ;pic18f67j50.h: 12058: unsigned :1;
[; ;pic18f67j50.h: 12059: unsigned RSEN1 :1;
[; ;pic18f67j50.h: 12060: unsigned PEN1 :1;
[; ;pic18f67j50.h: 12061: unsigned RCEN1 :1;
[; ;pic18f67j50.h: 12062: unsigned ADMSK41 :1;
[; ;pic18f67j50.h: 12063: unsigned ADMSK51 :1;
[; ;pic18f67j50.h: 12064: };
[; ;pic18f67j50.h: 12065: } SSP1CON2bits_t;
[; ;pic18f67j50.h: 12066: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f67j50.h: 12199: typedef union {
[; ;pic18f67j50.h: 12200: struct {
[; ;pic18f67j50.h: 12201: unsigned SEN :1;
[; ;pic18f67j50.h: 12202: unsigned RSEN :1;
[; ;pic18f67j50.h: 12203: unsigned PEN :1;
[; ;pic18f67j50.h: 12204: unsigned RCEN :1;
[; ;pic18f67j50.h: 12205: unsigned ACKEN :1;
[; ;pic18f67j50.h: 12206: unsigned ACKDT :1;
[; ;pic18f67j50.h: 12207: unsigned ACKSTAT :1;
[; ;pic18f67j50.h: 12208: unsigned GCEN :1;
[; ;pic18f67j50.h: 12209: };
[; ;pic18f67j50.h: 12210: struct {
[; ;pic18f67j50.h: 12211: unsigned :1;
[; ;pic18f67j50.h: 12212: unsigned ADMSK1 :1;
[; ;pic18f67j50.h: 12213: unsigned ADMSK2 :1;
[; ;pic18f67j50.h: 12214: unsigned ADMSK3 :1;
[; ;pic18f67j50.h: 12215: unsigned ADMSK4 :1;
[; ;pic18f67j50.h: 12216: unsigned ADMSK5 :1;
[; ;pic18f67j50.h: 12217: };
[; ;pic18f67j50.h: 12218: struct {
[; ;pic18f67j50.h: 12219: unsigned SEN1 :1;
[; ;pic18f67j50.h: 12220: unsigned ADMSK11 :1;
[; ;pic18f67j50.h: 12221: unsigned ADMSK21 :1;
[; ;pic18f67j50.h: 12222: unsigned ADMSK31 :1;
[; ;pic18f67j50.h: 12223: unsigned ACKEN1 :1;
[; ;pic18f67j50.h: 12224: unsigned ACKDT1 :1;
[; ;pic18f67j50.h: 12225: unsigned ACKSTAT1 :1;
[; ;pic18f67j50.h: 12226: unsigned GCEN1 :1;
[; ;pic18f67j50.h: 12227: };
[; ;pic18f67j50.h: 12228: struct {
[; ;pic18f67j50.h: 12229: unsigned :1;
[; ;pic18f67j50.h: 12230: unsigned RSEN1 :1;
[; ;pic18f67j50.h: 12231: unsigned PEN1 :1;
[; ;pic18f67j50.h: 12232: unsigned RCEN1 :1;
[; ;pic18f67j50.h: 12233: unsigned ADMSK41 :1;
[; ;pic18f67j50.h: 12234: unsigned ADMSK51 :1;
[; ;pic18f67j50.h: 12235: };
[; ;pic18f67j50.h: 12236: } SSPCON2bits_t;
[; ;pic18f67j50.h: 12237: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f67j50.h: 12372: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"12374
[; ;pic18f67j50.h: 12374: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f67j50.h: 12377: extern volatile unsigned char SSPCON1 @ 0xFC6;
"12379
[; ;pic18f67j50.h: 12379: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f67j50.h: 12382: typedef union {
[; ;pic18f67j50.h: 12383: struct {
[; ;pic18f67j50.h: 12384: unsigned SSPM :4;
[; ;pic18f67j50.h: 12385: unsigned CKP :1;
[; ;pic18f67j50.h: 12386: unsigned SSPEN :1;
[; ;pic18f67j50.h: 12387: unsigned SSPOV :1;
[; ;pic18f67j50.h: 12388: unsigned WCOL :1;
[; ;pic18f67j50.h: 12389: };
[; ;pic18f67j50.h: 12390: struct {
[; ;pic18f67j50.h: 12391: unsigned SSPM0 :1;
[; ;pic18f67j50.h: 12392: unsigned SSPM1 :1;
[; ;pic18f67j50.h: 12393: unsigned SSPM2 :1;
[; ;pic18f67j50.h: 12394: unsigned SSPM3 :1;
[; ;pic18f67j50.h: 12395: };
[; ;pic18f67j50.h: 12396: struct {
[; ;pic18f67j50.h: 12397: unsigned SSPM01 :1;
[; ;pic18f67j50.h: 12398: unsigned SSPM11 :1;
[; ;pic18f67j50.h: 12399: unsigned SSPM21 :1;
[; ;pic18f67j50.h: 12400: unsigned SSPM31 :1;
[; ;pic18f67j50.h: 12401: unsigned CKP1 :1;
[; ;pic18f67j50.h: 12402: unsigned SSPEN1 :1;
[; ;pic18f67j50.h: 12403: unsigned SSPOV1 :1;
[; ;pic18f67j50.h: 12404: unsigned WCOL1 :1;
[; ;pic18f67j50.h: 12405: };
[; ;pic18f67j50.h: 12406: } SSP1CON1bits_t;
[; ;pic18f67j50.h: 12407: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f67j50.h: 12495: typedef union {
[; ;pic18f67j50.h: 12496: struct {
[; ;pic18f67j50.h: 12497: unsigned SSPM :4;
[; ;pic18f67j50.h: 12498: unsigned CKP :1;
[; ;pic18f67j50.h: 12499: unsigned SSPEN :1;
[; ;pic18f67j50.h: 12500: unsigned SSPOV :1;
[; ;pic18f67j50.h: 12501: unsigned WCOL :1;
[; ;pic18f67j50.h: 12502: };
[; ;pic18f67j50.h: 12503: struct {
[; ;pic18f67j50.h: 12504: unsigned SSPM0 :1;
[; ;pic18f67j50.h: 12505: unsigned SSPM1 :1;
[; ;pic18f67j50.h: 12506: unsigned SSPM2 :1;
[; ;pic18f67j50.h: 12507: unsigned SSPM3 :1;
[; ;pic18f67j50.h: 12508: };
[; ;pic18f67j50.h: 12509: struct {
[; ;pic18f67j50.h: 12510: unsigned SSPM01 :1;
[; ;pic18f67j50.h: 12511: unsigned SSPM11 :1;
[; ;pic18f67j50.h: 12512: unsigned SSPM21 :1;
[; ;pic18f67j50.h: 12513: unsigned SSPM31 :1;
[; ;pic18f67j50.h: 12514: unsigned CKP1 :1;
[; ;pic18f67j50.h: 12515: unsigned SSPEN1 :1;
[; ;pic18f67j50.h: 12516: unsigned SSPOV1 :1;
[; ;pic18f67j50.h: 12517: unsigned WCOL1 :1;
[; ;pic18f67j50.h: 12518: };
[; ;pic18f67j50.h: 12519: } SSPCON1bits_t;
[; ;pic18f67j50.h: 12520: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f67j50.h: 12610: extern volatile unsigned char SSP1STAT @ 0xFC7;
"12612
[; ;pic18f67j50.h: 12612: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f67j50.h: 12615: extern volatile unsigned char SSPSTAT @ 0xFC7;
"12617
[; ;pic18f67j50.h: 12617: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f67j50.h: 12620: typedef union {
[; ;pic18f67j50.h: 12621: struct {
[; ;pic18f67j50.h: 12622: unsigned :2;
[; ;pic18f67j50.h: 12623: unsigned R_NOT_W :1;
[; ;pic18f67j50.h: 12624: };
[; ;pic18f67j50.h: 12625: struct {
[; ;pic18f67j50.h: 12626: unsigned :5;
[; ;pic18f67j50.h: 12627: unsigned D_NOT_A :1;
[; ;pic18f67j50.h: 12628: };
[; ;pic18f67j50.h: 12629: struct {
[; ;pic18f67j50.h: 12630: unsigned BF :1;
[; ;pic18f67j50.h: 12631: unsigned UA :1;
[; ;pic18f67j50.h: 12632: unsigned R_nW :1;
[; ;pic18f67j50.h: 12633: unsigned S :1;
[; ;pic18f67j50.h: 12634: unsigned P :1;
[; ;pic18f67j50.h: 12635: unsigned D_nA :1;
[; ;pic18f67j50.h: 12636: unsigned CKE :1;
[; ;pic18f67j50.h: 12637: unsigned SMP :1;
[; ;pic18f67j50.h: 12638: };
[; ;pic18f67j50.h: 12639: struct {
[; ;pic18f67j50.h: 12640: unsigned :2;
[; ;pic18f67j50.h: 12641: unsigned R_W :1;
[; ;pic18f67j50.h: 12642: unsigned :2;
[; ;pic18f67j50.h: 12643: unsigned D_A :1;
[; ;pic18f67j50.h: 12644: };
[; ;pic18f67j50.h: 12645: struct {
[; ;pic18f67j50.h: 12646: unsigned :2;
[; ;pic18f67j50.h: 12647: unsigned I2C_READ :1;
[; ;pic18f67j50.h: 12648: unsigned I2C_START :1;
[; ;pic18f67j50.h: 12649: unsigned I2C_STOP :1;
[; ;pic18f67j50.h: 12650: unsigned I2C_DAT :1;
[; ;pic18f67j50.h: 12651: };
[; ;pic18f67j50.h: 12652: struct {
[; ;pic18f67j50.h: 12653: unsigned :2;
[; ;pic18f67j50.h: 12654: unsigned nW :1;
[; ;pic18f67j50.h: 12655: unsigned :2;
[; ;pic18f67j50.h: 12656: unsigned nA :1;
[; ;pic18f67j50.h: 12657: };
[; ;pic18f67j50.h: 12658: struct {
[; ;pic18f67j50.h: 12659: unsigned :2;
[; ;pic18f67j50.h: 12660: unsigned NOT_WRITE :1;
[; ;pic18f67j50.h: 12661: };
[; ;pic18f67j50.h: 12662: struct {
[; ;pic18f67j50.h: 12663: unsigned :5;
[; ;pic18f67j50.h: 12664: unsigned NOT_ADDRESS :1;
[; ;pic18f67j50.h: 12665: };
[; ;pic18f67j50.h: 12666: struct {
[; ;pic18f67j50.h: 12667: unsigned :2;
[; ;pic18f67j50.h: 12668: unsigned nWRITE :1;
[; ;pic18f67j50.h: 12669: unsigned :2;
[; ;pic18f67j50.h: 12670: unsigned nADDRESS :1;
[; ;pic18f67j50.h: 12671: };
[; ;pic18f67j50.h: 12672: struct {
[; ;pic18f67j50.h: 12673: unsigned :2;
[; ;pic18f67j50.h: 12674: unsigned READ_WRITE :1;
[; ;pic18f67j50.h: 12675: unsigned :2;
[; ;pic18f67j50.h: 12676: unsigned DATA_ADDRESS :1;
[; ;pic18f67j50.h: 12677: };
[; ;pic18f67j50.h: 12678: struct {
[; ;pic18f67j50.h: 12679: unsigned :2;
[; ;pic18f67j50.h: 12680: unsigned R :1;
[; ;pic18f67j50.h: 12681: unsigned :2;
[; ;pic18f67j50.h: 12682: unsigned D :1;
[; ;pic18f67j50.h: 12683: };
[; ;pic18f67j50.h: 12684: struct {
[; ;pic18f67j50.h: 12685: unsigned BF1 :1;
[; ;pic18f67j50.h: 12686: unsigned UA1 :1;
[; ;pic18f67j50.h: 12687: unsigned RW :1;
[; ;pic18f67j50.h: 12688: unsigned START :1;
[; ;pic18f67j50.h: 12689: unsigned STOP :1;
[; ;pic18f67j50.h: 12690: unsigned DA :1;
[; ;pic18f67j50.h: 12691: unsigned CKE1 :1;
[; ;pic18f67j50.h: 12692: unsigned SMP1 :1;
[; ;pic18f67j50.h: 12693: };
[; ;pic18f67j50.h: 12694: struct {
[; ;pic18f67j50.h: 12695: unsigned :2;
[; ;pic18f67j50.h: 12696: unsigned RW1 :1;
[; ;pic18f67j50.h: 12697: unsigned START1 :1;
[; ;pic18f67j50.h: 12698: unsigned STOP1 :1;
[; ;pic18f67j50.h: 12699: unsigned DA1 :1;
[; ;pic18f67j50.h: 12700: };
[; ;pic18f67j50.h: 12701: struct {
[; ;pic18f67j50.h: 12702: unsigned :2;
[; ;pic18f67j50.h: 12703: unsigned NOT_W :1;
[; ;pic18f67j50.h: 12704: };
[; ;pic18f67j50.h: 12705: struct {
[; ;pic18f67j50.h: 12706: unsigned :5;
[; ;pic18f67j50.h: 12707: unsigned NOT_A :1;
[; ;pic18f67j50.h: 12708: };
[; ;pic18f67j50.h: 12709: } SSP1STATbits_t;
[; ;pic18f67j50.h: 12710: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f67j50.h: 12913: typedef union {
[; ;pic18f67j50.h: 12914: struct {
[; ;pic18f67j50.h: 12915: unsigned :2;
[; ;pic18f67j50.h: 12916: unsigned R_NOT_W :1;
[; ;pic18f67j50.h: 12917: };
[; ;pic18f67j50.h: 12918: struct {
[; ;pic18f67j50.h: 12919: unsigned :5;
[; ;pic18f67j50.h: 12920: unsigned D_NOT_A :1;
[; ;pic18f67j50.h: 12921: };
[; ;pic18f67j50.h: 12922: struct {
[; ;pic18f67j50.h: 12923: unsigned BF :1;
[; ;pic18f67j50.h: 12924: unsigned UA :1;
[; ;pic18f67j50.h: 12925: unsigned R_nW :1;
[; ;pic18f67j50.h: 12926: unsigned S :1;
[; ;pic18f67j50.h: 12927: unsigned P :1;
[; ;pic18f67j50.h: 12928: unsigned D_nA :1;
[; ;pic18f67j50.h: 12929: unsigned CKE :1;
[; ;pic18f67j50.h: 12930: unsigned SMP :1;
[; ;pic18f67j50.h: 12931: };
[; ;pic18f67j50.h: 12932: struct {
[; ;pic18f67j50.h: 12933: unsigned :2;
[; ;pic18f67j50.h: 12934: unsigned R_W :1;
[; ;pic18f67j50.h: 12935: unsigned :2;
[; ;pic18f67j50.h: 12936: unsigned D_A :1;
[; ;pic18f67j50.h: 12937: };
[; ;pic18f67j50.h: 12938: struct {
[; ;pic18f67j50.h: 12939: unsigned :2;
[; ;pic18f67j50.h: 12940: unsigned I2C_READ :1;
[; ;pic18f67j50.h: 12941: unsigned I2C_START :1;
[; ;pic18f67j50.h: 12942: unsigned I2C_STOP :1;
[; ;pic18f67j50.h: 12943: unsigned I2C_DAT :1;
[; ;pic18f67j50.h: 12944: };
[; ;pic18f67j50.h: 12945: struct {
[; ;pic18f67j50.h: 12946: unsigned :2;
[; ;pic18f67j50.h: 12947: unsigned nW :1;
[; ;pic18f67j50.h: 12948: unsigned :2;
[; ;pic18f67j50.h: 12949: unsigned nA :1;
[; ;pic18f67j50.h: 12950: };
[; ;pic18f67j50.h: 12951: struct {
[; ;pic18f67j50.h: 12952: unsigned :2;
[; ;pic18f67j50.h: 12953: unsigned NOT_WRITE :1;
[; ;pic18f67j50.h: 12954: };
[; ;pic18f67j50.h: 12955: struct {
[; ;pic18f67j50.h: 12956: unsigned :5;
[; ;pic18f67j50.h: 12957: unsigned NOT_ADDRESS :1;
[; ;pic18f67j50.h: 12958: };
[; ;pic18f67j50.h: 12959: struct {
[; ;pic18f67j50.h: 12960: unsigned :2;
[; ;pic18f67j50.h: 12961: unsigned nWRITE :1;
[; ;pic18f67j50.h: 12962: unsigned :2;
[; ;pic18f67j50.h: 12963: unsigned nADDRESS :1;
[; ;pic18f67j50.h: 12964: };
[; ;pic18f67j50.h: 12965: struct {
[; ;pic18f67j50.h: 12966: unsigned :2;
[; ;pic18f67j50.h: 12967: unsigned READ_WRITE :1;
[; ;pic18f67j50.h: 12968: unsigned :2;
[; ;pic18f67j50.h: 12969: unsigned DATA_ADDRESS :1;
[; ;pic18f67j50.h: 12970: };
[; ;pic18f67j50.h: 12971: struct {
[; ;pic18f67j50.h: 12972: unsigned :2;
[; ;pic18f67j50.h: 12973: unsigned R :1;
[; ;pic18f67j50.h: 12974: unsigned :2;
[; ;pic18f67j50.h: 12975: unsigned D :1;
[; ;pic18f67j50.h: 12976: };
[; ;pic18f67j50.h: 12977: struct {
[; ;pic18f67j50.h: 12978: unsigned BF1 :1;
[; ;pic18f67j50.h: 12979: unsigned UA1 :1;
[; ;pic18f67j50.h: 12980: unsigned RW :1;
[; ;pic18f67j50.h: 12981: unsigned START :1;
[; ;pic18f67j50.h: 12982: unsigned STOP :1;
[; ;pic18f67j50.h: 12983: unsigned DA :1;
[; ;pic18f67j50.h: 12984: unsigned CKE1 :1;
[; ;pic18f67j50.h: 12985: unsigned SMP1 :1;
[; ;pic18f67j50.h: 12986: };
[; ;pic18f67j50.h: 12987: struct {
[; ;pic18f67j50.h: 12988: unsigned :2;
[; ;pic18f67j50.h: 12989: unsigned RW1 :1;
[; ;pic18f67j50.h: 12990: unsigned START1 :1;
[; ;pic18f67j50.h: 12991: unsigned STOP1 :1;
[; ;pic18f67j50.h: 12992: unsigned DA1 :1;
[; ;pic18f67j50.h: 12993: };
[; ;pic18f67j50.h: 12994: struct {
[; ;pic18f67j50.h: 12995: unsigned :2;
[; ;pic18f67j50.h: 12996: unsigned NOT_W :1;
[; ;pic18f67j50.h: 12997: };
[; ;pic18f67j50.h: 12998: struct {
[; ;pic18f67j50.h: 12999: unsigned :5;
[; ;pic18f67j50.h: 13000: unsigned NOT_A :1;
[; ;pic18f67j50.h: 13001: };
[; ;pic18f67j50.h: 13002: } SSPSTATbits_t;
[; ;pic18f67j50.h: 13003: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f67j50.h: 13208: extern volatile unsigned char SSP1ADD @ 0xFC8;
"13210
[; ;pic18f67j50.h: 13210: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f67j50.h: 13213: extern volatile unsigned char SSPADD @ 0xFC8;
"13215
[; ;pic18f67j50.h: 13215: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f67j50.h: 13218: typedef union {
[; ;pic18f67j50.h: 13219: struct {
[; ;pic18f67j50.h: 13220: unsigned MSK0 :1;
[; ;pic18f67j50.h: 13221: unsigned MSK1 :1;
[; ;pic18f67j50.h: 13222: unsigned MSK2 :1;
[; ;pic18f67j50.h: 13223: unsigned MSK3 :1;
[; ;pic18f67j50.h: 13224: unsigned MSK4 :1;
[; ;pic18f67j50.h: 13225: unsigned MSK5 :1;
[; ;pic18f67j50.h: 13226: unsigned MSK6 :1;
[; ;pic18f67j50.h: 13227: unsigned MSK7 :1;
[; ;pic18f67j50.h: 13228: };
[; ;pic18f67j50.h: 13229: struct {
[; ;pic18f67j50.h: 13230: unsigned MSK01 :1;
[; ;pic18f67j50.h: 13231: unsigned MSK11 :1;
[; ;pic18f67j50.h: 13232: unsigned MSK21 :1;
[; ;pic18f67j50.h: 13233: unsigned MSK31 :1;
[; ;pic18f67j50.h: 13234: unsigned MSK41 :1;
[; ;pic18f67j50.h: 13235: unsigned MSK51 :1;
[; ;pic18f67j50.h: 13236: unsigned MSK61 :1;
[; ;pic18f67j50.h: 13237: unsigned MSK71 :1;
[; ;pic18f67j50.h: 13238: };
[; ;pic18f67j50.h: 13239: } SSP1ADDbits_t;
[; ;pic18f67j50.h: 13240: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f67j50.h: 13323: typedef union {
[; ;pic18f67j50.h: 13324: struct {
[; ;pic18f67j50.h: 13325: unsigned MSK0 :1;
[; ;pic18f67j50.h: 13326: unsigned MSK1 :1;
[; ;pic18f67j50.h: 13327: unsigned MSK2 :1;
[; ;pic18f67j50.h: 13328: unsigned MSK3 :1;
[; ;pic18f67j50.h: 13329: unsigned MSK4 :1;
[; ;pic18f67j50.h: 13330: unsigned MSK5 :1;
[; ;pic18f67j50.h: 13331: unsigned MSK6 :1;
[; ;pic18f67j50.h: 13332: unsigned MSK7 :1;
[; ;pic18f67j50.h: 13333: };
[; ;pic18f67j50.h: 13334: struct {
[; ;pic18f67j50.h: 13335: unsigned MSK01 :1;
[; ;pic18f67j50.h: 13336: unsigned MSK11 :1;
[; ;pic18f67j50.h: 13337: unsigned MSK21 :1;
[; ;pic18f67j50.h: 13338: unsigned MSK31 :1;
[; ;pic18f67j50.h: 13339: unsigned MSK41 :1;
[; ;pic18f67j50.h: 13340: unsigned MSK51 :1;
[; ;pic18f67j50.h: 13341: unsigned MSK61 :1;
[; ;pic18f67j50.h: 13342: unsigned MSK71 :1;
[; ;pic18f67j50.h: 13343: };
[; ;pic18f67j50.h: 13344: } SSPADDbits_t;
[; ;pic18f67j50.h: 13345: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f67j50.h: 13430: extern volatile unsigned char SSP1MSK @ 0xFC8;
"13432
[; ;pic18f67j50.h: 13432: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f67j50.h: 13435: typedef union {
[; ;pic18f67j50.h: 13436: struct {
[; ;pic18f67j50.h: 13437: unsigned MSK0 :1;
[; ;pic18f67j50.h: 13438: unsigned MSK1 :1;
[; ;pic18f67j50.h: 13439: unsigned MSK2 :1;
[; ;pic18f67j50.h: 13440: unsigned MSK3 :1;
[; ;pic18f67j50.h: 13441: unsigned MSK4 :1;
[; ;pic18f67j50.h: 13442: unsigned MSK5 :1;
[; ;pic18f67j50.h: 13443: unsigned MSK6 :1;
[; ;pic18f67j50.h: 13444: unsigned MSK7 :1;
[; ;pic18f67j50.h: 13445: };
[; ;pic18f67j50.h: 13446: } SSP1MSKbits_t;
[; ;pic18f67j50.h: 13447: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f67j50.h: 13492: extern volatile unsigned char SSP1BUF @ 0xFC9;
"13494
[; ;pic18f67j50.h: 13494: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f67j50.h: 13497: extern volatile unsigned char SSPBUF @ 0xFC9;
"13499
[; ;pic18f67j50.h: 13499: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f67j50.h: 13504: extern volatile unsigned char T2CON @ 0xFCA;
"13506
[; ;pic18f67j50.h: 13506: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f67j50.h: 13509: typedef union {
[; ;pic18f67j50.h: 13510: struct {
[; ;pic18f67j50.h: 13511: unsigned T2CKPS :2;
[; ;pic18f67j50.h: 13512: unsigned TMR2ON :1;
[; ;pic18f67j50.h: 13513: unsigned TOUTPS :4;
[; ;pic18f67j50.h: 13514: };
[; ;pic18f67j50.h: 13515: struct {
[; ;pic18f67j50.h: 13516: unsigned T2CKPS0 :1;
[; ;pic18f67j50.h: 13517: unsigned T2CKPS1 :1;
[; ;pic18f67j50.h: 13518: unsigned :1;
[; ;pic18f67j50.h: 13519: unsigned T2OUTPS0 :1;
[; ;pic18f67j50.h: 13520: unsigned T2OUTPS1 :1;
[; ;pic18f67j50.h: 13521: unsigned T2OUTPS2 :1;
[; ;pic18f67j50.h: 13522: unsigned T2OUTPS3 :1;
[; ;pic18f67j50.h: 13523: };
[; ;pic18f67j50.h: 13524: } T2CONbits_t;
[; ;pic18f67j50.h: 13525: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f67j50.h: 13575: extern volatile unsigned char PR2 @ 0xFCB;
"13577
[; ;pic18f67j50.h: 13577: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f67j50.h: 13580: extern volatile unsigned char MEMCON @ 0xFCB;
"13582
[; ;pic18f67j50.h: 13582: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f67j50.h: 13585: typedef union {
[; ;pic18f67j50.h: 13586: struct {
[; ;pic18f67j50.h: 13587: unsigned :7;
[; ;pic18f67j50.h: 13588: unsigned EBDIS :1;
[; ;pic18f67j50.h: 13589: };
[; ;pic18f67j50.h: 13590: struct {
[; ;pic18f67j50.h: 13591: unsigned :4;
[; ;pic18f67j50.h: 13592: unsigned WAIT0 :1;
[; ;pic18f67j50.h: 13593: };
[; ;pic18f67j50.h: 13594: struct {
[; ;pic18f67j50.h: 13595: unsigned :5;
[; ;pic18f67j50.h: 13596: unsigned WAIT1 :1;
[; ;pic18f67j50.h: 13597: };
[; ;pic18f67j50.h: 13598: struct {
[; ;pic18f67j50.h: 13599: unsigned WM0 :1;
[; ;pic18f67j50.h: 13600: };
[; ;pic18f67j50.h: 13601: struct {
[; ;pic18f67j50.h: 13602: unsigned :1;
[; ;pic18f67j50.h: 13603: unsigned WM1 :1;
[; ;pic18f67j50.h: 13604: };
[; ;pic18f67j50.h: 13605: } PR2bits_t;
[; ;pic18f67j50.h: 13606: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f67j50.h: 13634: typedef union {
[; ;pic18f67j50.h: 13635: struct {
[; ;pic18f67j50.h: 13636: unsigned :7;
[; ;pic18f67j50.h: 13637: unsigned EBDIS :1;
[; ;pic18f67j50.h: 13638: };
[; ;pic18f67j50.h: 13639: struct {
[; ;pic18f67j50.h: 13640: unsigned :4;
[; ;pic18f67j50.h: 13641: unsigned WAIT0 :1;
[; ;pic18f67j50.h: 13642: };
[; ;pic18f67j50.h: 13643: struct {
[; ;pic18f67j50.h: 13644: unsigned :5;
[; ;pic18f67j50.h: 13645: unsigned WAIT1 :1;
[; ;pic18f67j50.h: 13646: };
[; ;pic18f67j50.h: 13647: struct {
[; ;pic18f67j50.h: 13648: unsigned WM0 :1;
[; ;pic18f67j50.h: 13649: };
[; ;pic18f67j50.h: 13650: struct {
[; ;pic18f67j50.h: 13651: unsigned :1;
[; ;pic18f67j50.h: 13652: unsigned WM1 :1;
[; ;pic18f67j50.h: 13653: };
[; ;pic18f67j50.h: 13654: } MEMCONbits_t;
[; ;pic18f67j50.h: 13655: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f67j50.h: 13685: extern volatile unsigned char TMR2 @ 0xFCC;
"13687
[; ;pic18f67j50.h: 13687: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f67j50.h: 13692: extern volatile unsigned char PADCFG1 @ 0xFCC;
"13694
[; ;pic18f67j50.h: 13694: asm("PADCFG1 equ 0FCCh");
[; <" PADCFG1 equ 0FCCh ;# ">
[; ;pic18f67j50.h: 13697: typedef union {
[; ;pic18f67j50.h: 13698: struct {
[; ;pic18f67j50.h: 13699: unsigned PMPTL :1;
[; ;pic18f67j50.h: 13700: };
[; ;pic18f67j50.h: 13701: struct {
[; ;pic18f67j50.h: 13702: unsigned PMPTTL :1;
[; ;pic18f67j50.h: 13703: };
[; ;pic18f67j50.h: 13704: } PADCFG1bits_t;
[; ;pic18f67j50.h: 13705: extern volatile PADCFG1bits_t PADCFG1bits @ 0xFCC;
[; ;pic18f67j50.h: 13720: extern volatile unsigned char T1CON @ 0xFCD;
"13722
[; ;pic18f67j50.h: 13722: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f67j50.h: 13725: typedef union {
[; ;pic18f67j50.h: 13726: struct {
[; ;pic18f67j50.h: 13727: unsigned :2;
[; ;pic18f67j50.h: 13728: unsigned NOT_T1SYNC :1;
[; ;pic18f67j50.h: 13729: };
[; ;pic18f67j50.h: 13730: struct {
[; ;pic18f67j50.h: 13731: unsigned TMR1ON :1;
[; ;pic18f67j50.h: 13732: unsigned TMR1CS :1;
[; ;pic18f67j50.h: 13733: unsigned nT1SYNC :1;
[; ;pic18f67j50.h: 13734: unsigned T1OSCEN :1;
[; ;pic18f67j50.h: 13735: unsigned T1CKPS :2;
[; ;pic18f67j50.h: 13736: unsigned T1RUN :1;
[; ;pic18f67j50.h: 13737: unsigned RD16 :1;
[; ;pic18f67j50.h: 13738: };
[; ;pic18f67j50.h: 13739: struct {
[; ;pic18f67j50.h: 13740: unsigned :2;
[; ;pic18f67j50.h: 13741: unsigned T1SYNC :1;
[; ;pic18f67j50.h: 13742: unsigned :1;
[; ;pic18f67j50.h: 13743: unsigned T1CKPS0 :1;
[; ;pic18f67j50.h: 13744: unsigned T1CKPS1 :1;
[; ;pic18f67j50.h: 13745: };
[; ;pic18f67j50.h: 13746: struct {
[; ;pic18f67j50.h: 13747: unsigned :2;
[; ;pic18f67j50.h: 13748: unsigned T1INSYNC :1;
[; ;pic18f67j50.h: 13749: };
[; ;pic18f67j50.h: 13750: struct {
[; ;pic18f67j50.h: 13751: unsigned :3;
[; ;pic18f67j50.h: 13752: unsigned SOSCEN :1;
[; ;pic18f67j50.h: 13753: unsigned :3;
[; ;pic18f67j50.h: 13754: unsigned T1RD16 :1;
[; ;pic18f67j50.h: 13755: };
[; ;pic18f67j50.h: 13756: } T1CONbits_t;
[; ;pic18f67j50.h: 13757: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f67j50.h: 13832: extern volatile unsigned char ODCON3 @ 0xFCD;
"13834
[; ;pic18f67j50.h: 13834: asm("ODCON3 equ 0FCDh");
[; <" ODCON3 equ 0FCDh ;# ">
[; ;pic18f67j50.h: 13837: typedef union {
[; ;pic18f67j50.h: 13838: struct {
[; ;pic18f67j50.h: 13839: unsigned SPI1OD :1;
[; ;pic18f67j50.h: 13840: unsigned SPI2OD :1;
[; ;pic18f67j50.h: 13841: };
[; ;pic18f67j50.h: 13842: } ODCON3bits_t;
[; ;pic18f67j50.h: 13843: extern volatile ODCON3bits_t ODCON3bits @ 0xFCD;
[; ;pic18f67j50.h: 13858: extern volatile unsigned short TMR1 @ 0xFCE;
"13860
[; ;pic18f67j50.h: 13860: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f67j50.h: 13865: extern volatile unsigned char TMR1L @ 0xFCE;
"13867
[; ;pic18f67j50.h: 13867: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f67j50.h: 13872: extern volatile unsigned char ODCON2 @ 0xFCE;
"13874
[; ;pic18f67j50.h: 13874: asm("ODCON2 equ 0FCEh");
[; <" ODCON2 equ 0FCEh ;# ">
[; ;pic18f67j50.h: 13877: typedef union {
[; ;pic18f67j50.h: 13878: struct {
[; ;pic18f67j50.h: 13879: unsigned USART1OD :1;
[; ;pic18f67j50.h: 13880: unsigned USART2OD :1;
[; ;pic18f67j50.h: 13881: };
[; ;pic18f67j50.h: 13882: struct {
[; ;pic18f67j50.h: 13883: unsigned U1OD :1;
[; ;pic18f67j50.h: 13884: unsigned U2OD :1;
[; ;pic18f67j50.h: 13885: };
[; ;pic18f67j50.h: 13886: } ODCON2bits_t;
[; ;pic18f67j50.h: 13887: extern volatile ODCON2bits_t ODCON2bits @ 0xFCE;
[; ;pic18f67j50.h: 13912: extern volatile unsigned char TMR1H @ 0xFCF;
"13914
[; ;pic18f67j50.h: 13914: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f67j50.h: 13919: extern volatile unsigned char ODCON1 @ 0xFCF;
"13921
[; ;pic18f67j50.h: 13921: asm("ODCON1 equ 0FCFh");
[; <" ODCON1 equ 0FCFh ;# ">
[; ;pic18f67j50.h: 13924: typedef union {
[; ;pic18f67j50.h: 13925: struct {
[; ;pic18f67j50.h: 13926: unsigned ECCP1OD :1;
[; ;pic18f67j50.h: 13927: unsigned ECCP2OD :1;
[; ;pic18f67j50.h: 13928: unsigned ECCP3OD :1;
[; ;pic18f67j50.h: 13929: unsigned CCP4OD :1;
[; ;pic18f67j50.h: 13930: unsigned CCP5OD :1;
[; ;pic18f67j50.h: 13931: };
[; ;pic18f67j50.h: 13932: } ODCON1bits_t;
[; ;pic18f67j50.h: 13933: extern volatile ODCON1bits_t ODCON1bits @ 0xFCF;
[; ;pic18f67j50.h: 13963: extern volatile unsigned char RCON @ 0xFD0;
"13965
[; ;pic18f67j50.h: 13965: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f67j50.h: 13968: typedef union {
[; ;pic18f67j50.h: 13969: struct {
[; ;pic18f67j50.h: 13970: unsigned NOT_BOR :1;
[; ;pic18f67j50.h: 13971: };
[; ;pic18f67j50.h: 13972: struct {
[; ;pic18f67j50.h: 13973: unsigned :1;
[; ;pic18f67j50.h: 13974: unsigned NOT_POR :1;
[; ;pic18f67j50.h: 13975: };
[; ;pic18f67j50.h: 13976: struct {
[; ;pic18f67j50.h: 13977: unsigned :2;
[; ;pic18f67j50.h: 13978: unsigned NOT_PD :1;
[; ;pic18f67j50.h: 13979: };
[; ;pic18f67j50.h: 13980: struct {
[; ;pic18f67j50.h: 13981: unsigned :3;
[; ;pic18f67j50.h: 13982: unsigned NOT_TO :1;
[; ;pic18f67j50.h: 13983: };
[; ;pic18f67j50.h: 13984: struct {
[; ;pic18f67j50.h: 13985: unsigned :4;
[; ;pic18f67j50.h: 13986: unsigned NOT_RI :1;
[; ;pic18f67j50.h: 13987: };
[; ;pic18f67j50.h: 13988: struct {
[; ;pic18f67j50.h: 13989: unsigned :5;
[; ;pic18f67j50.h: 13990: unsigned NOT_CM :1;
[; ;pic18f67j50.h: 13991: };
[; ;pic18f67j50.h: 13992: struct {
[; ;pic18f67j50.h: 13993: unsigned nBOR :1;
[; ;pic18f67j50.h: 13994: unsigned nPOR :1;
[; ;pic18f67j50.h: 13995: unsigned nPD :1;
[; ;pic18f67j50.h: 13996: unsigned nTO :1;
[; ;pic18f67j50.h: 13997: unsigned nRI :1;
[; ;pic18f67j50.h: 13998: unsigned nCM :1;
[; ;pic18f67j50.h: 13999: unsigned :1;
[; ;pic18f67j50.h: 14000: unsigned IPEN :1;
[; ;pic18f67j50.h: 14001: };
[; ;pic18f67j50.h: 14002: struct {
[; ;pic18f67j50.h: 14003: unsigned BOR :1;
[; ;pic18f67j50.h: 14004: unsigned POR :1;
[; ;pic18f67j50.h: 14005: unsigned PD :1;
[; ;pic18f67j50.h: 14006: unsigned TO :1;
[; ;pic18f67j50.h: 14007: unsigned RI :1;
[; ;pic18f67j50.h: 14008: unsigned CM :1;
[; ;pic18f67j50.h: 14009: };
[; ;pic18f67j50.h: 14010: } RCONbits_t;
[; ;pic18f67j50.h: 14011: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f67j50.h: 14111: extern volatile unsigned char CM2CON1 @ 0xFD1;
"14113
[; ;pic18f67j50.h: 14113: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f67j50.h: 14116: extern volatile unsigned char CM2CON @ 0xFD1;
"14118
[; ;pic18f67j50.h: 14118: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f67j50.h: 14121: typedef union {
[; ;pic18f67j50.h: 14122: struct {
[; ;pic18f67j50.h: 14123: unsigned CCH :2;
[; ;pic18f67j50.h: 14124: unsigned CREF :1;
[; ;pic18f67j50.h: 14125: unsigned EVPOL :2;
[; ;pic18f67j50.h: 14126: unsigned CPOL :1;
[; ;pic18f67j50.h: 14127: unsigned COE :1;
[; ;pic18f67j50.h: 14128: unsigned CON :1;
[; ;pic18f67j50.h: 14129: };
[; ;pic18f67j50.h: 14130: struct {
[; ;pic18f67j50.h: 14131: unsigned C1CH0 :1;
[; ;pic18f67j50.h: 14132: unsigned C1CH1 :1;
[; ;pic18f67j50.h: 14133: unsigned :1;
[; ;pic18f67j50.h: 14134: unsigned EVPOL0 :1;
[; ;pic18f67j50.h: 14135: unsigned EVPOL1 :1;
[; ;pic18f67j50.h: 14136: };
[; ;pic18f67j50.h: 14137: struct {
[; ;pic18f67j50.h: 14138: unsigned CCH0 :1;
[; ;pic18f67j50.h: 14139: unsigned CCH1 :1;
[; ;pic18f67j50.h: 14140: };
[; ;pic18f67j50.h: 14141: struct {
[; ;pic18f67j50.h: 14142: unsigned C1CH02 :1;
[; ;pic18f67j50.h: 14143: unsigned C1CH12 :1;
[; ;pic18f67j50.h: 14144: unsigned CREF2 :1;
[; ;pic18f67j50.h: 14145: unsigned EVPOL02 :1;
[; ;pic18f67j50.h: 14146: unsigned EVPOL12 :1;
[; ;pic18f67j50.h: 14147: unsigned CPOL2 :1;
[; ;pic18f67j50.h: 14148: unsigned COE2 :1;
[; ;pic18f67j50.h: 14149: unsigned CON2 :1;
[; ;pic18f67j50.h: 14150: };
[; ;pic18f67j50.h: 14151: struct {
[; ;pic18f67j50.h: 14152: unsigned CCH02 :1;
[; ;pic18f67j50.h: 14153: };
[; ;pic18f67j50.h: 14154: struct {
[; ;pic18f67j50.h: 14155: unsigned :1;
[; ;pic18f67j50.h: 14156: unsigned CCH12 :1;
[; ;pic18f67j50.h: 14157: };
[; ;pic18f67j50.h: 14158: } CM2CON1bits_t;
[; ;pic18f67j50.h: 14159: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f67j50.h: 14272: typedef union {
[; ;pic18f67j50.h: 14273: struct {
[; ;pic18f67j50.h: 14274: unsigned CCH :2;
[; ;pic18f67j50.h: 14275: unsigned CREF :1;
[; ;pic18f67j50.h: 14276: unsigned EVPOL :2;
[; ;pic18f67j50.h: 14277: unsigned CPOL :1;
[; ;pic18f67j50.h: 14278: unsigned COE :1;
[; ;pic18f67j50.h: 14279: unsigned CON :1;
[; ;pic18f67j50.h: 14280: };
[; ;pic18f67j50.h: 14281: struct {
[; ;pic18f67j50.h: 14282: unsigned C1CH0 :1;
[; ;pic18f67j50.h: 14283: unsigned C1CH1 :1;
[; ;pic18f67j50.h: 14284: unsigned :1;
[; ;pic18f67j50.h: 14285: unsigned EVPOL0 :1;
[; ;pic18f67j50.h: 14286: unsigned EVPOL1 :1;
[; ;pic18f67j50.h: 14287: };
[; ;pic18f67j50.h: 14288: struct {
[; ;pic18f67j50.h: 14289: unsigned CCH0 :1;
[; ;pic18f67j50.h: 14290: unsigned CCH1 :1;
[; ;pic18f67j50.h: 14291: };
[; ;pic18f67j50.h: 14292: struct {
[; ;pic18f67j50.h: 14293: unsigned C1CH02 :1;
[; ;pic18f67j50.h: 14294: unsigned C1CH12 :1;
[; ;pic18f67j50.h: 14295: unsigned CREF2 :1;
[; ;pic18f67j50.h: 14296: unsigned EVPOL02 :1;
[; ;pic18f67j50.h: 14297: unsigned EVPOL12 :1;
[; ;pic18f67j50.h: 14298: unsigned CPOL2 :1;
[; ;pic18f67j50.h: 14299: unsigned COE2 :1;
[; ;pic18f67j50.h: 14300: unsigned CON2 :1;
[; ;pic18f67j50.h: 14301: };
[; ;pic18f67j50.h: 14302: struct {
[; ;pic18f67j50.h: 14303: unsigned CCH02 :1;
[; ;pic18f67j50.h: 14304: };
[; ;pic18f67j50.h: 14305: struct {
[; ;pic18f67j50.h: 14306: unsigned :1;
[; ;pic18f67j50.h: 14307: unsigned CCH12 :1;
[; ;pic18f67j50.h: 14308: };
[; ;pic18f67j50.h: 14309: } CM2CONbits_t;
[; ;pic18f67j50.h: 14310: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f67j50.h: 14425: extern volatile unsigned char CM1CON1 @ 0xFD2;
"14427
[; ;pic18f67j50.h: 14427: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f67j50.h: 14430: extern volatile unsigned char CM1CON @ 0xFD2;
"14432
[; ;pic18f67j50.h: 14432: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f67j50.h: 14435: typedef union {
[; ;pic18f67j50.h: 14436: struct {
[; ;pic18f67j50.h: 14437: unsigned CCH :2;
[; ;pic18f67j50.h: 14438: unsigned CREF :1;
[; ;pic18f67j50.h: 14439: unsigned EVPOL :2;
[; ;pic18f67j50.h: 14440: unsigned CPOL :1;
[; ;pic18f67j50.h: 14441: unsigned COE :1;
[; ;pic18f67j50.h: 14442: unsigned CON :1;
[; ;pic18f67j50.h: 14443: };
[; ;pic18f67j50.h: 14444: struct {
[; ;pic18f67j50.h: 14445: unsigned C1CH0 :1;
[; ;pic18f67j50.h: 14446: unsigned C1CH1 :1;
[; ;pic18f67j50.h: 14447: unsigned :1;
[; ;pic18f67j50.h: 14448: unsigned EVPOL0 :1;
[; ;pic18f67j50.h: 14449: unsigned EVPOL1 :1;
[; ;pic18f67j50.h: 14450: };
[; ;pic18f67j50.h: 14451: struct {
[; ;pic18f67j50.h: 14452: unsigned CCH0 :1;
[; ;pic18f67j50.h: 14453: unsigned CCH1 :1;
[; ;pic18f67j50.h: 14454: };
[; ;pic18f67j50.h: 14455: struct {
[; ;pic18f67j50.h: 14456: unsigned CCH01 :1;
[; ;pic18f67j50.h: 14457: };
[; ;pic18f67j50.h: 14458: struct {
[; ;pic18f67j50.h: 14459: unsigned :1;
[; ;pic18f67j50.h: 14460: unsigned CCH11 :1;
[; ;pic18f67j50.h: 14461: };
[; ;pic18f67j50.h: 14462: struct {
[; ;pic18f67j50.h: 14463: unsigned :6;
[; ;pic18f67j50.h: 14464: unsigned COE1 :1;
[; ;pic18f67j50.h: 14465: };
[; ;pic18f67j50.h: 14466: struct {
[; ;pic18f67j50.h: 14467: unsigned :7;
[; ;pic18f67j50.h: 14468: unsigned CON1 :1;
[; ;pic18f67j50.h: 14469: };
[; ;pic18f67j50.h: 14470: struct {
[; ;pic18f67j50.h: 14471: unsigned :5;
[; ;pic18f67j50.h: 14472: unsigned CPOL1 :1;
[; ;pic18f67j50.h: 14473: };
[; ;pic18f67j50.h: 14474: struct {
[; ;pic18f67j50.h: 14475: unsigned :2;
[; ;pic18f67j50.h: 14476: unsigned CREF1 :1;
[; ;pic18f67j50.h: 14477: };
[; ;pic18f67j50.h: 14478: struct {
[; ;pic18f67j50.h: 14479: unsigned :3;
[; ;pic18f67j50.h: 14480: unsigned EVPOL01 :1;
[; ;pic18f67j50.h: 14481: };
[; ;pic18f67j50.h: 14482: struct {
[; ;pic18f67j50.h: 14483: unsigned :4;
[; ;pic18f67j50.h: 14484: unsigned EVPOL11 :1;
[; ;pic18f67j50.h: 14485: };
[; ;pic18f67j50.h: 14486: } CM1CON1bits_t;
[; ;pic18f67j50.h: 14487: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f67j50.h: 14590: typedef union {
[; ;pic18f67j50.h: 14591: struct {
[; ;pic18f67j50.h: 14592: unsigned CCH :2;
[; ;pic18f67j50.h: 14593: unsigned CREF :1;
[; ;pic18f67j50.h: 14594: unsigned EVPOL :2;
[; ;pic18f67j50.h: 14595: unsigned CPOL :1;
[; ;pic18f67j50.h: 14596: unsigned COE :1;
[; ;pic18f67j50.h: 14597: unsigned CON :1;
[; ;pic18f67j50.h: 14598: };
[; ;pic18f67j50.h: 14599: struct {
[; ;pic18f67j50.h: 14600: unsigned C1CH0 :1;
[; ;pic18f67j50.h: 14601: unsigned C1CH1 :1;
[; ;pic18f67j50.h: 14602: unsigned :1;
[; ;pic18f67j50.h: 14603: unsigned EVPOL0 :1;
[; ;pic18f67j50.h: 14604: unsigned EVPOL1 :1;
[; ;pic18f67j50.h: 14605: };
[; ;pic18f67j50.h: 14606: struct {
[; ;pic18f67j50.h: 14607: unsigned CCH0 :1;
[; ;pic18f67j50.h: 14608: unsigned CCH1 :1;
[; ;pic18f67j50.h: 14609: };
[; ;pic18f67j50.h: 14610: struct {
[; ;pic18f67j50.h: 14611: unsigned CCH01 :1;
[; ;pic18f67j50.h: 14612: };
[; ;pic18f67j50.h: 14613: struct {
[; ;pic18f67j50.h: 14614: unsigned :1;
[; ;pic18f67j50.h: 14615: unsigned CCH11 :1;
[; ;pic18f67j50.h: 14616: };
[; ;pic18f67j50.h: 14617: struct {
[; ;pic18f67j50.h: 14618: unsigned :6;
[; ;pic18f67j50.h: 14619: unsigned COE1 :1;
[; ;pic18f67j50.h: 14620: };
[; ;pic18f67j50.h: 14621: struct {
[; ;pic18f67j50.h: 14622: unsigned :7;
[; ;pic18f67j50.h: 14623: unsigned CON1 :1;
[; ;pic18f67j50.h: 14624: };
[; ;pic18f67j50.h: 14625: struct {
[; ;pic18f67j50.h: 14626: unsigned :5;
[; ;pic18f67j50.h: 14627: unsigned CPOL1 :1;
[; ;pic18f67j50.h: 14628: };
[; ;pic18f67j50.h: 14629: struct {
[; ;pic18f67j50.h: 14630: unsigned :2;
[; ;pic18f67j50.h: 14631: unsigned CREF1 :1;
[; ;pic18f67j50.h: 14632: };
[; ;pic18f67j50.h: 14633: struct {
[; ;pic18f67j50.h: 14634: unsigned :3;
[; ;pic18f67j50.h: 14635: unsigned EVPOL01 :1;
[; ;pic18f67j50.h: 14636: };
[; ;pic18f67j50.h: 14637: struct {
[; ;pic18f67j50.h: 14638: unsigned :4;
[; ;pic18f67j50.h: 14639: unsigned EVPOL11 :1;
[; ;pic18f67j50.h: 14640: };
[; ;pic18f67j50.h: 14641: } CM1CONbits_t;
[; ;pic18f67j50.h: 14642: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f67j50.h: 14747: extern volatile unsigned char OSCCON @ 0xFD3;
"14749
[; ;pic18f67j50.h: 14749: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f67j50.h: 14752: typedef union {
[; ;pic18f67j50.h: 14753: struct {
[; ;pic18f67j50.h: 14754: unsigned SCS :2;
[; ;pic18f67j50.h: 14755: unsigned :1;
[; ;pic18f67j50.h: 14756: unsigned OSTS :1;
[; ;pic18f67j50.h: 14757: unsigned IRCF :3;
[; ;pic18f67j50.h: 14758: unsigned IDLEN :1;
[; ;pic18f67j50.h: 14759: };
[; ;pic18f67j50.h: 14760: struct {
[; ;pic18f67j50.h: 14761: unsigned SCS0 :1;
[; ;pic18f67j50.h: 14762: unsigned SCS1 :1;
[; ;pic18f67j50.h: 14763: unsigned :2;
[; ;pic18f67j50.h: 14764: unsigned IRCF0 :1;
[; ;pic18f67j50.h: 14765: unsigned IRCF1 :1;
[; ;pic18f67j50.h: 14766: unsigned IRCF2 :1;
[; ;pic18f67j50.h: 14767: };
[; ;pic18f67j50.h: 14768: } OSCCONbits_t;
[; ;pic18f67j50.h: 14769: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f67j50.h: 14819: extern volatile unsigned char REFOCON @ 0xFD3;
"14821
[; ;pic18f67j50.h: 14821: asm("REFOCON equ 0FD3h");
[; <" REFOCON equ 0FD3h ;# ">
[; ;pic18f67j50.h: 14824: typedef union {
[; ;pic18f67j50.h: 14825: struct {
[; ;pic18f67j50.h: 14826: unsigned RODIV :4;
[; ;pic18f67j50.h: 14827: unsigned ROSEL :1;
[; ;pic18f67j50.h: 14828: unsigned ROSSLP :1;
[; ;pic18f67j50.h: 14829: unsigned :1;
[; ;pic18f67j50.h: 14830: unsigned ROON :1;
[; ;pic18f67j50.h: 14831: };
[; ;pic18f67j50.h: 14832: struct {
[; ;pic18f67j50.h: 14833: unsigned RODIV0 :1;
[; ;pic18f67j50.h: 14834: unsigned RODIV1 :1;
[; ;pic18f67j50.h: 14835: unsigned RODIV2 :1;
[; ;pic18f67j50.h: 14836: unsigned RODIV3 :1;
[; ;pic18f67j50.h: 14837: };
[; ;pic18f67j50.h: 14838: } REFOCONbits_t;
[; ;pic18f67j50.h: 14839: extern volatile REFOCONbits_t REFOCONbits @ 0xFD3;
[; ;pic18f67j50.h: 14884: extern volatile unsigned char T0CON @ 0xFD5;
"14886
[; ;pic18f67j50.h: 14886: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f67j50.h: 14889: typedef union {
[; ;pic18f67j50.h: 14890: struct {
[; ;pic18f67j50.h: 14891: unsigned T0PS :3;
[; ;pic18f67j50.h: 14892: unsigned PSA :1;
[; ;pic18f67j50.h: 14893: unsigned T0SE :1;
[; ;pic18f67j50.h: 14894: unsigned T0CS :1;
[; ;pic18f67j50.h: 14895: unsigned T08BIT :1;
[; ;pic18f67j50.h: 14896: unsigned TMR0ON :1;
[; ;pic18f67j50.h: 14897: };
[; ;pic18f67j50.h: 14898: struct {
[; ;pic18f67j50.h: 14899: unsigned T0PS0 :1;
[; ;pic18f67j50.h: 14900: unsigned T0PS1 :1;
[; ;pic18f67j50.h: 14901: unsigned T0PS2 :1;
[; ;pic18f67j50.h: 14902: unsigned T0PS3 :1;
[; ;pic18f67j50.h: 14903: };
[; ;pic18f67j50.h: 14904: } T0CONbits_t;
[; ;pic18f67j50.h: 14905: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f67j50.h: 14960: extern volatile unsigned short TMR0 @ 0xFD6;
"14962
[; ;pic18f67j50.h: 14962: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f67j50.h: 14967: extern volatile unsigned char TMR0L @ 0xFD6;
"14969
[; ;pic18f67j50.h: 14969: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f67j50.h: 14974: extern volatile unsigned char TMR0H @ 0xFD7;
"14976
[; ;pic18f67j50.h: 14976: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f67j50.h: 14981: extern volatile unsigned char STATUS @ 0xFD8;
"14983
[; ;pic18f67j50.h: 14983: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f67j50.h: 14986: typedef union {
[; ;pic18f67j50.h: 14987: struct {
[; ;pic18f67j50.h: 14988: unsigned C :1;
[; ;pic18f67j50.h: 14989: unsigned DC :1;
[; ;pic18f67j50.h: 14990: unsigned Z :1;
[; ;pic18f67j50.h: 14991: unsigned OV :1;
[; ;pic18f67j50.h: 14992: unsigned N :1;
[; ;pic18f67j50.h: 14993: };
[; ;pic18f67j50.h: 14994: struct {
[; ;pic18f67j50.h: 14995: unsigned CARRY :1;
[; ;pic18f67j50.h: 14996: unsigned :1;
[; ;pic18f67j50.h: 14997: unsigned ZERO :1;
[; ;pic18f67j50.h: 14998: unsigned OVERFLOW :1;
[; ;pic18f67j50.h: 14999: unsigned NEGATIVE :1;
[; ;pic18f67j50.h: 15000: };
[; ;pic18f67j50.h: 15001: } STATUSbits_t;
[; ;pic18f67j50.h: 15002: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f67j50.h: 15052: extern volatile unsigned short FSR2 @ 0xFD9;
"15054
[; ;pic18f67j50.h: 15054: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f67j50.h: 15059: extern volatile unsigned char FSR2L @ 0xFD9;
"15061
[; ;pic18f67j50.h: 15061: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f67j50.h: 15066: extern volatile unsigned char FSR2H @ 0xFDA;
"15068
[; ;pic18f67j50.h: 15068: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f67j50.h: 15073: extern volatile unsigned char PLUSW2 @ 0xFDB;
"15075
[; ;pic18f67j50.h: 15075: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f67j50.h: 15080: extern volatile unsigned char PREINC2 @ 0xFDC;
"15082
[; ;pic18f67j50.h: 15082: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f67j50.h: 15087: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"15089
[; ;pic18f67j50.h: 15089: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f67j50.h: 15094: extern volatile unsigned char POSTINC2 @ 0xFDE;
"15096
[; ;pic18f67j50.h: 15096: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f67j50.h: 15101: extern volatile unsigned char INDF2 @ 0xFDF;
"15103
[; ;pic18f67j50.h: 15103: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f67j50.h: 15108: extern volatile unsigned char BSR @ 0xFE0;
"15110
[; ;pic18f67j50.h: 15110: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f67j50.h: 15115: extern volatile unsigned short FSR1 @ 0xFE1;
"15117
[; ;pic18f67j50.h: 15117: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f67j50.h: 15122: extern volatile unsigned char FSR1L @ 0xFE1;
"15124
[; ;pic18f67j50.h: 15124: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f67j50.h: 15129: extern volatile unsigned char FSR1H @ 0xFE2;
"15131
[; ;pic18f67j50.h: 15131: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f67j50.h: 15136: extern volatile unsigned char PLUSW1 @ 0xFE3;
"15138
[; ;pic18f67j50.h: 15138: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f67j50.h: 15143: extern volatile unsigned char PREINC1 @ 0xFE4;
"15145
[; ;pic18f67j50.h: 15145: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f67j50.h: 15150: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"15152
[; ;pic18f67j50.h: 15152: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f67j50.h: 15157: extern volatile unsigned char POSTINC1 @ 0xFE6;
"15159
[; ;pic18f67j50.h: 15159: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f67j50.h: 15164: extern volatile unsigned char INDF1 @ 0xFE7;
"15166
[; ;pic18f67j50.h: 15166: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f67j50.h: 15171: extern volatile unsigned char WREG @ 0xFE8;
"15173
[; ;pic18f67j50.h: 15173: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f67j50.h: 15178: extern volatile unsigned short FSR0 @ 0xFE9;
"15180
[; ;pic18f67j50.h: 15180: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f67j50.h: 15185: extern volatile unsigned char FSR0L @ 0xFE9;
"15187
[; ;pic18f67j50.h: 15187: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f67j50.h: 15192: extern volatile unsigned char FSR0H @ 0xFEA;
"15194
[; ;pic18f67j50.h: 15194: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f67j50.h: 15199: extern volatile unsigned char PLUSW0 @ 0xFEB;
"15201
[; ;pic18f67j50.h: 15201: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f67j50.h: 15206: extern volatile unsigned char PREINC0 @ 0xFEC;
"15208
[; ;pic18f67j50.h: 15208: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f67j50.h: 15213: extern volatile unsigned char POSTDEC0 @ 0xFED;
"15215
[; ;pic18f67j50.h: 15215: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f67j50.h: 15220: extern volatile unsigned char POSTINC0 @ 0xFEE;
"15222
[; ;pic18f67j50.h: 15222: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f67j50.h: 15227: extern volatile unsigned char INDF0 @ 0xFEF;
"15229
[; ;pic18f67j50.h: 15229: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f67j50.h: 15234: extern volatile unsigned char INTCON3 @ 0xFF0;
"15236
[; ;pic18f67j50.h: 15236: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f67j50.h: 15239: typedef union {
[; ;pic18f67j50.h: 15240: struct {
[; ;pic18f67j50.h: 15241: unsigned INT1IF :1;
[; ;pic18f67j50.h: 15242: unsigned INT2IF :1;
[; ;pic18f67j50.h: 15243: unsigned INT3IF :1;
[; ;pic18f67j50.h: 15244: unsigned INT1IE :1;
[; ;pic18f67j50.h: 15245: unsigned INT2IE :1;
[; ;pic18f67j50.h: 15246: unsigned INT3IE :1;
[; ;pic18f67j50.h: 15247: unsigned INT1IP :1;
[; ;pic18f67j50.h: 15248: unsigned INT2IP :1;
[; ;pic18f67j50.h: 15249: };
[; ;pic18f67j50.h: 15250: struct {
[; ;pic18f67j50.h: 15251: unsigned INT1F :1;
[; ;pic18f67j50.h: 15252: unsigned INT2F :1;
[; ;pic18f67j50.h: 15253: unsigned INT3F :1;
[; ;pic18f67j50.h: 15254: unsigned INT1E :1;
[; ;pic18f67j50.h: 15255: unsigned INT2E :1;
[; ;pic18f67j50.h: 15256: unsigned INT3E :1;
[; ;pic18f67j50.h: 15257: unsigned INT1P :1;
[; ;pic18f67j50.h: 15258: unsigned INT2P :1;
[; ;pic18f67j50.h: 15259: };
[; ;pic18f67j50.h: 15260: } INTCON3bits_t;
[; ;pic18f67j50.h: 15261: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f67j50.h: 15346: extern volatile unsigned char INTCON2 @ 0xFF1;
"15348
[; ;pic18f67j50.h: 15348: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f67j50.h: 15351: typedef union {
[; ;pic18f67j50.h: 15352: struct {
[; ;pic18f67j50.h: 15353: unsigned :7;
[; ;pic18f67j50.h: 15354: unsigned NOT_RBPU :1;
[; ;pic18f67j50.h: 15355: };
[; ;pic18f67j50.h: 15356: struct {
[; ;pic18f67j50.h: 15357: unsigned RBIP :1;
[; ;pic18f67j50.h: 15358: unsigned INT3IP :1;
[; ;pic18f67j50.h: 15359: unsigned TMR0IP :1;
[; ;pic18f67j50.h: 15360: unsigned INTEDG3 :1;
[; ;pic18f67j50.h: 15361: unsigned INTEDG2 :1;
[; ;pic18f67j50.h: 15362: unsigned INTEDG1 :1;
[; ;pic18f67j50.h: 15363: unsigned INTEDG0 :1;
[; ;pic18f67j50.h: 15364: unsigned nRBPU :1;
[; ;pic18f67j50.h: 15365: };
[; ;pic18f67j50.h: 15366: struct {
[; ;pic18f67j50.h: 15367: unsigned :1;
[; ;pic18f67j50.h: 15368: unsigned INT3P :1;
[; ;pic18f67j50.h: 15369: unsigned T0IP :1;
[; ;pic18f67j50.h: 15370: unsigned :4;
[; ;pic18f67j50.h: 15371: unsigned RBPU :1;
[; ;pic18f67j50.h: 15372: };
[; ;pic18f67j50.h: 15373: } INTCON2bits_t;
[; ;pic18f67j50.h: 15374: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f67j50.h: 15439: extern volatile unsigned char INTCON @ 0xFF2;
"15441
[; ;pic18f67j50.h: 15441: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f67j50.h: 15444: typedef union {
[; ;pic18f67j50.h: 15445: struct {
[; ;pic18f67j50.h: 15446: unsigned RBIF :1;
[; ;pic18f67j50.h: 15447: unsigned INT0IF :1;
[; ;pic18f67j50.h: 15448: unsigned TMR0IF :1;
[; ;pic18f67j50.h: 15449: unsigned RBIE :1;
[; ;pic18f67j50.h: 15450: unsigned INT0IE :1;
[; ;pic18f67j50.h: 15451: unsigned TMR0IE :1;
[; ;pic18f67j50.h: 15452: unsigned PEIE_GIEL :1;
[; ;pic18f67j50.h: 15453: unsigned GIE_GIEH :1;
[; ;pic18f67j50.h: 15454: };
[; ;pic18f67j50.h: 15455: struct {
[; ;pic18f67j50.h: 15456: unsigned :1;
[; ;pic18f67j50.h: 15457: unsigned INT0F :1;
[; ;pic18f67j50.h: 15458: unsigned T0IF :1;
[; ;pic18f67j50.h: 15459: unsigned :1;
[; ;pic18f67j50.h: 15460: unsigned INT0E :1;
[; ;pic18f67j50.h: 15461: unsigned T0IE :1;
[; ;pic18f67j50.h: 15462: unsigned PEIE :1;
[; ;pic18f67j50.h: 15463: unsigned GIE :1;
[; ;pic18f67j50.h: 15464: };
[; ;pic18f67j50.h: 15465: struct {
[; ;pic18f67j50.h: 15466: unsigned :6;
[; ;pic18f67j50.h: 15467: unsigned GIEL :1;
[; ;pic18f67j50.h: 15468: unsigned GIEH :1;
[; ;pic18f67j50.h: 15469: };
[; ;pic18f67j50.h: 15470: } INTCONbits_t;
[; ;pic18f67j50.h: 15471: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f67j50.h: 15556: extern volatile unsigned short PROD @ 0xFF3;
"15558
[; ;pic18f67j50.h: 15558: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f67j50.h: 15563: extern volatile unsigned char PRODL @ 0xFF3;
"15565
[; ;pic18f67j50.h: 15565: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f67j50.h: 15570: extern volatile unsigned char PRODH @ 0xFF4;
"15572
[; ;pic18f67j50.h: 15572: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f67j50.h: 15577: extern volatile unsigned char TABLAT @ 0xFF5;
"15579
[; ;pic18f67j50.h: 15579: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f67j50.h: 15585: extern volatile unsigned short long TBLPTR @ 0xFF6;
"15588
[; ;pic18f67j50.h: 15588: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f67j50.h: 15593: extern volatile unsigned char TBLPTRL @ 0xFF6;
"15595
[; ;pic18f67j50.h: 15595: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f67j50.h: 15600: extern volatile unsigned char TBLPTRH @ 0xFF7;
"15602
[; ;pic18f67j50.h: 15602: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f67j50.h: 15607: extern volatile unsigned char TBLPTRU @ 0xFF8;
"15609
[; ;pic18f67j50.h: 15609: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f67j50.h: 15615: extern volatile unsigned short long PCLAT @ 0xFF9;
"15618
[; ;pic18f67j50.h: 15618: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f67j50.h: 15622: extern volatile unsigned short long PC @ 0xFF9;
"15625
[; ;pic18f67j50.h: 15625: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f67j50.h: 15630: extern volatile unsigned char PCL @ 0xFF9;
"15632
[; ;pic18f67j50.h: 15632: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f67j50.h: 15637: extern volatile unsigned char PCLATH @ 0xFFA;
"15639
[; ;pic18f67j50.h: 15639: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f67j50.h: 15644: extern volatile unsigned char PCLATU @ 0xFFB;
"15646
[; ;pic18f67j50.h: 15646: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f67j50.h: 15651: extern volatile unsigned char STKPTR @ 0xFFC;
"15653
[; ;pic18f67j50.h: 15653: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f67j50.h: 15656: typedef union {
[; ;pic18f67j50.h: 15657: struct {
[; ;pic18f67j50.h: 15658: unsigned STKPTR :5;
[; ;pic18f67j50.h: 15659: unsigned :1;
[; ;pic18f67j50.h: 15660: unsigned STKUNF :1;
[; ;pic18f67j50.h: 15661: unsigned STKFUL :1;
[; ;pic18f67j50.h: 15662: };
[; ;pic18f67j50.h: 15663: struct {
[; ;pic18f67j50.h: 15664: unsigned STKPTR0 :1;
[; ;pic18f67j50.h: 15665: unsigned STKPTR1 :1;
[; ;pic18f67j50.h: 15666: unsigned STKPTR2 :1;
[; ;pic18f67j50.h: 15667: unsigned STKPTR3 :1;
[; ;pic18f67j50.h: 15668: unsigned STKPTR4 :1;
[; ;pic18f67j50.h: 15669: unsigned :2;
[; ;pic18f67j50.h: 15670: unsigned STKOVF :1;
[; ;pic18f67j50.h: 15671: };
[; ;pic18f67j50.h: 15672: struct {
[; ;pic18f67j50.h: 15673: unsigned SP0 :1;
[; ;pic18f67j50.h: 15674: unsigned SP1 :1;
[; ;pic18f67j50.h: 15675: unsigned SP2 :1;
[; ;pic18f67j50.h: 15676: unsigned SP3 :1;
[; ;pic18f67j50.h: 15677: unsigned SP4 :1;
[; ;pic18f67j50.h: 15678: };
[; ;pic18f67j50.h: 15679: } STKPTRbits_t;
[; ;pic18f67j50.h: 15680: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f67j50.h: 15756: extern volatile unsigned short long TOS @ 0xFFD;
"15759
[; ;pic18f67j50.h: 15759: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f67j50.h: 15764: extern volatile unsigned char TOSL @ 0xFFD;
"15766
[; ;pic18f67j50.h: 15766: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f67j50.h: 15771: extern volatile unsigned char TOSH @ 0xFFE;
"15773
[; ;pic18f67j50.h: 15773: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f67j50.h: 15778: extern volatile unsigned char TOSU @ 0xFFF;
"15780
[; ;pic18f67j50.h: 15780: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f67j50.h: 15790: extern volatile __bit __attribute__((__deprecated__)) ABDEN @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f67j50.h: 15792: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f67j50.h: 15794: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f67j50.h: 15796: extern volatile __bit __attribute__((__deprecated__)) ABDOVF @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f67j50.h: 15798: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f67j50.h: 15800: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f67j50.h: 15802: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67j50.h: 15804: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67j50.h: 15806: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f67j50.h: 15808: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67j50.h: 15810: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67j50.h: 15812: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f67j50.h: 15814: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f67j50.h: 15816: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f67j50.h: 15818: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f67j50.h: 15820: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f67j50.h: 15822: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f67j50.h: 15824: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f67j50.h: 15826: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f67j50.h: 15828: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f67j50.h: 15830: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f67j50.h: 15832: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f67j50.h: 15834: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f67j50.h: 15836: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f67j50.h: 15838: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f67j50.h: 15840: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f67j50.h: 15842: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f67j50.h: 15844: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f67j50.h: 15846: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f67j50.h: 15848: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f67j50.h: 15850: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f67j50.h: 15852: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f67j50.h: 15854: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f67j50.h: 15856: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f67j50.h: 15858: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f67j50.h: 15860: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f67j50.h: 15862: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f67j50.h: 15864: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f67j50.h: 15866: extern volatile __bit __attribute__((__deprecated__)) ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67j50.h: 15868: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67j50.h: 15870: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f67j50.h: 15872: extern volatile __bit __attribute__((__deprecated__)) ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67j50.h: 15874: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67j50.h: 15876: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f67j50.h: 15878: extern volatile __bit __attribute__((__deprecated__)) ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67j50.h: 15880: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67j50.h: 15882: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f67j50.h: 15884: extern volatile __bit __attribute__((__deprecated__)) ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67j50.h: 15886: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f67j50.h: 15888: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f67j50.h: 15890: extern volatile __bit __attribute__((__deprecated__)) ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67j50.h: 15892: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f67j50.h: 15894: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f67j50.h: 15896: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f67j50.h: 15898: extern volatile __bit ADRMUX0 @ (((unsigned) &PMCONH)*8) + 3;
[; ;pic18f67j50.h: 15900: extern volatile __bit ADRMUX1 @ (((unsigned) &PMCONH)*8) + 4;
[; ;pic18f67j50.h: 15902: extern volatile __bit ADSHR @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f67j50.h: 15904: extern volatile __bit ALP @ (((unsigned) &PMCONL)*8) + 5;
[; ;pic18f67j50.h: 15906: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f67j50.h: 15908: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f67j50.h: 15910: extern volatile __bit AN10 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f67j50.h: 15912: extern volatile __bit AN11 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f67j50.h: 15914: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f67j50.h: 15916: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f67j50.h: 15918: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67j50.h: 15920: extern volatile __bit AN7 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67j50.h: 15922: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f67j50.h: 15924: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f67j50.h: 15926: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f67j50.h: 15928: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f67j50.h: 15930: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f67j50.h: 15932: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f67j50.h: 15934: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f67j50.h: 15936: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f67j50.h: 15938: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f67j50.h: 15940: extern volatile __bit BEP @ (((unsigned) &PMCONL)*8) + 2;
[; ;pic18f67j50.h: 15942: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f67j50.h: 15944: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f67j50.h: 15946: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f67j50.h: 15948: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f67j50.h: 15950: extern volatile __bit __attribute__((__deprecated__)) BRG16 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f67j50.h: 15952: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f67j50.h: 15954: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f67j50.h: 15956: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f67j50.h: 15958: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f67j50.h: 15960: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f67j50.h: 15962: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f67j50.h: 15964: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f67j50.h: 15966: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f67j50.h: 15968: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f67j50.h: 15970: extern volatile __bit BUSY @ (((unsigned) &PMMODEH)*8) + 7;
[; ;pic18f67j50.h: 15972: extern volatile __bit __attribute__((__deprecated__)) C1CH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic18f67j50.h: 15974: extern volatile __bit C1CH02 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f67j50.h: 15976: extern volatile __bit __attribute__((__deprecated__)) C1CH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic18f67j50.h: 15978: extern volatile __bit C1CH12 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f67j50.h: 15980: extern volatile __bit C1INA @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f67j50.h: 15982: extern volatile __bit C1INB @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f67j50.h: 15984: extern volatile __bit C1OUT @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f67j50.h: 15986: extern volatile __bit C1OUTF @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67j50.h: 15988: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67j50.h: 15990: extern volatile __bit C2INB @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67j50.h: 15992: extern volatile __bit C2OUT @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f67j50.h: 15994: extern volatile __bit C3OUTG @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67j50.h: 15996: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f67j50.h: 15998: extern volatile __bit CCH01 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic18f67j50.h: 16000: extern volatile __bit CCH02 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f67j50.h: 16002: extern volatile __bit CCH11 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic18f67j50.h: 16004: extern volatile __bit CCH12 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f67j50.h: 16006: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f67j50.h: 16008: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67j50.h: 16010: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f67j50.h: 16012: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f67j50.h: 16014: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f67j50.h: 16016: extern volatile __bit CCP1M0 @ (((unsigned) &ECCP1CON)*8) + 0;
[; ;pic18f67j50.h: 16018: extern volatile __bit CCP1M1 @ (((unsigned) &ECCP1CON)*8) + 1;
[; ;pic18f67j50.h: 16020: extern volatile __bit CCP1M2 @ (((unsigned) &ECCP1CON)*8) + 2;
[; ;pic18f67j50.h: 16022: extern volatile __bit CCP1M3 @ (((unsigned) &ECCP1CON)*8) + 3;
[; ;pic18f67j50.h: 16024: extern volatile __bit CCP1X @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f67j50.h: 16026: extern volatile __bit CCP1Y @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f67j50.h: 16028: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67j50.h: 16030: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f67j50.h: 16032: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f67j50.h: 16034: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f67j50.h: 16036: extern volatile __bit CCP2M0 @ (((unsigned) &ECCP2CON)*8) + 0;
[; ;pic18f67j50.h: 16038: extern volatile __bit CCP2M1 @ (((unsigned) &ECCP2CON)*8) + 1;
[; ;pic18f67j50.h: 16040: extern volatile __bit CCP2M2 @ (((unsigned) &ECCP2CON)*8) + 2;
[; ;pic18f67j50.h: 16042: extern volatile __bit CCP2M3 @ (((unsigned) &ECCP2CON)*8) + 3;
[; ;pic18f67j50.h: 16044: extern volatile __bit CCP2X @ (((unsigned) &ECCP2CON)*8) + 5;
[; ;pic18f67j50.h: 16046: extern volatile __bit CCP2Y @ (((unsigned) &ECCP2CON)*8) + 4;
[; ;pic18f67j50.h: 16048: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67j50.h: 16050: extern volatile __bit CCP3 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f67j50.h: 16052: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f67j50.h: 16054: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f67j50.h: 16056: extern volatile __bit CCP3IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f67j50.h: 16058: extern volatile __bit CCP3M0 @ (((unsigned) &ECCP3CON)*8) + 0;
[; ;pic18f67j50.h: 16060: extern volatile __bit CCP3M1 @ (((unsigned) &ECCP3CON)*8) + 1;
[; ;pic18f67j50.h: 16062: extern volatile __bit CCP3M2 @ (((unsigned) &ECCP3CON)*8) + 2;
[; ;pic18f67j50.h: 16064: extern volatile __bit CCP3M3 @ (((unsigned) &ECCP3CON)*8) + 3;
[; ;pic18f67j50.h: 16066: extern volatile __bit CCP3X @ (((unsigned) &ECCP3CON)*8) + 5;
[; ;pic18f67j50.h: 16068: extern volatile __bit CCP3Y @ (((unsigned) &ECCP3CON)*8) + 4;
[; ;pic18f67j50.h: 16070: extern volatile __bit CCP4 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f67j50.h: 16072: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67j50.h: 16074: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f67j50.h: 16076: extern volatile __bit CCP4IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f67j50.h: 16078: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f67j50.h: 16080: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f67j50.h: 16082: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f67j50.h: 16084: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f67j50.h: 16086: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f67j50.h: 16088: extern volatile __bit CCP5 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f67j50.h: 16090: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f67j50.h: 16092: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f67j50.h: 16094: extern volatile __bit CCP5IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f67j50.h: 16096: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f67j50.h: 16098: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f67j50.h: 16100: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f67j50.h: 16102: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f67j50.h: 16104: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f67j50.h: 16106: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67j50.h: 16108: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67j50.h: 16110: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67j50.h: 16112: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67j50.h: 16114: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f67j50.h: 16116: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f67j50.h: 16118: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f67j50.h: 16120: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f67j50.h: 16122: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f67j50.h: 16124: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f67j50.h: 16126: extern volatile __bit CK2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67j50.h: 16128: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f67j50.h: 16130: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f67j50.h: 16132: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f67j50.h: 16134: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f67j50.h: 16136: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f67j50.h: 16138: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f67j50.h: 16140: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f67j50.h: 16142: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f67j50.h: 16144: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f67j50.h: 16146: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f67j50.h: 16148: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f67j50.h: 16150: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f67j50.h: 16152: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f67j50.h: 16154: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f67j50.h: 16156: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f67j50.h: 16158: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f67j50.h: 16160: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f67j50.h: 16162: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f67j50.h: 16164: extern volatile __bit __attribute__((__deprecated__)) COE @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic18f67j50.h: 16166: extern volatile __bit COE1 @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic18f67j50.h: 16168: extern volatile __bit COE2 @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f67j50.h: 16170: extern volatile __bit __attribute__((__deprecated__)) CON @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic18f67j50.h: 16172: extern volatile __bit CON1 @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic18f67j50.h: 16174: extern volatile __bit CON2 @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f67j50.h: 16176: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f67j50.h: 16178: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f67j50.h: 16180: extern volatile __bit __attribute__((__deprecated__)) CPOL @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic18f67j50.h: 16182: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic18f67j50.h: 16184: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f67j50.h: 16186: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f67j50.h: 16188: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f67j50.h: 16190: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f67j50.h: 16192: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f67j50.h: 16194: extern volatile __bit __attribute__((__deprecated__)) CREF @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic18f67j50.h: 16196: extern volatile __bit CREF1 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic18f67j50.h: 16198: extern volatile __bit CREF2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f67j50.h: 16200: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f67j50.h: 16202: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f67j50.h: 16204: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f67j50.h: 16206: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67j50.h: 16208: extern volatile __bit CS1 @ (((unsigned) &PMADDRH)*8) + 6;
[; ;pic18f67j50.h: 16210: extern volatile __bit CS1P @ (((unsigned) &PMCONL)*8) + 3;
[; ;pic18f67j50.h: 16212: extern volatile __bit CS2 @ (((unsigned) &PMADDRH)*8) + 7;
[; ;pic18f67j50.h: 16214: extern volatile __bit CS2P @ (((unsigned) &PMCONL)*8) + 4;
[; ;pic18f67j50.h: 16216: extern volatile __bit CSF0 @ (((unsigned) &PMCONL)*8) + 6;
[; ;pic18f67j50.h: 16218: extern volatile __bit CSF1 @ (((unsigned) &PMCONL)*8) + 7;
[; ;pic18f67j50.h: 16220: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f67j50.h: 16222: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f67j50.h: 16224: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f67j50.h: 16226: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f67j50.h: 16228: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f67j50.h: 16230: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f67j50.h: 16232: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f67j50.h: 16234: extern volatile __bit CVREF @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f67j50.h: 16236: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f67j50.h: 16238: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f67j50.h: 16240: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f67j50.h: 16242: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f67j50.h: 16244: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f67j50.h: 16246: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67j50.h: 16248: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67j50.h: 16250: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16252: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16254: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f67j50.h: 16256: extern volatile __bit DC1B0 @ (((unsigned) &ECCP1CON)*8) + 4;
[; ;pic18f67j50.h: 16258: extern volatile __bit DC1B1 @ (((unsigned) &ECCP1CON)*8) + 5;
[; ;pic18f67j50.h: 16260: extern volatile __bit DC2B0 @ (((unsigned) &ECCP2CON)*8) + 4;
[; ;pic18f67j50.h: 16262: extern volatile __bit DC2B1 @ (((unsigned) &ECCP2CON)*8) + 5;
[; ;pic18f67j50.h: 16264: extern volatile __bit DC3B0 @ (((unsigned) &ECCP3CON)*8) + 4;
[; ;pic18f67j50.h: 16266: extern volatile __bit DC3B1 @ (((unsigned) &ECCP3CON)*8) + 5;
[; ;pic18f67j50.h: 16268: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f67j50.h: 16270: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f67j50.h: 16272: extern volatile __bit DC4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f67j50.h: 16274: extern volatile __bit DC4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f67j50.h: 16276: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f67j50.h: 16278: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f67j50.h: 16280: extern volatile __bit DC5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f67j50.h: 16282: extern volatile __bit DC5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f67j50.h: 16284: extern volatile __bit DCCP4X @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f67j50.h: 16286: extern volatile __bit DCCP4Y @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f67j50.h: 16288: extern volatile __bit DCCP5X @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f67j50.h: 16290: extern volatile __bit DCCP5Y @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f67j50.h: 16292: extern volatile __bit DEVCFG @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f67j50.h: 16294: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f67j50.h: 16296: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f67j50.h: 16298: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f67j50.h: 16300: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16302: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f67j50.h: 16304: extern volatile __bit DT2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f67j50.h: 16306: extern volatile __bit __attribute__((__deprecated__)) DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f67j50.h: 16308: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f67j50.h: 16310: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f67j50.h: 16312: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16314: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16316: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16318: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f67j50.h: 16320: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f67j50.h: 16322: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f67j50.h: 16324: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f67j50.h: 16326: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f67j50.h: 16328: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f67j50.h: 16330: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f67j50.h: 16332: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f67j50.h: 16334: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f67j50.h: 16336: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f67j50.h: 16338: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f67j50.h: 16340: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f67j50.h: 16342: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f67j50.h: 16344: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f67j50.h: 16346: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f67j50.h: 16348: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f67j50.h: 16350: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f67j50.h: 16352: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f67j50.h: 16354: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f67j50.h: 16356: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f67j50.h: 16358: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f67j50.h: 16360: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f67j50.h: 16362: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f67j50.h: 16364: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f67j50.h: 16366: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f67j50.h: 16368: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f67j50.h: 16370: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f67j50.h: 16372: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f67j50.h: 16374: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f67j50.h: 16376: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f67j50.h: 16378: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f67j50.h: 16380: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f67j50.h: 16382: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f67j50.h: 16384: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f67j50.h: 16386: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f67j50.h: 16388: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f67j50.h: 16390: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f67j50.h: 16392: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f67j50.h: 16394: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f67j50.h: 16396: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f67j50.h: 16398: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f67j50.h: 16400: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f67j50.h: 16402: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f67j50.h: 16404: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f67j50.h: 16406: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f67j50.h: 16408: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f67j50.h: 16410: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f67j50.h: 16412: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f67j50.h: 16414: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f67j50.h: 16416: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f67j50.h: 16418: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f67j50.h: 16420: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f67j50.h: 16422: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f67j50.h: 16424: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f67j50.h: 16426: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f67j50.h: 16428: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f67j50.h: 16430: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f67j50.h: 16432: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f67j50.h: 16434: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f67j50.h: 16436: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f67j50.h: 16438: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f67j50.h: 16440: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f67j50.h: 16442: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f67j50.h: 16444: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f67j50.h: 16446: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f67j50.h: 16448: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f67j50.h: 16450: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f67j50.h: 16452: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f67j50.h: 16454: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f67j50.h: 16456: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f67j50.h: 16458: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f67j50.h: 16460: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f67j50.h: 16462: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f67j50.h: 16464: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f67j50.h: 16466: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f67j50.h: 16468: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f67j50.h: 16470: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f67j50.h: 16472: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f67j50.h: 16474: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f67j50.h: 16476: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f67j50.h: 16478: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f67j50.h: 16480: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f67j50.h: 16482: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f67j50.h: 16484: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f67j50.h: 16486: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f67j50.h: 16488: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f67j50.h: 16490: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f67j50.h: 16492: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f67j50.h: 16494: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f67j50.h: 16496: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f67j50.h: 16498: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f67j50.h: 16500: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f67j50.h: 16502: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f67j50.h: 16504: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f67j50.h: 16506: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f67j50.h: 16508: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f67j50.h: 16510: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f67j50.h: 16512: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f67j50.h: 16514: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f67j50.h: 16516: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f67j50.h: 16518: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f67j50.h: 16520: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f67j50.h: 16522: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f67j50.h: 16524: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f67j50.h: 16526: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f67j50.h: 16528: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f67j50.h: 16530: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f67j50.h: 16532: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f67j50.h: 16534: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f67j50.h: 16536: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f67j50.h: 16538: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f67j50.h: 16540: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f67j50.h: 16542: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f67j50.h: 16544: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f67j50.h: 16546: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f67j50.h: 16548: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f67j50.h: 16550: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f67j50.h: 16552: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f67j50.h: 16554: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f67j50.h: 16556: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f67j50.h: 16558: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f67j50.h: 16560: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f67j50.h: 16562: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f67j50.h: 16564: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f67j50.h: 16566: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f67j50.h: 16568: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f67j50.h: 16570: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f67j50.h: 16572: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f67j50.h: 16574: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f67j50.h: 16576: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f67j50.h: 16578: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f67j50.h: 16580: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f67j50.h: 16582: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f67j50.h: 16584: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f67j50.h: 16586: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f67j50.h: 16588: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f67j50.h: 16590: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f67j50.h: 16592: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f67j50.h: 16594: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f67j50.h: 16596: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f67j50.h: 16598: extern volatile __bit __attribute__((__deprecated__)) EVPOL0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic18f67j50.h: 16600: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic18f67j50.h: 16602: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f67j50.h: 16604: extern volatile __bit __attribute__((__deprecated__)) EVPOL1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic18f67j50.h: 16606: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic18f67j50.h: 16608: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f67j50.h: 16610: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f67j50.h: 16612: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f67j50.h: 16614: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f67j50.h: 16616: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f67j50.h: 16618: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f67j50.h: 16620: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f67j50.h: 16622: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f67j50.h: 16624: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f67j50.h: 16626: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f67j50.h: 16628: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f67j50.h: 16630: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f67j50.h: 16632: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f67j50.h: 16634: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f67j50.h: 16636: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f67j50.h: 16638: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f67j50.h: 16640: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f67j50.h: 16642: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f67j50.h: 16644: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f67j50.h: 16646: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f67j50.h: 16648: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f67j50.h: 16650: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67j50.h: 16652: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67j50.h: 16654: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67j50.h: 16656: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f67j50.h: 16658: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16660: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16662: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16664: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16666: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 16668: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 16670: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 16672: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f67j50.h: 16674: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f67j50.h: 16676: extern volatile __bit IB0F @ (((unsigned) &PMSTATH)*8) + 0;
[; ;pic18f67j50.h: 16678: extern volatile __bit IB1F @ (((unsigned) &PMSTATH)*8) + 1;
[; ;pic18f67j50.h: 16680: extern volatile __bit IB2F @ (((unsigned) &PMSTATH)*8) + 2;
[; ;pic18f67j50.h: 16682: extern volatile __bit IB3F @ (((unsigned) &PMSTATH)*8) + 3;
[; ;pic18f67j50.h: 16684: extern volatile __bit IBF @ (((unsigned) &PMSTATH)*8) + 7;
[; ;pic18f67j50.h: 16686: extern volatile __bit IBOV @ (((unsigned) &PMSTATH)*8) + 6;
[; ;pic18f67j50.h: 16688: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f67j50.h: 16690: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f67j50.h: 16692: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f67j50.h: 16694: extern volatile __bit INCM0 @ (((unsigned) &PMMODEH)*8) + 3;
[; ;pic18f67j50.h: 16696: extern volatile __bit INCM1 @ (((unsigned) &PMMODEH)*8) + 4;
[; ;pic18f67j50.h: 16698: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f67j50.h: 16700: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f67j50.h: 16702: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f67j50.h: 16704: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f67j50.h: 16706: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f67j50.h: 16708: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f67j50.h: 16710: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f67j50.h: 16712: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f67j50.h: 16714: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f67j50.h: 16716: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f67j50.h: 16718: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f67j50.h: 16720: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f67j50.h: 16722: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f67j50.h: 16724: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f67j50.h: 16726: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f67j50.h: 16728: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f67j50.h: 16730: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f67j50.h: 16732: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f67j50.h: 16734: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f67j50.h: 16736: extern volatile __bit INT3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67j50.h: 16738: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f67j50.h: 16740: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f67j50.h: 16742: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f67j50.h: 16744: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f67j50.h: 16746: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f67j50.h: 16748: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f67j50.h: 16750: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f67j50.h: 16752: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f67j50.h: 16754: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f67j50.h: 16756: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f67j50.h: 16758: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f67j50.h: 16760: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f67j50.h: 16762: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f67j50.h: 16764: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f67j50.h: 16766: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f67j50.h: 16768: extern volatile __bit IRQM0 @ (((unsigned) &PMMODEH)*8) + 5;
[; ;pic18f67j50.h: 16770: extern volatile __bit IRQM1 @ (((unsigned) &PMMODEH)*8) + 6;
[; ;pic18f67j50.h: 16772: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f67j50.h: 16774: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f67j50.h: 16776: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f67j50.h: 16778: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f67j50.h: 16780: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f67j50.h: 16782: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f67j50.h: 16784: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f67j50.h: 16786: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f67j50.h: 16788: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f67j50.h: 16790: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f67j50.h: 16792: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f67j50.h: 16794: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f67j50.h: 16796: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f67j50.h: 16798: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f67j50.h: 16800: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f67j50.h: 16802: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f67j50.h: 16804: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f67j50.h: 16806: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f67j50.h: 16808: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f67j50.h: 16810: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f67j50.h: 16812: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f67j50.h: 16814: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f67j50.h: 16816: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f67j50.h: 16818: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f67j50.h: 16820: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f67j50.h: 16822: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f67j50.h: 16824: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f67j50.h: 16826: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f67j50.h: 16828: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f67j50.h: 16830: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f67j50.h: 16832: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f67j50.h: 16834: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f67j50.h: 16836: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f67j50.h: 16838: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f67j50.h: 16840: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f67j50.h: 16842: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f67j50.h: 16844: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f67j50.h: 16846: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f67j50.h: 16848: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f67j50.h: 16850: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f67j50.h: 16852: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f67j50.h: 16854: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f67j50.h: 16856: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f67j50.h: 16858: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f67j50.h: 16860: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f67j50.h: 16862: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f67j50.h: 16864: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f67j50.h: 16866: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f67j50.h: 16868: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f67j50.h: 16870: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f67j50.h: 16872: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f67j50.h: 16874: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f67j50.h: 16876: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f67j50.h: 16878: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f67j50.h: 16880: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f67j50.h: 16882: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f67j50.h: 16884: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f67j50.h: 16886: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f67j50.h: 16888: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f67j50.h: 16890: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f67j50.h: 16892: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f67j50.h: 16894: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f67j50.h: 16896: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f67j50.h: 16898: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f67j50.h: 16900: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f67j50.h: 16902: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f67j50.h: 16904: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f67j50.h: 16906: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f67j50.h: 16908: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f67j50.h: 16910: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f67j50.h: 16912: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f67j50.h: 16914: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f67j50.h: 16916: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f67j50.h: 16918: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f67j50.h: 16920: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f67j50.h: 16922: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f67j50.h: 16924: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f67j50.h: 16926: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f67j50.h: 16928: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f67j50.h: 16930: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f67j50.h: 16932: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f67j50.h: 16934: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f67j50.h: 16936: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f67j50.h: 16938: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f67j50.h: 16940: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f67j50.h: 16942: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f67j50.h: 16944: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f67j50.h: 16946: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f67j50.h: 16948: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f67j50.h: 16950: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f67j50.h: 16952: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f67j50.h: 16954: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f67j50.h: 16956: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f67j50.h: 16958: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f67j50.h: 16960: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f67j50.h: 16962: extern volatile __bit LF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic18f67j50.h: 16964: extern volatile __bit LF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic18f67j50.h: 16966: extern volatile __bit LF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic18f67j50.h: 16968: extern volatile __bit LF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic18f67j50.h: 16970: extern volatile __bit LF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic18f67j50.h: 16972: extern volatile __bit LF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic18f67j50.h: 16974: extern volatile __bit LG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic18f67j50.h: 16976: extern volatile __bit LG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic18f67j50.h: 16978: extern volatile __bit LG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic18f67j50.h: 16980: extern volatile __bit LG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic18f67j50.h: 16982: extern volatile __bit LG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic18f67j50.h: 16984: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f67j50.h: 16986: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f67j50.h: 16988: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67j50.h: 16990: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f67j50.h: 16992: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f67j50.h: 16994: extern volatile __bit MODE0 @ (((unsigned) &PMMODEH)*8) + 0;
[; ;pic18f67j50.h: 16996: extern volatile __bit MODE1 @ (((unsigned) &PMMODEH)*8) + 1;
[; ;pic18f67j50.h: 16998: extern volatile __bit MODE16 @ (((unsigned) &PMMODEH)*8) + 2;
[; ;pic18f67j50.h: 17000: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f67j50.h: 17002: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f67j50.h: 17004: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f67j50.h: 17006: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f67j50.h: 17008: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f67j50.h: 17010: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f67j50.h: 17012: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f67j50.h: 17014: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f67j50.h: 17016: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f67j50.h: 17018: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f67j50.h: 17020: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f67j50.h: 17022: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f67j50.h: 17024: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f67j50.h: 17026: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f67j50.h: 17028: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f67j50.h: 17030: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f67j50.h: 17032: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f67j50.h: 17034: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f67j50.h: 17036: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 17038: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 17040: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f67j50.h: 17042: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f67j50.h: 17044: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f67j50.h: 17046: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f67j50.h: 17048: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f67j50.h: 17050: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f67j50.h: 17052: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f67j50.h: 17054: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67j50.h: 17056: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67j50.h: 17058: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f67j50.h: 17060: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67j50.h: 17062: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17064: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17066: extern volatile __bit OB0E @ (((unsigned) &PMSTATL)*8) + 0;
[; ;pic18f67j50.h: 17068: extern volatile __bit OB1E @ (((unsigned) &PMSTATL)*8) + 1;
[; ;pic18f67j50.h: 17070: extern volatile __bit OB2E @ (((unsigned) &PMSTATL)*8) + 2;
[; ;pic18f67j50.h: 17072: extern volatile __bit OB3E @ (((unsigned) &PMSTATL)*8) + 3;
[; ;pic18f67j50.h: 17074: extern volatile __bit OBE @ (((unsigned) &PMSTATL)*8) + 7;
[; ;pic18f67j50.h: 17076: extern volatile __bit OBUF @ (((unsigned) &PMSTATL)*8) + 6;
[; ;pic18f67j50.h: 17078: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f67j50.h: 17080: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f67j50.h: 17082: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f67j50.h: 17084: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f67j50.h: 17086: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f67j50.h: 17088: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f67j50.h: 17090: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f67j50.h: 17092: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f67j50.h: 17094: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f67j50.h: 17096: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f67j50.h: 17098: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f67j50.h: 17100: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f67j50.h: 17102: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f67j50.h: 17104: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f67j50.h: 17106: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f67j50.h: 17108: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f67j50.h: 17110: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f67j50.h: 17112: extern volatile __bit P1M0 @ (((unsigned) &ECCP1CON)*8) + 6;
[; ;pic18f67j50.h: 17114: extern volatile __bit P1M1 @ (((unsigned) &ECCP1CON)*8) + 7;
[; ;pic18f67j50.h: 17116: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f67j50.h: 17118: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f67j50.h: 17120: extern volatile __bit P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f67j50.h: 17122: extern volatile __bit P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f67j50.h: 17124: extern volatile __bit P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f67j50.h: 17126: extern volatile __bit P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f67j50.h: 17128: extern volatile __bit P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f67j50.h: 17130: extern volatile __bit P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f67j50.h: 17132: extern volatile __bit P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f67j50.h: 17134: extern volatile __bit P2M0 @ (((unsigned) &ECCP2CON)*8) + 6;
[; ;pic18f67j50.h: 17136: extern volatile __bit P2M1 @ (((unsigned) &ECCP2CON)*8) + 7;
[; ;pic18f67j50.h: 17138: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f67j50.h: 17140: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f67j50.h: 17142: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f67j50.h: 17144: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f67j50.h: 17146: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f67j50.h: 17148: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f67j50.h: 17150: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f67j50.h: 17152: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f67j50.h: 17154: extern volatile __bit P3M0 @ (((unsigned) &ECCP3CON)*8) + 6;
[; ;pic18f67j50.h: 17156: extern volatile __bit P3M1 @ (((unsigned) &ECCP3CON)*8) + 7;
[; ;pic18f67j50.h: 17158: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f67j50.h: 17160: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f67j50.h: 17162: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67j50.h: 17164: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67j50.h: 17166: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67j50.h: 17168: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67j50.h: 17170: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67j50.h: 17172: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67j50.h: 17174: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67j50.h: 17176: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67j50.h: 17178: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f67j50.h: 17180: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f67j50.h: 17182: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f67j50.h: 17184: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f67j50.h: 17186: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f67j50.h: 17188: extern volatile __bit PCFG13 @ (((unsigned) &ANCON1)*8) + 5;
[; ;pic18f67j50.h: 17190: extern volatile __bit PCFG14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f67j50.h: 17192: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f67j50.h: 17194: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f67j50.h: 17196: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f67j50.h: 17198: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f67j50.h: 17200: extern volatile __bit PCFG5 @ (((unsigned) &ANCON0)*8) + 5;
[; ;pic18f67j50.h: 17202: extern volatile __bit PCFG6 @ (((unsigned) &ANCON0)*8) + 6;
[; ;pic18f67j50.h: 17204: extern volatile __bit PCFG7 @ (((unsigned) &ANCON0)*8) + 7;
[; ;pic18f67j50.h: 17206: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f67j50.h: 17208: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f67j50.h: 17210: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f67j50.h: 17212: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67j50.h: 17214: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67j50.h: 17216: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f67j50.h: 17218: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67j50.h: 17220: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f67j50.h: 17222: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f67j50.h: 17224: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f67j50.h: 17226: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f67j50.h: 17228: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f67j50.h: 17230: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f67j50.h: 17232: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f67j50.h: 17234: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f67j50.h: 17236: extern volatile __bit PMA0 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f67j50.h: 17238: extern volatile __bit PMA1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f67j50.h: 17240: extern volatile __bit PMA10 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67j50.h: 17242: extern volatile __bit PMA11 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67j50.h: 17244: extern volatile __bit PMA12 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67j50.h: 17246: extern volatile __bit PMA13 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67j50.h: 17248: extern volatile __bit PMA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67j50.h: 17250: extern volatile __bit PMA3 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f67j50.h: 17252: extern volatile __bit PMA4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f67j50.h: 17254: extern volatile __bit PMA5 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67j50.h: 17256: extern volatile __bit PMA6 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f67j50.h: 17258: extern volatile __bit PMA7 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67j50.h: 17260: extern volatile __bit PMA8 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f67j50.h: 17262: extern volatile __bit PMA9 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67j50.h: 17264: extern volatile __bit PMBE @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67j50.h: 17266: extern volatile __bit PMCS1 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f67j50.h: 17268: extern volatile __bit PMCS2 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f67j50.h: 17270: extern volatile __bit PMD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f67j50.h: 17272: extern volatile __bit PMD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f67j50.h: 17274: extern volatile __bit PMD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f67j50.h: 17276: extern volatile __bit PMD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f67j50.h: 17278: extern volatile __bit PMD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f67j50.h: 17280: extern volatile __bit PMD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f67j50.h: 17282: extern volatile __bit PMD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f67j50.h: 17284: extern volatile __bit PMD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f67j50.h: 17286: extern volatile __bit PMPEN @ (((unsigned) &PMCONH)*8) + 7;
[; ;pic18f67j50.h: 17288: extern volatile __bit PMPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f67j50.h: 17290: extern volatile __bit PMPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f67j50.h: 17292: extern volatile __bit PMPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f67j50.h: 17294: extern volatile __bit PMPTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f67j50.h: 17296: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f67j50.h: 17298: extern volatile __bit PMRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67j50.h: 17300: extern volatile __bit PMWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67j50.h: 17302: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f67j50.h: 17304: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f67j50.h: 17306: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f67j50.h: 17308: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f67j50.h: 17310: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f67j50.h: 17312: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f67j50.h: 17314: extern volatile __bit PSIDL @ (((unsigned) &PMCONH)*8) + 5;
[; ;pic18f67j50.h: 17316: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f67j50.h: 17318: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f67j50.h: 17320: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f67j50.h: 17322: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f67j50.h: 17324: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f67j50.h: 17326: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f67j50.h: 17328: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f67j50.h: 17330: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f67j50.h: 17332: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f67j50.h: 17334: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f67j50.h: 17336: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f67j50.h: 17338: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f67j50.h: 17340: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f67j50.h: 17342: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f67j50.h: 17344: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f67j50.h: 17346: extern volatile __bit PTBEEN @ (((unsigned) &PMCONH)*8) + 2;
[; ;pic18f67j50.h: 17348: extern volatile __bit PTEN0 @ (((unsigned) &PMEL)*8) + 0;
[; ;pic18f67j50.h: 17350: extern volatile __bit PTEN1 @ (((unsigned) &PMEL)*8) + 1;
[; ;pic18f67j50.h: 17352: extern volatile __bit PTEN10 @ (((unsigned) &PMEH)*8) + 2;
[; ;pic18f67j50.h: 17354: extern volatile __bit PTEN11 @ (((unsigned) &PMEH)*8) + 3;
[; ;pic18f67j50.h: 17356: extern volatile __bit PTEN12 @ (((unsigned) &PMEH)*8) + 4;
[; ;pic18f67j50.h: 17358: extern volatile __bit PTEN13 @ (((unsigned) &PMEH)*8) + 5;
[; ;pic18f67j50.h: 17360: extern volatile __bit PTEN14 @ (((unsigned) &PMEH)*8) + 6;
[; ;pic18f67j50.h: 17362: extern volatile __bit PTEN15 @ (((unsigned) &PMEH)*8) + 7;
[; ;pic18f67j50.h: 17364: extern volatile __bit PTEN2 @ (((unsigned) &PMEL)*8) + 2;
[; ;pic18f67j50.h: 17366: extern volatile __bit PTEN3 @ (((unsigned) &PMEL)*8) + 3;
[; ;pic18f67j50.h: 17368: extern volatile __bit PTEN4 @ (((unsigned) &PMEL)*8) + 4;
[; ;pic18f67j50.h: 17370: extern volatile __bit PTEN5 @ (((unsigned) &PMEL)*8) + 5;
[; ;pic18f67j50.h: 17372: extern volatile __bit PTEN6 @ (((unsigned) &PMEL)*8) + 6;
[; ;pic18f67j50.h: 17374: extern volatile __bit PTEN7 @ (((unsigned) &PMEL)*8) + 7;
[; ;pic18f67j50.h: 17376: extern volatile __bit PTEN8 @ (((unsigned) &PMEH)*8) + 0;
[; ;pic18f67j50.h: 17378: extern volatile __bit PTEN9 @ (((unsigned) &PMEH)*8) + 1;
[; ;pic18f67j50.h: 17380: extern volatile __bit PTRDEN @ (((unsigned) &PMCONH)*8) + 0;
[; ;pic18f67j50.h: 17382: extern volatile __bit PTWREN @ (((unsigned) &PMCONH)*8) + 1;
[; ;pic18f67j50.h: 17384: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f67j50.h: 17386: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f67j50.h: 17388: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f67j50.h: 17390: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f67j50.h: 17392: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f67j50.h: 17394: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f67j50.h: 17396: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f67j50.h: 17398: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f67j50.h: 17400: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f67j50.h: 17402: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f67j50.h: 17404: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f67j50.h: 17406: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f67j50.h: 17408: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f67j50.h: 17410: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f67j50.h: 17412: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f67j50.h: 17414: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f67j50.h: 17416: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f67j50.h: 17418: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f67j50.h: 17420: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f67j50.h: 17422: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f67j50.h: 17424: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f67j50.h: 17426: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67j50.h: 17428: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f67j50.h: 17430: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f67j50.h: 17432: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f67j50.h: 17434: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f67j50.h: 17436: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f67j50.h: 17438: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f67j50.h: 17440: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f67j50.h: 17442: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f67j50.h: 17444: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f67j50.h: 17446: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f67j50.h: 17448: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f67j50.h: 17450: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f67j50.h: 17452: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f67j50.h: 17454: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f67j50.h: 17456: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f67j50.h: 17458: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67j50.h: 17460: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f67j50.h: 17462: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f67j50.h: 17464: extern volatile __bit __attribute__((__deprecated__)) RCIDL @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f67j50.h: 17466: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f67j50.h: 17468: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f67j50.h: 17470: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f67j50.h: 17472: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f67j50.h: 17474: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f67j50.h: 17476: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f67j50.h: 17478: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f67j50.h: 17480: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f67j50.h: 17482: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f67j50.h: 17484: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f67j50.h: 17486: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f67j50.h: 17488: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f67j50.h: 17490: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f67j50.h: 17492: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f67j50.h: 17494: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f67j50.h: 17496: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f67j50.h: 17498: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67j50.h: 17500: extern volatile __bit RDPU @ (((unsigned) &PORTG)*8) + 7;
[; ;pic18f67j50.h: 17502: extern volatile __bit RDSP @ (((unsigned) &PMCONL)*8) + 0;
[; ;pic18f67j50.h: 17504: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f67j50.h: 17506: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67j50.h: 17508: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f67j50.h: 17510: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67j50.h: 17512: extern volatile __bit __attribute__((__deprecated__)) RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f67j50.h: 17514: extern volatile __bit __attribute__((__deprecated__)) RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f67j50.h: 17516: extern volatile __bit __attribute__((__deprecated__)) RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f67j50.h: 17518: extern volatile __bit __attribute__((__deprecated__)) RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f67j50.h: 17520: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17522: extern volatile __bit REFO @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f67j50.h: 17524: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f67j50.h: 17526: extern volatile __bit REPU @ (((unsigned) &PORTG)*8) + 6;
[; ;pic18f67j50.h: 17528: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f67j50.h: 17530: extern volatile __bit __attribute__((__deprecated__)) RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic18f67j50.h: 17532: extern volatile __bit __attribute__((__deprecated__)) RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic18f67j50.h: 17534: extern volatile __bit __attribute__((__deprecated__)) RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic18f67j50.h: 17536: extern volatile __bit __attribute__((__deprecated__)) RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic18f67j50.h: 17538: extern volatile __bit __attribute__((__deprecated__)) RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic18f67j50.h: 17540: extern volatile __bit __attribute__((__deprecated__)) RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f67j50.h: 17542: extern volatile __bit __attribute__((__deprecated__)) RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic18f67j50.h: 17544: extern volatile __bit __attribute__((__deprecated__)) RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67j50.h: 17546: extern volatile __bit __attribute__((__deprecated__)) RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f67j50.h: 17548: extern volatile __bit __attribute__((__deprecated__)) RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic18f67j50.h: 17550: extern volatile __bit __attribute__((__deprecated__)) RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic18f67j50.h: 17552: extern volatile __bit RG6 @ (((unsigned) &PORTG)*8) + 6;
[; ;pic18f67j50.h: 17554: extern volatile __bit RG7 @ (((unsigned) &PORTG)*8) + 7;
[; ;pic18f67j50.h: 17556: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f67j50.h: 17558: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f67j50.h: 17560: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f67j50.h: 17562: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f67j50.h: 17564: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f67j50.h: 17566: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f67j50.h: 17568: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f67j50.h: 17570: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f67j50.h: 17572: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f67j50.h: 17574: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67j50.h: 17576: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f67j50.h: 17578: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f67j50.h: 17580: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67j50.h: 17582: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f67j50.h: 17584: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17586: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f67j50.h: 17588: extern volatile __bit RX2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic18f67j50.h: 17590: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f67j50.h: 17592: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f67j50.h: 17594: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f67j50.h: 17596: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f67j50.h: 17598: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f67j50.h: 17600: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f67j50.h: 17602: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f67j50.h: 17604: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67j50.h: 17606: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f67j50.h: 17608: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f67j50.h: 17610: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f67j50.h: 17612: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f67j50.h: 17614: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f67j50.h: 17616: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f67j50.h: 17618: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17620: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17622: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 17624: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f67j50.h: 17626: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f67j50.h: 17628: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f67j50.h: 17630: extern volatile __bit __attribute__((__deprecated__)) SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f67j50.h: 17632: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f67j50.h: 17634: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f67j50.h: 17636: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f67j50.h: 17638: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f67j50.h: 17640: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f67j50.h: 17642: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f67j50.h: 17644: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f67j50.h: 17646: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f67j50.h: 17648: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f67j50.h: 17650: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f67j50.h: 17652: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f67j50.h: 17654: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f67j50.h: 17656: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f67j50.h: 17658: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f67j50.h: 17660: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f67j50.h: 17662: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f67j50.h: 17664: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f67j50.h: 17666: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f67j50.h: 17668: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f67j50.h: 17670: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f67j50.h: 17672: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f67j50.h: 17674: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f67j50.h: 17676: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f67j50.h: 17678: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f67j50.h: 17680: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f67j50.h: 17682: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f67j50.h: 17684: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f67j50.h: 17686: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f67j50.h: 17688: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f67j50.h: 17690: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f67j50.h: 17692: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f67j50.h: 17694: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f67j50.h: 17696: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f67j50.h: 17698: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f67j50.h: 17700: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f67j50.h: 17702: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f67j50.h: 17704: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f67j50.h: 17706: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f67j50.h: 17708: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f67j50.h: 17710: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f67j50.h: 17712: extern volatile __bit SS @ (((unsigned) &PORTF)*8) + 7;
[; ;pic18f67j50.h: 17714: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f67j50.h: 17716: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f67j50.h: 17718: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f67j50.h: 17720: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f67j50.h: 17722: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f67j50.h: 17724: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f67j50.h: 17726: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f67j50.h: 17728: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f67j50.h: 17730: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f67j50.h: 17732: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f67j50.h: 17734: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f67j50.h: 17736: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f67j50.h: 17738: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f67j50.h: 17740: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f67j50.h: 17742: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f67j50.h: 17744: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f67j50.h: 17746: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f67j50.h: 17748: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f67j50.h: 17750: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f67j50.h: 17752: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f67j50.h: 17754: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f67j50.h: 17756: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f67j50.h: 17758: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f67j50.h: 17760: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f67j50.h: 17762: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f67j50.h: 17764: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f67j50.h: 17766: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f67j50.h: 17768: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f67j50.h: 17770: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f67j50.h: 17772: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f67j50.h: 17774: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f67j50.h: 17776: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f67j50.h: 17778: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f67j50.h: 17780: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f67j50.h: 17782: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f67j50.h: 17784: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f67j50.h: 17786: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f67j50.h: 17788: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f67j50.h: 17790: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f67j50.h: 17792: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f67j50.h: 17794: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f67j50.h: 17796: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f67j50.h: 17798: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f67j50.h: 17800: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f67j50.h: 17802: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f67j50.h: 17804: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f67j50.h: 17806: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f67j50.h: 17808: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f67j50.h: 17810: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f67j50.h: 17812: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f67j50.h: 17814: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f67j50.h: 17816: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f67j50.h: 17818: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f67j50.h: 17820: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f67j50.h: 17822: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f67j50.h: 17824: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f67j50.h: 17826: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f67j50.h: 17828: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f67j50.h: 17830: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f67j50.h: 17832: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f67j50.h: 17834: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f67j50.h: 17836: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f67j50.h: 17838: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f67j50.h: 17840: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f67j50.h: 17842: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67j50.h: 17844: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f67j50.h: 17846: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f67j50.h: 17848: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f67j50.h: 17850: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f67j50.h: 17852: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f67j50.h: 17854: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67j50.h: 17856: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f67j50.h: 17858: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f67j50.h: 17860: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f67j50.h: 17862: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f67j50.h: 17864: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f67j50.h: 17866: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f67j50.h: 17868: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f67j50.h: 17870: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f67j50.h: 17872: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f67j50.h: 17874: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f67j50.h: 17876: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67j50.h: 17878: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f67j50.h: 17880: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67j50.h: 17882: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f67j50.h: 17884: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f67j50.h: 17886: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f67j50.h: 17888: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f67j50.h: 17890: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f67j50.h: 17892: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f67j50.h: 17894: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f67j50.h: 17896: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f67j50.h: 17898: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f67j50.h: 17900: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f67j50.h: 17902: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f67j50.h: 17904: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f67j50.h: 17906: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f67j50.h: 17908: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f67j50.h: 17910: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f67j50.h: 17912: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f67j50.h: 17914: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f67j50.h: 17916: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f67j50.h: 17918: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f67j50.h: 17920: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f67j50.h: 17922: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f67j50.h: 17924: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f67j50.h: 17926: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f67j50.h: 17928: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f67j50.h: 17930: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f67j50.h: 17932: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f67j50.h: 17934: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f67j50.h: 17936: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f67j50.h: 17938: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f67j50.h: 17940: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f67j50.h: 17942: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f67j50.h: 17944: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f67j50.h: 17946: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f67j50.h: 17948: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f67j50.h: 17950: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f67j50.h: 17952: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f67j50.h: 17954: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f67j50.h: 17956: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f67j50.h: 17958: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f67j50.h: 17960: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f67j50.h: 17962: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f67j50.h: 17964: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f67j50.h: 17966: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f67j50.h: 17968: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f67j50.h: 17970: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f67j50.h: 17972: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f67j50.h: 17974: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f67j50.h: 17976: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f67j50.h: 17978: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f67j50.h: 17980: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f67j50.h: 17982: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f67j50.h: 17984: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f67j50.h: 17986: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f67j50.h: 17988: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f67j50.h: 17990: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f67j50.h: 17992: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f67j50.h: 17994: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f67j50.h: 17996: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f67j50.h: 17998: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f67j50.h: 18000: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f67j50.h: 18002: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f67j50.h: 18004: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f67j50.h: 18006: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f67j50.h: 18008: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f67j50.h: 18010: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic18f67j50.h: 18012: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f67j50.h: 18014: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f67j50.h: 18016: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f67j50.h: 18018: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f67j50.h: 18020: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic18f67j50.h: 18022: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic18f67j50.h: 18024: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic18f67j50.h: 18026: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic18f67j50.h: 18028: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic18f67j50.h: 18030: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic18f67j50.h: 18032: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic18f67j50.h: 18034: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic18f67j50.h: 18036: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic18f67j50.h: 18038: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic18f67j50.h: 18040: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic18f67j50.h: 18042: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f67j50.h: 18044: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f67j50.h: 18046: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f67j50.h: 18048: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f67j50.h: 18050: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f67j50.h: 18052: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f67j50.h: 18054: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f67j50.h: 18056: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f67j50.h: 18058: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f67j50.h: 18060: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f67j50.h: 18062: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f67j50.h: 18064: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f67j50.h: 18066: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f67j50.h: 18068: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f67j50.h: 18070: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f67j50.h: 18072: extern volatile __bit TX2 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic18f67j50.h: 18074: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67j50.h: 18076: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f67j50.h: 18078: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f67j50.h: 18080: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f67j50.h: 18082: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f67j50.h: 18084: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f67j50.h: 18086: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f67j50.h: 18088: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f67j50.h: 18090: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f67j50.h: 18092: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f67j50.h: 18094: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f67j50.h: 18096: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f67j50.h: 18098: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67j50.h: 18100: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f67j50.h: 18102: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f67j50.h: 18104: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f67j50.h: 18106: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f67j50.h: 18108: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f67j50.h: 18110: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f67j50.h: 18112: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f67j50.h: 18114: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f67j50.h: 18116: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f67j50.h: 18118: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f67j50.h: 18120: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f67j50.h: 18122: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f67j50.h: 18124: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f67j50.h: 18126: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f67j50.h: 18128: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f67j50.h: 18130: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f67j50.h: 18132: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f67j50.h: 18134: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f67j50.h: 18136: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f67j50.h: 18138: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f67j50.h: 18140: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f67j50.h: 18142: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f67j50.h: 18144: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f67j50.h: 18146: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f67j50.h: 18148: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f67j50.h: 18150: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f67j50.h: 18152: extern volatile __bit USART1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f67j50.h: 18154: extern volatile __bit USART2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f67j50.h: 18156: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f67j50.h: 18158: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f67j50.h: 18160: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f67j50.h: 18162: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f67j50.h: 18164: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f67j50.h: 18166: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f67j50.h: 18168: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f67j50.h: 18170: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f67j50.h: 18172: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f67j50.h: 18174: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f67j50.h: 18176: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f67j50.h: 18178: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f67j50.h: 18180: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f67j50.h: 18182: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f67j50.h: 18184: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f67j50.h: 18186: extern volatile __bit WAITB0 @ (((unsigned) &PMMODEL)*8) + 6;
[; ;pic18f67j50.h: 18188: extern volatile __bit WAITB1 @ (((unsigned) &PMMODEL)*8) + 7;
[; ;pic18f67j50.h: 18190: extern volatile __bit WAITE0 @ (((unsigned) &PMMODEL)*8) + 0;
[; ;pic18f67j50.h: 18192: extern volatile __bit WAITE1 @ (((unsigned) &PMMODEL)*8) + 1;
[; ;pic18f67j50.h: 18194: extern volatile __bit WAITM0 @ (((unsigned) &PMMODEL)*8) + 2;
[; ;pic18f67j50.h: 18196: extern volatile __bit WAITM1 @ (((unsigned) &PMMODEL)*8) + 3;
[; ;pic18f67j50.h: 18198: extern volatile __bit WAITM2 @ (((unsigned) &PMMODEL)*8) + 4;
[; ;pic18f67j50.h: 18200: extern volatile __bit WAITM3 @ (((unsigned) &PMMODEL)*8) + 5;
[; ;pic18f67j50.h: 18202: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f67j50.h: 18204: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f67j50.h: 18206: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f67j50.h: 18208: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f67j50.h: 18210: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f67j50.h: 18212: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f67j50.h: 18214: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f67j50.h: 18216: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f67j50.h: 18218: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f67j50.h: 18220: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f67j50.h: 18222: extern volatile __bit WRSP @ (((unsigned) &PMCONL)*8) + 1;
[; ;pic18f67j50.h: 18224: extern volatile __bit __attribute__((__deprecated__)) WUE @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f67j50.h: 18226: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f67j50.h: 18228: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f67j50.h: 18230: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f67j50.h: 18232: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 18234: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f67j50.h: 18236: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f67j50.h: 18238: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f67j50.h: 18240: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f67j50.h: 18242: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f67j50.h: 18244: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f67j50.h: 18246: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f67j50.h: 18248: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f67j50.h: 18250: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f67j50.h: 18252: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f67j50.h: 18254: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f67j50.h: 18256: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;Types.h: 273: typedef unsigned int bits;
[; ;Types.h: 274: typedef unsigned char byte;
[; ;Types.h: 275: typedef signed char INT8;
[; ;Types.h: 276: typedef signed short INT16;
[; ;Types.h: 277: typedef signed long INT32;
[; ;Types.h: 278: typedef unsigned char UINT8;
[; ;Types.h: 279: typedef unsigned short UINT16;
[; ;Types.h: 280: typedef unsigned long UINT32;
[; ;Types.h: 281: typedef UINT8 const CUINT8;
[; ;Types.h: 282: typedef UINT16 const CUINT16;
[; ;Types.h: 283: typedef UINT32 const CUINT32;
[; ;Types.h: 284: typedef INT16 * const INT16Ptr;
[; ;Types.h: 285: typedef UINT8 * UINT8Ptr;
[; ;Types.h: 286: typedef UINT16 * UINT16Ptr;
[; ;Types.h: 287: typedef UINT32 * UINT32Ptr;
[; ;Types.h: 288: typedef UINT8 * const CUINT8Ptr;
[; ;Types.h: 289: typedef UINT16 * const CUINT16Ptr;
[; ;Types.h: 290: typedef UINT32 * const CUINT32Ptr;
[; ;Types.h: 291: typedef UINT8 * PTR;
[; ;Types.h: 292: typedef char * str;
[; ;Types.h: 293: typedef char * const cstr;
[; ;Types.h: 294: typedef PTR const CPTR;
[; ;Types.h: 295: typedef PTR * PPTR;
[; ;Types.h: 296: typedef void *functPtr();
[; ;Types.h: 297: typedef void (*Function)();
[; ;Types.h: 304: typedef struct Byte Byte;
[; ;Types.h: 305: typedef Byte * BytePtr;
[; ;Types.h: 307: typedef struct Word Word;
[; ;Types.h: 308: typedef Word * WordPtr;
[; ;Types.h: 310: typedef union PortProperty PortProperty;
[; ;Types.h: 311: typedef PortProperty * PortPropertyPtr;
[; ;Types.h: 342: typedef enum
[; ;Types.h: 343: {
[; ;Types.h: 344: eHL = 0x0,
[; ;Types.h: 345: eLow = 0x1,
[; ;Types.h: 346: eHigh = 0x2,
[; ;Types.h: 347: eNone = 0x3
[; ;Types.h: 348: }ePinDrive;
[; ;Types.h: 349: typedef enum
[; ;Types.h: 350: {
[; ;Types.h: 351: ePinErrorNone,
[; ;Types.h: 352: ePinErrorCannotDriveHigh,
[; ;Types.h: 353: ePinErrorCannotDriveLow,
[; ;Types.h: 354: ePinErrorCannotDrive,
[; ;Types.h: 355: ePinErrorPinInput,
[; ;Types.h: 356: ePinErrorState
[; ;Types.h: 357: } ePinError;
[; ;Types.h: 359: typedef enum
[; ;Types.h: 360: {
[; ;Types.h: 361: ea=95,
[; ;Types.h: 362: eb= 124,
[; ;Types.h: 363: ec=88,
[; ;Types.h: 364: ed=94,
[; ;Types.h: 365: ee=123,
[; ;Types.h: 366: ef=113,
[; ;Types.h: 367: eg=111,
[; ;Types.h: 368: eh=116,
[; ;Types.h: 369: ei=4,
[; ;Types.h: 370: ej=14,
[; ;Types.h: 371: ek=122,
[; ;Types.h: 372: el=6,
[; ;Types.h: 373: em=20,
[; ;Types.h: 374: en=84,
[; ;Types.h: 375: eo=92,
[; ;Types.h: 376: ep=115,
[; ;Types.h: 377: eq=103,
[; ;Types.h: 378: er=80,
[; ;Types.h: 379: es=109,
[; ;Types.h: 380: et=120,
[; ;Types.h: 381: eu=28,
[; ;Types.h: 382: ev=98,
[; ;Types.h: 383: ew=42,
[; ;Types.h: 384: ex=100,
[; ;Types.h: 385: ey=110,
[; ;Types.h: 386: ez=91,
[; ;Types.h: 387: e0 = 0x3F,
[; ;Types.h: 388: e1 = 0x6,
[; ;Types.h: 389: e2 = 0x5B,
[; ;Types.h: 390: e3 = 0x4F,
[; ;Types.h: 391: e4 = 0x66,
[; ;Types.h: 392: e5 = 0x6D,
[; ;Types.h: 393: e6 = 0x7d,
[; ;Types.h: 394: e7 = 0x7,
[; ;Types.h: 395: e8 = 0x7F,
[; ;Types.h: 396: e9 = 0x6F,
[; ;Types.h: 397: eA = 0x77,
[; ;Types.h: 398: eB = 0x7F,
[; ;Types.h: 399: eC = 0x39,
[; ;Types.h: 400: eD = 0x3F,
[; ;Types.h: 401: eE = 0x79,
[; ;Types.h: 402: eF = 0x71,
[; ;Types.h: 403: eG = 0x3D,
[; ;Types.h: 404: eH = 0x76,
[; ;Types.h: 405: eI = 0x06,
[; ;Types.h: 406: eJ = 0x1E,
[; ;Types.h: 407: eK = 0x57,
[; ;Types.h: 408: eL = 0x38,
[; ;Types.h: 409: eM = 0x76,
[; ;Types.h: 410: eN = 0x76,
[; ;Types.h: 411: eO = 0x3F,
[; ;Types.h: 412: eP = 0x73,
[; ;Types.h: 413: eQ = 0x3F,
[; ;Types.h: 414: eR = 0x77,
[; ;Types.h: 415: eS = 0x6D,
[; ;Types.h: 416: eT = 0x31,
[; ;Types.h: 417: eU = 0x3E,
[; ;Types.h: 418: eV = 0x3E,
[; ;Types.h: 419: eW = 0x7E,
[; ;Types.h: 420: eX = 0x76,
[; ;Types.h: 421: eY = 0x66,
[; ;Types.h: 422: eZ = 0x5B,
[; ;Types.h: 423: eDot = 0x80
[; ;Types.h: 424: }SevenSegmentLetters;
[; ;Types.h: 426: struct Byte
[; ;Types.h: 427: {
[; ;Types.h: 428: union
[; ;Types.h: 429: {
[; ;Types.h: 430: UINT8 mBits;
[; ;Types.h: 433: struct
[; ;Types.h: 434: {
[; ;Types.h: 435: bits mBit0_3 : 4;
[; ;Types.h: 436: bits mBit4_7 : 4;
[; ;Types.h: 437: };
[; ;Types.h: 438: struct
[; ;Types.h: 439: {
[; ;Types.h: 440: bits : 1;
[; ;Types.h: 441: bits mBit1_4 : 4;
[; ;Types.h: 442: bits : 3;
[; ;Types.h: 443: };
[; ;Types.h: 444: struct
[; ;Types.h: 445: {
[; ;Types.h: 446: bits: 2;
[; ;Types.h: 447: bits mBit2_5 : 4;
[; ;Types.h: 448: bits: 2;
[; ;Types.h: 449: };
[; ;Types.h: 450: struct
[; ;Types.h: 451: {
[; ;Types.h: 452: bits: 3;
[; ;Types.h: 453: bits mBit3_6 : 4;
[; ;Types.h: 454: bits: 1;
[; ;Types.h: 455: };
[; ;Types.h: 458: struct
[; ;Types.h: 459: {
[; ;Types.h: 460: bits mBit0_2 : 3;
[; ;Types.h: 461: bits mBit3_5 : 3;
[; ;Types.h: 462: bits mBit6_7 : 2;
[; ;Types.h: 463: };
[; ;Types.h: 464: struct
[; ;Types.h: 465: {
[; ;Types.h: 466: bits: 1;
[; ;Types.h: 467: bits mBit1_3 : 3;
[; ;Types.h: 468: bits mBit4_6 : 3;
[; ;Types.h: 469: bits: 1;
[; ;Types.h: 470: };
[; ;Types.h: 471: struct
[; ;Types.h: 472: {
[; ;Types.h: 473: bits: 2;
[; ;Types.h: 474: bits mBit2_4 : 3;
[; ;Types.h: 475: bits mBit5_7 : 3;
[; ;Types.h: 476: };
[; ;Types.h: 479: struct
[; ;Types.h: 480: {
[; ;Types.h: 481: bits mBit0_1 : 2;
[; ;Types.h: 482: bits mBit2_3 : 2;
[; ;Types.h: 483: bits mBit4_5 : 2;
[; ;Types.h: 484: bits : 2;
[; ;Types.h: 485: };
[; ;Types.h: 486: struct
[; ;Types.h: 487: {
[; ;Types.h: 488: bits: 1;
[; ;Types.h: 489: bits mBit1_2 : 2;
[; ;Types.h: 490: bits mBit3_4 : 2;
[; ;Types.h: 491: bits mBit5_6 : 2;
[; ;Types.h: 492: bits : 1;
[; ;Types.h: 493: };
[; ;Types.h: 496: struct
[; ;Types.h: 497: {
[; ;Types.h: 498: bits mBit0 : 1;
[; ;Types.h: 499: bits mBit1 : 1;
[; ;Types.h: 500: bits mBit2 : 1;
[; ;Types.h: 501: bits mBit3 : 1;
[; ;Types.h: 502: bits mBit4 : 1;
[; ;Types.h: 503: bits mBit5 : 1;
[; ;Types.h: 504: bits mBit6 : 1;
[; ;Types.h: 505: bits mBit7 : 1;
[; ;Types.h: 506: };
[; ;Types.h: 507: };
[; ;Types.h: 508: };
[; ;Types.h: 509: struct Word
[; ;Types.h: 510: {
[; ;Types.h: 511: union
[; ;Types.h: 512: {
[; ;Types.h: 513: UINT16 mBits;
[; ;Types.h: 514: struct
[; ;Types.h: 515: {
[; ;Types.h: 516: Byte LS_Byte;
[; ;Types.h: 517: Byte MS_Byte;
[; ;Types.h: 518: };
[; ;Types.h: 519: struct
[; ;Types.h: 520: {
[; ;Types.h: 521: UINT8 L;
[; ;Types.h: 522: UINT8 H;
[; ;Types.h: 523: };
[; ;Types.h: 524: };
[; ;Types.h: 525: };
[; ;Types.h: 533: union PortProperty
[; ;Types.h: 534: {
[; ;Types.h: 535: UINT16 mWord;
[; ;Types.h: 536: Word mType;
[; ;Types.h: 537: };
[; ;Types.h: 546: void CopyBytes(PTR pSource, PTR pDestination, UINT16 pCount);
[; ;Types.h: 554: inline void Byte_SetZone(BytePtr pInput, UINT8 pMax, UINT8 pChunk, UINT8 pChunkSize, UINT8 pValue);
[; ;Types.h: 555: inline UINT8 Byte_GetZone(BytePtr pInput, UINT8 pMax, UINT8 pChunk, UINT8 pChunkSize);
[; ;Types.h: 557: void Byte_Init(BytePtr pInput);
[; ;Types.h: 559: void Byte_SetBit(BytePtr pInput, UINT8 pBit, UINT8 pValue);
[; ;Types.h: 560: UINT8 Byte_GetBit(BytePtr pInput, UINT8 pBit);
[; ;Types.h: 562: void Byte_SetPair(BytePtr pInput, UINT8 pPair, UINT8 pValue);
[; ;Types.h: 563: UINT8 Byte_GetPair(BytePtr pInput, UINT8 pPair);
[; ;Types.h: 565: void Byte_SetTriple(BytePtr pInput, UINT8 pTriple, UINT8 pValue);
[; ;Types.h: 566: UINT8 Byte_GetTriple(BytePtr pInput, UINT8 pTriple);
[; ;Types.h: 568: void Byte_SetQuad(BytePtr pInput, UINT8 pQuad, UINT8 pValue);
[; ;Types.h: 569: UINT8 Byte_GetQuad(BytePtr pInput, UINT8 pQuad);
[; ;Types.h: 571: void Byte_SetByte(BytePtr pInput, UINT8 pValue);
[; ;Types.h: 572: UINT8 Byte_GetByte(BytePtr pInput);
[; ;Types.h: 580: void Word_Init (WordPtr pInput);
[; ;Types.h: 582: void Word_SetBit (WordPtr pInput, UINT8 pBit, UINT8 pValue);
[; ;Types.h: 583: UINT8 Word_GetBit (WordPtr pInput, UINT8 pBit);
[; ;Types.h: 585: void Word_SetPair(WordPtr pInput, UINT8 pPair, UINT8 pValue);
[; ;Types.h: 586: UINT8 Word_GetPair(WordPtr pInput, UINT8 pPair);
[; ;Types.h: 588: void Word_SetQuad(WordPtr pInput, UINT8 pQuad, UINT8 pValue);
[; ;Types.h: 589: UINT8 Word_GetQuad(WordPtr pInput, UINT8 pQuad);
[; ;Types.h: 591: void Word_SetByte(WordPtr pInput, UINT8 pByte, UINT8 pValue);
[; ;Types.h: 592: UINT8 Word_GetByte(WordPtr pInput, UINT8 pByte);
[; ;Types.h: 594: void Word_SetWord(WordPtr pInput, UINT16 pValue);
[; ;Types.h: 595: UINT16 Word_GetWord(WordPtr pInput);
[; ;Types.h: 602: void PortProperty_Init(PortPropertyPtr pInput, ePinDrive pPinDrive[]);
[; ;Types.h: 604: ePinError PortProperty_Valid(PortPropertyPtr pInput, ePinDrive pPinDrive, UINT8 pPin);
[; ;Types.h: 606: void delay_ms(UINT16 ms);
[; ;Types.h: 607: void delay_us(UINT16 us);
[; ;Types.h: 609: char ToLower(char pCHR);
[; ;Types.h: 610: char ToUpper(char pCHR);
[; ;Types.h: 612: UINT8 ToSegment(char pCHR);
[; ;Types.h: 614: UINT8 IsNumber(char pCHR);
[; ;Types.h: 615: UINT8 IsLetter(char pCHR);
[; ;Types.h: 617: void swap(UINT8Ptr pA, UINT8Ptr pB);
[; ;Types.h: 618: void reverse(char * input , UINT16 length);
[; ;Types.h: 619: void itos(UINT16 input, char* destination);
[; ;Port.h: 19: typedef struct Port Port;
[; ;Port.h: 20: typedef Port * const PortPtr;
[; ;Port.h: 25: extern Port PortA, PortB, PortC, PortD, PortE, PortF, PortG;
[; ;Port.h: 30: typedef enum
[; ;Port.h: 31: {
[; ;Port.h: 32: eP0 = 0,
[; ;Port.h: 33: eP1 = 1,
[; ;Port.h: 34: eP2 = 2,
[; ;Port.h: 35: eP3 = 3,
[; ;Port.h: 36: eP4 = 4,
[; ;Port.h: 37: eP5 = 5,
[; ;Port.h: 38: eP6 = 6,
[; ;Port.h: 39: eP7 = 7
[; ;Port.h: 40: }ePin;
[; ;Port.h: 41: typedef enum
[; ;Port.h: 42: {
[; ;Port.h: 43: eP0_1 = 0,
[; ;Port.h: 44: eP2_3 = 1,
[; ;Port.h: 45: eP4_5 = 2,
[; ;Port.h: 46: eP6_7 = 3,
[; ;Port.h: 47: eP8_9 = 4,
[; ;Port.h: 48: eP10_11 = 5,
[; ;Port.h: 49: eP12_13 = 6,
[; ;Port.h: 50: eP14_15 = 7
[; ;Port.h: 51: }ePair;
[; ;Port.h: 52: typedef enum
[; ;Port.h: 53: {
[; ;Port.h: 54: eP0_2 = 0,
[; ;Port.h: 55: eP3_5 = 1,
[; ;Port.h: 56: eP4_6 = 2,
[; ;Port.h: 57: eP5_7 = 3
[; ;Port.h: 58: }eTriple;
[; ;Port.h: 59: typedef enum
[; ;Port.h: 60: {
[; ;Port.h: 61: eP0_3 = 0,
[; ;Port.h: 62: eP4_7 = 1,
[; ;Port.h: 63: eP8_11 = 2,
[; ;Port.h: 64: eP12_15 = 3,
[; ;Port.h: 65: eP16_19 = 4,
[; ;Port.h: 66: eP20_23 = 5,
[; ;Port.h: 67: eP24_27 = 6,
[; ;Port.h: 68: eP28_31 = 7
[; ;Port.h: 69: }eQuad;
[; ;Port.h: 74: typedef enum
[; ;Port.h: 75: {
[; ;Port.h: 76: ePortA,
[; ;Port.h: 77: ePortB,
[; ;Port.h: 78: ePortC,
[; ;Port.h: 79: ePortD,
[; ;Port.h: 80: ePortE,
[; ;Port.h: 81: ePortF,
[; ;Port.h: 82: ePortG
[; ;Port.h: 83: }ePort;
[; ;Port.h: 88: typedef enum
[; ;Port.h: 89: {
[; ;Port.h: 90: eTypeInput = 0,
[; ;Port.h: 91: eTypeOutputOpenDrain = 1,
[; ;Port.h: 92: eTypeOutputOpenSource = 2,
[; ;Port.h: 93: eTypeOutputPushPull = 3
[; ;Port.h: 94: }ePinType;
[; ;Port.h: 99: struct Port
[; ;Port.h: 100: {
[; ;Port.h: 101: PortPropertyPtr mProperties;
[; ;Port.h: 102: Byte* mDirection;
[; ;Port.h: 103: Byte* mOutput;
[; ;Port.h: 104: Byte* mInput;
[; ;Port.h: 105: Word mType;
[; ;Port.h: 106: };
[; ;Port.h: 108: PortPropertyPtr GetPortProperties(ePort pInput);
[; ;Port.h: 109: BytePtr GetPortPORT(ePort pInput);
[; ;Port.h: 110: BytePtr GetPortTRIS(ePort pInput);
[; ;Port.h: 111: BytePtr GetPortLAT(ePort pInput);
[; ;Port.h: 114: ePinError Port_CheckPairType(PortPtr pInput, ePair pPair, ePinDrive pDrive);
[; ;Port.h: 115: ePinError Port_CheckQuadType(PortPtr pInput, eQuad pQuad, ePinDrive pDrive);
[; ;Port.h: 116: ePinError Port_CheckPortType(PortPtr pInput, ePinDrive pDrive);
[; ;Port.h: 119: void Port_Init (PortPtr pInput, ePort pPort);
[; ;Port.h: 121: ePinError Port_SetPinType (PortPtr pInput, ePin pPin, ePinType pType);
[; ;Port.h: 122: void Port_SetPin (PortPtr pInput, ePin pPin, UINT8 pValue);
[; ;Port.h: 123: UINT8 Port_GetPin (PortPtr pInput, ePin pPin);
[; ;Port.h: 124: void Port_TogglePin (PortPtr pInput, ePin pPin);
[; ;Port.h: 126: ePinError Port_SetPairType(PortPtr pInput, ePair pPair, ePinType pType);
[; ;Port.h: 127: void Port_SetPair (PortPtr pInput, ePair pPair, UINT8 pValue);
[; ;Port.h: 128: UINT8 Port_GetPair (PortPtr pInput, ePair pPair);
[; ;Port.h: 129: void Port_TogglePair (PortPtr pInput, ePair pPair);
[; ;Port.h: 131: ePinError Port_SetQuadType(PortPtr pInput, eQuad pQuad, ePinType pType);
[; ;Port.h: 132: void Port_SetQuad (PortPtr pInput, eQuad pQuad, UINT8 pValue);
[; ;Port.h: 133: UINT8 Port_GetQuad (PortPtr pInput, eQuad pQuad);
[; ;Port.h: 134: void Port_ToggleQuad (PortPtr pInput, eQuad pQuad);
[; ;Port.h: 136: ePinError Port_SetType (PortPtr pInput, ePinType pType);
[; ;Port.h: 137: void Port_Set (PortPtr pInput, UINT8 pValue);
[; ;Port.h: 138: UINT8 Port_Get (PortPtr pInput);
[; ;Port.h: 139: void Port_Toggle (PortPtr pInput);
[; ;I2C.h: 16: extern Port PortA, PortB, PortC, PortD, PortE, PortF, PortG;
[; ;I2C.h: 17: typedef enum
[; ;I2C.h: 18: {
[; ;I2C.h: 19: eI2C_Idle = 0x00,
[; ;I2C.h: 22: eI2C_WriteStart = 0x01,
[; ;I2C.h: 23: eI2C_WriteWaitClearFlag = 0x02,
[; ;I2C.h: 24: eI2C_WriteAddress = 0x03,
[; ;I2C.h: 25: eI2C_WriteCheckAddressACK = 0x04,
[; ;I2C.h: 26: eI2C_WriteAddrClearFlag = 0x05,
[; ;I2C.h: 27: eI2C_WriteRestart = 0x06,
[; ;I2C.h: 28: eI2C_WriteData = 0x07,
[; ;I2C.h: 29: eI2C_WriteDataCheckACK = 0x08,
[; ;I2C.h: 30: eI2C_WriteDataClearFlag = 0x09,
[; ;I2C.h: 31: eI2C_WriteStop = 0x0A,
[; ;I2C.h: 32: eI2C_WriteStopClearFlag = 0x0B,
[; ;I2C.h: 35: eI2C_ReadStart = 0x10,
[; ;I2C.h: 36: eI2C_ReadRestart = 0x20,
[; ;I2C.h: 37: eI2C_ReadWaitClearFlag = 0x30,
[; ;I2C.h: 38: eI2C_ReadAddress = 0x40,
[; ;I2C.h: 39: eI2C_ReadCheckAddressACK = 0x50,
[; ;I2C.h: 40: eI2C_ReadAddrClearFlag = 0x60,
[; ;I2C.h: 41: eI2C_ReadData = 0x70,
[; ;I2C.h: 42: eI2C_ReadDataCheckACK = 0x80,
[; ;I2C.h: 43: eI2C_ReadDataClearFlag = 0x90,
[; ;I2C.h: 44: eI2C_ReadStop = 0xA0,
[; ;I2C.h: 45: eI2C_ReadStopClearFlag = 0xB0,
[; ;I2C.h: 47: } eI2CState;
[; ;I2C.h: 48: typedef enum
[; ;I2C.h: 49: {
[; ;I2C.h: 50: eI2C_NACK = 0,
[; ;I2C.h: 51: eI2C_ACK = 1
[; ;I2C.h: 52: } eI2C_ACKType;
[; ;I2C.h: 55: typedef struct I2CT I2CT;
[; ;I2C.h: 56: typedef I2CT * const I2CTPtr;
[; ;I2C.h: 58: struct I2CT
[; ;I2C.h: 59: {
[; ;I2C.h: 60: UINT8 mAddress;
[; ;I2C.h: 61: UINT8Ptr mData;
[; ;I2C.h: 62: UINT8 mIndex;
[; ;I2C.h: 63: UINT8 mCount;
[; ;I2C.h: 64: eI2CState mState;
[; ;I2C.h: 65: };
[; ;I2C.h: 67: bool I2CT_Init(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount);
[; ;I2C.h: 69: bool I2CT_InitR(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount);
[; ;I2C.h: 71: bool I2CT_InitW(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount);
[; ;I2C.h: 73: void I2CT_Reset(I2CTPtr pInput);
[; ;I2C.h: 75: bool I2CT_Get(I2CTPtr pInput, UINT8Ptr pOutput);
[; ;I2C.h: 76: bool I2CT_Put(I2CTPtr pInput, UINT8 pValue);
[; ;I2C.h: 78: bool I2CT_At(I2CTPtr pInput, UINT8 pIndex, UINT8Ptr pOutput);
[; ;I2C.h: 80: inline bool I2CT_IsRead(I2CTPtr pInput);
[; ;I2C.h: 82: inline bool I2CT_IsWrite(I2CTPtr pInput);
[; ;I2C.h: 84: bool I2CT_Next(I2CTPtr pInput);
[; ;I2C.h: 86: bool I2CT_Continue(I2CTPtr pInput);
[; ;I2C.h: 88: bool I2CT_Stop(I2CTPtr pInput);
[; ;I2C.h: 90: inline UINT8 I2CT_WAddress(I2CTPtr pInput);
[; ;I2C.h: 92: inline UINT8 I2CT_RAddress(I2CTPtr pInput);
[; ;I2C.h: 96: typedef enum
[; ;I2C.h: 97: {
[; ;I2C.h: 98: eI2C_HighSpeed = 1,
[; ;I2C.h: 99: eI2C_LowSpeed = 0
[; ;I2C.h: 100: } eI2C_Speed;
[; ;I2C.h: 101: typedef enum
[; ;I2C.h: 102: {
[; ;I2C.h: 103: eI2C_Ch1,
[; ;I2C.h: 104: eI2C_Ch2
[; ;I2C.h: 105: } eI2C_Channel;
[; ;I2C.h: 106: typedef enum
[; ;I2C.h: 107: {
[; ;I2C.h: 108: eI2C_Slave10bitISR = 0b1111,
[; ;I2C.h: 109: eI2C_Slave7bitISR = 0b1110,
[; ;I2C.h: 110: eI2C_Master = 0b1000,
[; ;I2C.h: 111: eI2C_MasterClk = 0b1001,
[; ;I2C.h: 112: eI2C_Slave10bit = 0b0111,
[; ;I2C.h: 113: eI2C_Slave7bit = 0b0110
[; ;I2C.h: 114: } eI2C_Mode;
[; ;I2C.h: 116: void I2C_Init (eI2C_Channel pChannel, UINT32 pClock, eI2C_Speed pSpeed, eI2C_Mode pMode);
[; ;I2C.h: 117: bool I2C_Write (eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount, void (*pRunDone)(), bool (*pRunContinue)(I2CTPtr));
[; ;I2C.h: 118: bool I2C_RWrite (eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount, bool (*pRunContinue)(I2CTPtr));
[; ;I2C.h: 119: bool I2C_Read (eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pDest, UINT8 pCount, void (*pRunDone)(), bool (*pRunContinue)(I2CTPtr));
[; ;I2C.h: 120: bool I2C_RRead (eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pDest, UINT8 pCount, bool (*pRunContinue)(I2CTPtr));
[; ;I2C.h: 121: inline void I2C1_ISR();
[; ;I2C.h: 122: inline void I2C2_ISR();
[; ;LED.h: 15: typedef enum
[; ;LED.h: 16: {
[; ;LED.h: 17: eLED1,
[; ;LED.h: 18: eLED2
[; ;LED.h: 19: } eLEDS;
[; ;LED.h: 28: void LED_Init(eLEDS pLED);
[; ;LED.h: 36: void LED_Set(eLEDS pLED, UINT8 pValue);
[; ;LED.h: 42: void LED_Toggle(eLEDS pLED);
"6 Library/I2C.c
[v _I2C1_Done `*F7036 ~T0 @X0 1 e ]
[; ;I2C.c: 6: void (*I2C1_Done)();
"7
[v _I2C2_Done `*F7038 ~T0 @X0 1 e ]
[; ;I2C.c: 7: void (*I2C2_Done)();
"8
[v _I2C1_More `*F7040 ~T0 @X0 1 e ]
[; ;I2C.c: 8: bool (*I2C1_More)(I2CTPtr);
"9
[v _I2C2_More `*F7043 ~T0 @X0 1 e ]
[; ;I2C.c: 9: bool (*I2C2_More)(I2CTPtr);
"11
[v _I2C1T `S641 ~T0 @X0 1 e ]
[v _I2C2T `S641 ~T0 @X0 1 e ]
[; ;I2C.c: 11: I2CT I2C1T, I2C2T;
"13
[v _I2CT_Init `(uc ~T0 @X0 1 ef4`C*S641`uc`*uc`uc ]
"14
{
[; ;I2C.c: 13: bool I2CT_Init(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount)
[; ;I2C.c: 14: {
[e :U _I2CT_Init ]
"13
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pData `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
"14
[f ]
[; ;I2C.c: 15: if(pInput==(void*)0) return 0;
"15
[e $ ! == -> _pInput `*v -> -> 0 `i `*v 643  ]
[e ) -> -> 0 `i `uc ]
[e $UE 642  ]
[e :U 643 ]
[; ;I2C.c: 16: if(pData==(void*)0) return 0;
"16
[e $ ! == -> _pData `*v -> -> 0 `i `*v 644  ]
[e ) -> -> 0 `i `uc ]
[e $UE 642  ]
[e :U 644 ]
[; ;I2C.c: 17: if(pCount==0) return 0;
"17
[e $ ! == -> _pCount `i -> 0 `i 645  ]
[e ) -> -> 0 `i `uc ]
[e $UE 642  ]
[e :U 645 ]
[; ;I2C.c: 18: if(pAddress==0) return 0;
"18
[e $ ! == -> _pAddress `i -> 0 `i 646  ]
[e ) -> -> 0 `i `uc ]
[e $UE 642  ]
[e :U 646 ]
[; ;I2C.c: 20: pInput->mIndex = 0;
"20
[e = . *U _pInput 2 -> -> 0 `i `uc ]
[; ;I2C.c: 21: pInput->mData = pData;
"21
[e = . *U _pInput 1 _pData ]
[; ;I2C.c: 22: pInput->mCount = pCount;
"22
[e = . *U _pInput 3 _pCount ]
[; ;I2C.c: 23: pInput->mState = eI2C_Idle;
"23
[e = . *U _pInput 4 . `E6880 0 ]
[; ;I2C.c: 24: pInput->mAddress = pAddress & 0x7F;
"24
[e = . *U _pInput 0 -> & -> _pAddress `i -> 127 `i `uc ]
[; ;I2C.c: 26: return 1;
"26
[e ) -> -> 1 `i `uc ]
[e $UE 642  ]
[; ;I2C.c: 27: }
"27
[e :UE 642 ]
}
"29
[v _I2CT_InitR `(uc ~T0 @X0 1 ef4`C*S641`uc`*uc`uc ]
"30
{
[; ;I2C.c: 29: bool I2CT_InitR(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount)
[; ;I2C.c: 30: {
[e :U _I2CT_InitR ]
"29
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pData `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
"30
[f ]
[; ;I2C.c: 31: if(pInput==(void*)0) return 0;
"31
[e $ ! == -> _pInput `*v -> -> 0 `i `*v 648  ]
[e ) -> -> 0 `i `uc ]
[e $UE 647  ]
[e :U 648 ]
[; ;I2C.c: 32: if(pData==(void*)0) return 0;
"32
[e $ ! == -> _pData `*v -> -> 0 `i `*v 649  ]
[e ) -> -> 0 `i `uc ]
[e $UE 647  ]
[e :U 649 ]
[; ;I2C.c: 33: if(pCount==0) return 0;
"33
[e $ ! == -> _pCount `i -> 0 `i 650  ]
[e ) -> -> 0 `i `uc ]
[e $UE 647  ]
[e :U 650 ]
[; ;I2C.c: 34: if(pAddress==0) return 0;
"34
[e $ ! == -> _pAddress `i -> 0 `i 651  ]
[e ) -> -> 0 `i `uc ]
[e $UE 647  ]
[e :U 651 ]
[; ;I2C.c: 36: pInput->mIndex = 0;
"36
[e = . *U _pInput 2 -> -> 0 `i `uc ]
[; ;I2C.c: 37: pInput->mData = pData;
"37
[e = . *U _pInput 1 _pData ]
[; ;I2C.c: 38: pInput->mCount = pCount;
"38
[e = . *U _pInput 3 _pCount ]
[; ;I2C.c: 39: pInput->mState = eI2C_ReadStart;
"39
[e = . *U _pInput 4 . `E6880 12 ]
[; ;I2C.c: 40: pInput->mAddress = pAddress & 0x7F;
"40
[e = . *U _pInput 0 -> & -> _pAddress `i -> 127 `i `uc ]
[; ;I2C.c: 42: return 1;
"42
[e ) -> -> 1 `i `uc ]
[e $UE 647  ]
[; ;I2C.c: 43: }
"43
[e :UE 647 ]
}
"45
[v _I2CT_InitW `(uc ~T0 @X0 1 ef4`C*S641`uc`*uc`uc ]
"46
{
[; ;I2C.c: 45: bool I2CT_InitW(I2CTPtr pInput, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount)
[; ;I2C.c: 46: {
[e :U _I2CT_InitW ]
"45
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pData `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
"46
[f ]
[; ;I2C.c: 47: if(pInput==(void*)0) return 0;
"47
[e $ ! == -> _pInput `*v -> -> 0 `i `*v 653  ]
[e ) -> -> 0 `i `uc ]
[e $UE 652  ]
[e :U 653 ]
[; ;I2C.c: 48: if(pData==(void*)0) return 0;
"48
[e $ ! == -> _pData `*v -> -> 0 `i `*v 654  ]
[e ) -> -> 0 `i `uc ]
[e $UE 652  ]
[e :U 654 ]
[; ;I2C.c: 49: if(pCount==0) return 0;
"49
[e $ ! == -> _pCount `i -> 0 `i 655  ]
[e ) -> -> 0 `i `uc ]
[e $UE 652  ]
[e :U 655 ]
[; ;I2C.c: 50: if(pAddress==0) return 0;
"50
[e $ ! == -> _pAddress `i -> 0 `i 656  ]
[e ) -> -> 0 `i `uc ]
[e $UE 652  ]
[e :U 656 ]
[; ;I2C.c: 52: pInput->mIndex = 0;
"52
[e = . *U _pInput 2 -> -> 0 `i `uc ]
[; ;I2C.c: 53: pInput->mData = pData;
"53
[e = . *U _pInput 1 _pData ]
[; ;I2C.c: 54: pInput->mCount = pCount;
"54
[e = . *U _pInput 3 _pCount ]
[; ;I2C.c: 55: pInput->mState = eI2C_WriteStart;
"55
[e = . *U _pInput 4 . `E6880 1 ]
[; ;I2C.c: 56: pInput->mAddress = pAddress & 0x7F;
"56
[e = . *U _pInput 0 -> & -> _pAddress `i -> 127 `i `uc ]
[; ;I2C.c: 58: return 1;
"58
[e ) -> -> 1 `i `uc ]
[e $UE 652  ]
[; ;I2C.c: 59: }
"59
[e :UE 652 ]
}
"61
[v _I2CT_Reset `(v ~T0 @X0 1 ef1`C*S641 ]
"62
{
[; ;I2C.c: 61: void I2CT_Reset(I2CTPtr pInput)
[; ;I2C.c: 62: {
[e :U _I2CT_Reset ]
"61
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"62
[f ]
[; ;I2C.c: 63: pInput->mIndex = 0;
"63
[e = . *U _pInput 2 -> -> 0 `i `uc ]
[; ;I2C.c: 64: }
"64
[e :UE 657 ]
}
"66
[v _I2CT_Get `(uc ~T0 @X0 1 ef2`C*S641`*uc ]
"67
{
[; ;I2C.c: 66: bool I2CT_Get(I2CTPtr pInput, UINT8Ptr pOutput)
[; ;I2C.c: 67: {
[e :U _I2CT_Get ]
"66
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pOutput `*uc ~T0 @X0 1 r2 ]
"67
[f ]
[; ;I2C.c: 68: if (pInput->mIndex < pInput->mCount)
"68
[e $ ! < -> . *U _pInput 2 `i -> . *U _pInput 3 `i 659  ]
[; ;I2C.c: 69: {
"69
{
[; ;I2C.c: 70: *pOutput = pInput->mData[pInput->mIndex];
"70
[e = *U _pOutput *U + . *U _pInput 1 * -> . *U _pInput 2 `ux -> -> # *U . *U _pInput 1 `ui `ux ]
[; ;I2C.c: 71: ++pInput->mIndex;
"71
[e =+ . *U _pInput 2 -> -> 1 `i `uc ]
[; ;I2C.c: 72: return 1;
"72
[e ) -> -> 1 `i `uc ]
[e $UE 658  ]
"73
}
[e :U 659 ]
[; ;I2C.c: 73: }
[; ;I2C.c: 74: return 0;
"74
[e ) -> -> 0 `i `uc ]
[e $UE 658  ]
[; ;I2C.c: 75: }
"75
[e :UE 658 ]
}
"77
[v _I2CT_Put `(uc ~T0 @X0 1 ef2`C*S641`uc ]
"78
{
[; ;I2C.c: 77: bool I2CT_Put(I2CTPtr pInput, UINT8 pValue)
[; ;I2C.c: 78: {
[e :U _I2CT_Put ]
"77
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pValue `uc ~T0 @X0 1 r2 ]
"78
[f ]
[; ;I2C.c: 79: if (pInput->mIndex < pInput->mCount)
"79
[e $ ! < -> . *U _pInput 2 `i -> . *U _pInput 3 `i 661  ]
[; ;I2C.c: 80: {
"80
{
[; ;I2C.c: 81: pInput->mData[pInput->mIndex] = pValue;
"81
[e = *U + . *U _pInput 1 * -> . *U _pInput 2 `ux -> -> # *U . *U _pInput 1 `ui `ux _pValue ]
[; ;I2C.c: 82: ++pInput->mIndex;
"82
[e =+ . *U _pInput 2 -> -> 1 `i `uc ]
[; ;I2C.c: 83: return 1;
"83
[e ) -> -> 1 `i `uc ]
[e $UE 660  ]
"84
}
[e :U 661 ]
[; ;I2C.c: 84: }
[; ;I2C.c: 85: return 0;
"85
[e ) -> -> 0 `i `uc ]
[e $UE 660  ]
[; ;I2C.c: 86: }
"86
[e :UE 660 ]
}
"88
[v _I2CT_At `(uc ~T0 @X0 1 ef3`C*S641`uc`*uc ]
"89
{
[; ;I2C.c: 88: bool I2CT_At(I2CTPtr pInput, UINT8 pIndex, UINT8Ptr pOutput)
[; ;I2C.c: 89: {
[e :U _I2CT_At ]
"88
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
[v _pIndex `uc ~T0 @X0 1 r2 ]
[v _pOutput `*uc ~T0 @X0 1 r3 ]
"89
[f ]
[; ;I2C.c: 90: if (pIndex < pInput->mCount)
"90
[e $ ! < -> _pIndex `i -> . *U _pInput 3 `i 663  ]
[; ;I2C.c: 91: {
"91
{
[; ;I2C.c: 92: *pOutput = pInput->mData[pInput->mIndex = pIndex];
"92
[e = *U _pOutput *U + . *U _pInput 1 * -> = . *U _pInput 2 _pIndex `ux -> -> # *U . *U _pInput 1 `ui `ux ]
[; ;I2C.c: 93: return 1;
"93
[e ) -> -> 1 `i `uc ]
[e $UE 662  ]
"94
}
[e :U 663 ]
[; ;I2C.c: 94: }
[; ;I2C.c: 95: return 0;
"95
[e ) -> -> 0 `i `uc ]
[e $UE 662  ]
[; ;I2C.c: 96: }
"96
[e :UE 662 ]
}
[v F6947 `(uc ~T0 @X0 1 tf1`C*S641 ]
"98
[v _I2CT_IsRead `TF6947 ~T0 @X0 1 e ]
"99
{
[; ;I2C.c: 98: inline bool I2CT_IsRead(I2CTPtr pInput)
[; ;I2C.c: 99: {
[e :U _I2CT_IsRead ]
"98
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"99
[f ]
[; ;I2C.c: 100: return ((UINT8)pInput->mState > 0xF);
"100
[e ) -> -> > -> -> . *U _pInput 4 `uc `i -> 15 `i `i `uc ]
[e $UE 664  ]
[; ;I2C.c: 101: }
"101
[e :UE 664 ]
}
[v F6950 `(uc ~T0 @X0 1 tf1`C*S641 ]
"103
[v _I2CT_IsWrite `TF6950 ~T0 @X0 1 e ]
"104
{
[; ;I2C.c: 103: inline bool I2CT_IsWrite(I2CTPtr pInput)
[; ;I2C.c: 104: {
[e :U _I2CT_IsWrite ]
"103
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"104
[f ]
[; ;I2C.c: 105: return ((UINT8)pInput->mState <= 0xF);
"105
[e ) -> -> <= -> -> . *U _pInput 4 `uc `i -> 15 `i `i `uc ]
[e $UE 665  ]
[; ;I2C.c: 106: }
"106
[e :UE 665 ]
}
"108
[v _I2CT_Next `(uc ~T0 @X0 1 ef1`C*S641 ]
"109
{
[; ;I2C.c: 108: bool I2CT_Next(I2CTPtr pInput)
[; ;I2C.c: 109: {
[e :U _I2CT_Next ]
"108
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"109
[f ]
[; ;I2C.c: 110: switch(I2CT_IsRead(pInput))
"110
[e $U 668  ]
[; ;I2C.c: 111: {
"111
{
[; ;I2C.c: 112: case 1:
"112
[e :U 669 ]
[; ;I2C.c: 115: if (pInput->mState == eI2C_ReadStopClearFlag)
"115
[e $ ! == -> . *U _pInput 4 `i -> . `E6880 22 `i 670  ]
[; ;I2C.c: 116: {
"116
{
[; ;I2C.c: 117: pInput->mState = eI2C_Idle;
"117
[e = . *U _pInput 4 . `E6880 0 ]
[; ;I2C.c: 118: return 0;
"118
[e ) -> -> 0 `i `uc ]
[e $UE 666  ]
"119
}
[e :U 670 ]
[; ;I2C.c: 119: }
[; ;I2C.c: 121: pInput->mState += eI2C_ReadStart;
"121
[e =+ . *U _pInput 4 . `E6880 12 ]
[; ;I2C.c: 122: if (pInput->mState == eI2C_ReadRestart)
"122
[e $ ! == -> . *U _pInput 4 `i -> . `E6880 13 `i 671  ]
[; ;I2C.c: 123: pInput->mState += eI2C_ReadStart;
"123
[e =+ . *U _pInput 4 . `E6880 12 ]
[e :U 671 ]
[; ;I2C.c: 124: return 1;
"124
[e ) -> -> 1 `i `uc ]
[e $UE 666  ]
[; ;I2C.c: 126: case 0:
"126
[e :U 672 ]
[; ;I2C.c: 129: if (pInput->mState == eI2C_WriteStopClearFlag)
"129
[e $ ! == -> . *U _pInput 4 `i -> . `E6880 11 `i 673  ]
[; ;I2C.c: 130: {
"130
{
[; ;I2C.c: 131: pInput->mState = eI2C_Idle;
"131
[e = . *U _pInput 4 . `E6880 0 ]
[; ;I2C.c: 132: return 0;
"132
[e ) -> -> 0 `i `uc ]
[e $UE 666  ]
"133
}
[e :U 673 ]
[; ;I2C.c: 133: }
[; ;I2C.c: 135: pInput->mState += eI2C_WriteStart;
"135
[e =+ . *U _pInput 4 . `E6880 1 ]
[; ;I2C.c: 136: if (pInput->mState == eI2C_WriteRestart)
"136
[e $ ! == -> . *U _pInput 4 `i -> . `E6880 6 `i 674  ]
[; ;I2C.c: 137: pInput->mState += eI2C_WriteStart;
"137
[e =+ . *U _pInput 4 . `E6880 1 ]
[e :U 674 ]
[; ;I2C.c: 138: return 1;
"138
[e ) -> -> 1 `i `uc ]
[e $UE 666  ]
"140
}
[; ;I2C.c: 140: }
[e $U 667  ]
"110
[e :U 668 ]
[e [\ ( _I2CT_IsRead (1 _pInput , $ -> -> 1 `i `uc 669
 , $ -> -> 0 `i `uc 672
 667 ]
"140
[e :U 667 ]
[; ;I2C.c: 141: return 0;
"141
[e ) -> -> 0 `i `uc ]
[e $UE 666  ]
[; ;I2C.c: 142: }
"142
[e :UE 666 ]
}
"144
[v _I2CT_Continue `(uc ~T0 @X0 1 ef1`C*S641 ]
"145
{
[; ;I2C.c: 144: bool I2CT_Continue(I2CTPtr pInput)
[; ;I2C.c: 145: {
[e :U _I2CT_Continue ]
"144
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"145
[f ]
[; ;I2C.c: 146: if (pInput->mIndex < pInput->mCount)
"146
[e $ ! < -> . *U _pInput 2 `i -> . *U _pInput 3 `i 676  ]
[; ;I2C.c: 147: {
"147
{
[; ;I2C.c: 148: switch(I2CT_IsRead(pInput))
"148
[e $U 678  ]
[; ;I2C.c: 149: {
"149
{
[; ;I2C.c: 150: case 1:
"150
[e :U 679 ]
[; ;I2C.c: 152: pInput->mState = eI2C_ReadData;
"152
[e = . *U _pInput 4 . `E6880 18 ]
[; ;I2C.c: 153: return 1;
"153
[e ) -> -> 1 `i `uc ]
[e $UE 675  ]
[; ;I2C.c: 154: case 0:
"154
[e :U 680 ]
[; ;I2C.c: 156: pInput->mState = eI2C_WriteData;
"156
[e = . *U _pInput 4 . `E6880 7 ]
[; ;I2C.c: 157: return 1;
"157
[e ) -> -> 1 `i `uc ]
[e $UE 675  ]
"158
}
[; ;I2C.c: 158: }
[e $U 677  ]
"148
[e :U 678 ]
[e [\ ( _I2CT_IsRead (1 _pInput , $ -> -> 1 `i `uc 679
 , $ -> -> 0 `i `uc 680
 677 ]
"158
[e :U 677 ]
"159
}
[e :U 676 ]
[; ;I2C.c: 159: }
[; ;I2C.c: 160: return 0;
"160
[e ) -> -> 0 `i `uc ]
[e $UE 675  ]
[; ;I2C.c: 161: }
"161
[e :UE 675 ]
}
"163
[v _I2CT_Stop `(uc ~T0 @X0 1 ef1`C*S641 ]
"164
{
[; ;I2C.c: 163: bool I2CT_Stop(I2CTPtr pInput)
[; ;I2C.c: 164: {
[e :U _I2CT_Stop ]
"163
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"164
[f ]
[; ;I2C.c: 165: switch(I2CT_IsRead(pInput))
"165
[e $U 683  ]
[; ;I2C.c: 166: {
"166
{
[; ;I2C.c: 167: case 1:
"167
[e :U 684 ]
[; ;I2C.c: 169: pInput->mState = eI2C_ReadStop;
"169
[e = . *U _pInput 4 . `E6880 21 ]
[; ;I2C.c: 170: return 1;
"170
[e ) -> -> 1 `i `uc ]
[e $UE 681  ]
[; ;I2C.c: 171: case 0:
"171
[e :U 685 ]
[; ;I2C.c: 173: pInput->mState = eI2C_WriteStop;
"173
[e = . *U _pInput 4 . `E6880 10 ]
[; ;I2C.c: 174: return 1;
"174
[e ) -> -> 1 `i `uc ]
[e $UE 681  ]
"175
}
[; ;I2C.c: 175: }
[e $U 682  ]
"165
[e :U 683 ]
[e [\ ( _I2CT_IsRead (1 _pInput , $ -> -> 1 `i `uc 684
 , $ -> -> 0 `i `uc 685
 682 ]
"175
[e :U 682 ]
[; ;I2C.c: 176: return 0;
"176
[e ) -> -> 0 `i `uc ]
[e $UE 681  ]
[; ;I2C.c: 177: }
"177
[e :UE 681 ]
}
[v F6959 `(uc ~T0 @X0 1 tf1`C*S641 ]
"179
[v _I2CT_WAddress `TF6959 ~T0 @X0 1 e ]
"180
{
[; ;I2C.c: 179: inline UINT8 I2CT_WAddress(I2CTPtr pInput)
[; ;I2C.c: 180: {
[e :U _I2CT_WAddress ]
"179
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"180
[f ]
[; ;I2C.c: 181: return (pInput->mAddress << 1);
"181
[e ) -> << -> . *U _pInput 0 `i -> 1 `i `uc ]
[e $UE 686  ]
[; ;I2C.c: 182: }
"182
[e :UE 686 ]
}
[v F6962 `(uc ~T0 @X0 1 tf1`C*S641 ]
"184
[v _I2CT_RAddress `TF6962 ~T0 @X0 1 e ]
"185
{
[; ;I2C.c: 184: inline UINT8 I2CT_RAddress(I2CTPtr pInput)
[; ;I2C.c: 185: {
[e :U _I2CT_RAddress ]
"184
[v _pInput `C*S641 ~T0 @X0 1 r1 ]
"185
[f ]
[; ;I2C.c: 186: return I2CT_WAddress(pInput) | 1;
"186
[e ) -> | -> ( _I2CT_WAddress (1 _pInput `i -> 1 `i `uc ]
[e $UE 687  ]
[; ;I2C.c: 187: }
"187
[e :UE 687 ]
}
"192
[v _I2C_Init `(v ~T0 @X0 1 ef4`E6967`ul`E6963`E6971 ]
"193
{
[; ;I2C.c: 192: void I2C_Init(eI2C_Channel pChannel, UINT32 pClock, eI2C_Speed pSpeed, eI2C_Mode pMode)
[; ;I2C.c: 193: {
[e :U _I2C_Init ]
"192
[v _pChannel `E6967 ~T0 @X0 1 r1 ]
[v _pClock `ul ~T0 @X0 1 r2 ]
[v _pSpeed `E6963 ~T0 @X0 1 r3 ]
[v _pMode `E6971 ~T0 @X0 1 r4 ]
"193
[f ]
"305 Library/Types.h
[v _BytePtr `*S623 ~T0 @X0 1 t ]
"194 Library/I2C.c
[v _TSSPSTAT `V*S623 ~T0 @X0 1 a ]
"195
[v _TSSPCON1 `V*S623 ~T0 @X0 1 a ]
"196
[v _TSSPCON2 `V*S623 ~T0 @X0 1 a ]
[; ;I2C.c: 194: volatile BytePtr TSSPSTAT;
[; ;I2C.c: 195: volatile BytePtr TSSPCON1;
[; ;I2C.c: 196: volatile BytePtr TSSPCON2;
[; ;I2C.c: 198: switch (pChannel)
"198
[e $U 690  ]
[; ;I2C.c: 199: {
"199
{
[; ;I2C.c: 200: case eI2C_Ch1:
"200
[e :U 691 ]
[; ;I2C.c: 201: TSSPSTAT = (BytePtr)&SSP1STAT;
"201
[e = _TSSPSTAT -> -> &U _SSP1STAT `*S623 `V*S623 ]
[; ;I2C.c: 202: TSSPCON1 = (BytePtr)&SSP1CON1;
"202
[e = _TSSPCON1 -> -> &U _SSP1CON1 `*S623 `V*S623 ]
[; ;I2C.c: 203: TSSPCON2 = (BytePtr)&SSP1CON2;
"203
[e = _TSSPCON2 -> -> &U _SSP1CON2 `*S623 `V*S623 ]
[; ;I2C.c: 206: Port_SetPinType(&PortC, (ePin)3, eTypeInput);
"206
[e ( _Port_SetPinType (3 , , -> &U _PortC `C*S640 -> -> 3 `i `E6750 . `E6795 0 ]
[; ;I2C.c: 207: Port_SetPinType(&PortC, (ePin)4, eTypeInput);
"207
[e ( _Port_SetPinType (3 , , -> &U _PortC `C*S640 -> -> 4 `i `E6750 . `E6795 0 ]
[; ;I2C.c: 210: I2C1T.mState = eI2C_Idle;
"210
[e = . _I2C1T 4 . `E6880 0 ]
[; ;I2C.c: 211: break;
"211
[e $U 689  ]
[; ;I2C.c: 212: case eI2C_Ch2:
"212
[e :U 692 ]
[; ;I2C.c: 213: TSSPSTAT = (BytePtr)&SSP2STAT;
"213
[e = _TSSPSTAT -> -> &U _SSP2STAT `*S623 `V*S623 ]
[; ;I2C.c: 214: TSSPCON1 = (BytePtr)&SSP2CON1;
"214
[e = _TSSPCON1 -> -> &U _SSP2CON1 `*S623 `V*S623 ]
[; ;I2C.c: 215: TSSPCON2 = (BytePtr)&SSP2CON2;
"215
[e = _TSSPCON2 -> -> &U _SSP2CON2 `*S623 `V*S623 ]
[; ;I2C.c: 218: Port_SetPinType(&PortD, (ePin)6, eTypeInput);
"218
[e ( _Port_SetPinType (3 , , -> &U _PortD `C*S640 -> -> 6 `i `E6750 . `E6795 0 ]
[; ;I2C.c: 219: Port_SetPinType(&PortD, (ePin)5, eTypeInput);
"219
[e ( _Port_SetPinType (3 , , -> &U _PortD `C*S640 -> -> 5 `i `E6750 . `E6795 0 ]
[; ;I2C.c: 222: I2C2T.mState = eI2C_Idle;
"222
[e = . _I2C2T 4 . `E6880 0 ]
[; ;I2C.c: 223: break;
"223
[e $U 689  ]
"224
}
[; ;I2C.c: 224: };
[e $U 689  ]
"198
[e :U 690 ]
[e [\ _pChannel , $ . `E6967 0 691
 , $ . `E6967 1 692
 689 ]
"224
[e :U 689 ]
[; ;I2C.c: 227: Byte_SetBit(TSSPSTAT, (UINT8)7, (UINT8)pSpeed);
"227
[e ( _Byte_SetBit (3 , , -> _TSSPSTAT `*S623 -> -> 7 `i `uc -> _pSpeed `uc ]
[; ;I2C.c: 230: Byte_SetBit(TSSPSTAT, (UINT8)6, 1);
"230
[e ( _Byte_SetBit (3 , , -> _TSSPSTAT `*S623 -> -> 6 `i `uc -> -> 1 `i `uc ]
[; ;I2C.c: 233: Byte_SetBit (TSSPCON1, (UINT8)7, 0);
"233
[e ( _Byte_SetBit (3 , , -> _TSSPCON1 `*S623 -> -> 7 `i `uc -> -> 0 `i `uc ]
[; ;I2C.c: 234: Byte_SetBit (TSSPCON1, (UINT8)6, 0);
"234
[e ( _Byte_SetBit (3 , , -> _TSSPCON1 `*S623 -> -> 6 `i `uc -> -> 0 `i `uc ]
[; ;I2C.c: 235: Byte_SetQuad(TSSPCON1, (UINT8)0, (UINT8)pMode);
"235
[e ( _Byte_SetQuad (3 , , -> _TSSPCON1 `*S623 -> -> 0 `i `uc -> _pMode `uc ]
[; ;I2C.c: 236: Byte_SetBit (TSSPCON2, (UINT8)6, 1);
"236
[e ( _Byte_SetBit (3 , , -> _TSSPCON2 `*S623 -> -> 6 `i `uc -> -> 1 `i `uc ]
[; ;I2C.c: 237: Byte_SetByte(TSSPCON2, 0);
"237
[e ( _Byte_SetByte (2 , -> _TSSPCON2 `*S623 -> -> 0 `i `uc ]
[; ;I2C.c: 239: SSP1ADD = (((48*1000000L)/4)/pClock)-1;
"239
[e = _SSP1ADD -> - / -> / * -> -> 48 `i `l -> 1000000 `l -> -> 4 `i `l `ul _pClock -> -> -> 1 `i `l `ul `uc ]
[; ;I2C.c: 242: Byte_SetBit (TSSPCON1, (UINT8)5, 1);
"242
[e ( _Byte_SetBit (3 , , -> _TSSPCON1 `*S623 -> -> 5 `i `uc -> -> 1 `i `uc ]
[; ;I2C.c: 245: switch (pChannel)
"245
[e $U 694  ]
[; ;I2C.c: 246: {
"246
{
[; ;I2C.c: 247: case eI2C_Ch1:
"247
[e :U 695 ]
[; ;I2C.c: 248: PIE1bits.SSP1IE = 1;
"248
[e = . . _PIE1bits 0 3 -> -> 1 `i `uc ]
[; ;I2C.c: 249: PIR1bits.SSP1IF = 0;
"249
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;I2C.c: 250: break;
"250
[e $U 693  ]
[; ;I2C.c: 251: case eI2C_Ch2:
"251
[e :U 696 ]
[; ;I2C.c: 252: PIE3bits.SSP2IE = 1;
"252
[e = . . _PIE3bits 0 7 -> -> 1 `i `uc ]
[; ;I2C.c: 253: PIR3bits.SSP2IF = 0;
"253
[e = . . _PIR3bits 0 7 -> -> 0 `i `uc ]
[; ;I2C.c: 254: break;
"254
[e $U 693  ]
"255
}
[; ;I2C.c: 255: };
[e $U 693  ]
"245
[e :U 694 ]
[e [\ _pChannel , $ . `E6967 0 695
 , $ . `E6967 1 696
 693 ]
"255
[e :U 693 ]
[; ;I2C.c: 256: }
"256
[e :UE 688 ]
}
"257
[v _I2C_Master_Wait1 `(v ~T0 @X0 1 ef ]
"258
{
[; ;I2C.c: 257: void I2C_Master_Wait1()
[; ;I2C.c: 258: {
[e :U _I2C_Master_Wait1 ]
[f ]
[; ;I2C.c: 259: while (SSP1STATbits.RW || (SSP1CON2 & 0b10111));
"259
[e $U 698  ]
[e :U 699 ]
[e :U 698 ]
[e $ || != -> . . _SSP1STATbits 11 2 `i -> -> -> 0 `i `Vuc `i != & -> _SSP1CON2 `i -> 23 `i -> 0 `i 699  ]
[e :U 700 ]
[; ;I2C.c: 260: }
"260
[e :UE 697 ]
}
"261
[v _I2C_Master_Wait2 `(v ~T0 @X0 1 ef ]
"262
{
[; ;I2C.c: 261: void I2C_Master_Wait2()
[; ;I2C.c: 262: {
[e :U _I2C_Master_Wait2 ]
[f ]
[; ;I2C.c: 263: while (SSP1STATbits.RW || (SSP2CON2 & 0b10111));
"263
[e $U 702  ]
[e :U 703 ]
[e :U 702 ]
[e $ || != -> . . _SSP1STATbits 11 2 `i -> -> -> 0 `i `Vuc `i != & -> _SSP2CON2 `i -> 23 `i -> 0 `i 703  ]
[e :U 704 ]
[; ;I2C.c: 264: }
"264
[e :UE 701 ]
}
"265
[v _I2C_Write `(uc ~T0 @X0 1 ef6`E6967`uc`*uc`uc`*F6990`*F6992 ]
"266
{
[; ;I2C.c: 265: bool I2C_Write(eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pData, UINT8 pCount, void (*pRunDone)(), bool (*pRunContinue)(I2CTPtr))
[; ;I2C.c: 266: {
[e :U _I2C_Write ]
"265
[v _pChannel `E6967 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pData `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
[v F7119 `(v ~T0 @X0 0 tf ]
[v _pRunDone `*F7119 ~T0 @X0 1 r5 ]
[v F7121 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v _pRunContinue `*F7121 ~T0 @X0 1 r6 ]
"266
[f ]
[; ;I2C.c: 267: switch (pChannel)
"267
[e $U 707  ]
[; ;I2C.c: 268: {
"268
{
[; ;I2C.c: 269: case eI2C_Ch1:
"269
[e :U 708 ]
[; ;I2C.c: 270: if (I2C1T.mState == eI2C_Idle)
"270
[e $ ! == -> . _I2C1T 4 `i -> . `E6880 0 `i 709  ]
[; ;I2C.c: 271: {
"271
{
[; ;I2C.c: 272: I2CT_InitW(&I2C1T, pAddress, pData, pCount);
"272
[e ( _I2CT_InitW (4 , , , -> &U _I2C1T `C*S641 _pAddress _pData _pCount ]
[; ;I2C.c: 273: I2C1_ISR();
"273
[e ( _I2C1_ISR ..  ]
[; ;I2C.c: 274: I2C1_Done = pRunDone;
"274
[e = _I2C1_Done _pRunDone ]
[; ;I2C.c: 275: I2C1_More = pRunContinue;
"275
[e = _I2C1_More _pRunContinue ]
[; ;I2C.c: 276: return 1;
"276
[e ) -> -> 1 `i `uc ]
[e $UE 705  ]
"277
}
[e :U 709 ]
[; ;I2C.c: 277: }
[; ;I2C.c: 278: break;
"278
[e $U 706  ]
[; ;I2C.c: 279: case eI2C_Ch2:
"279
[e :U 710 ]
[; ;I2C.c: 280: if (I2C2T.mState == eI2C_Idle)
"280
[e $ ! == -> . _I2C2T 4 `i -> . `E6880 0 `i 711  ]
[; ;I2C.c: 281: {
"281
{
[; ;I2C.c: 282: I2CT_InitW(&I2C2T, pAddress, pData, pCount);
"282
[e ( _I2CT_InitW (4 , , , -> &U _I2C2T `C*S641 _pAddress _pData _pCount ]
[; ;I2C.c: 283: I2C2_ISR();
"283
[e ( _I2C2_ISR ..  ]
[; ;I2C.c: 284: I2C2_Done = pRunDone;
"284
[e = _I2C2_Done _pRunDone ]
[; ;I2C.c: 285: I2C2_More = pRunContinue;
"285
[e = _I2C2_More _pRunContinue ]
[; ;I2C.c: 286: return 1;
"286
[e ) -> -> 1 `i `uc ]
[e $UE 705  ]
"287
}
[e :U 711 ]
[; ;I2C.c: 287: }
[; ;I2C.c: 288: break;
"288
[e $U 706  ]
"289
}
[; ;I2C.c: 289: };
[e $U 706  ]
"267
[e :U 707 ]
[e [\ _pChannel , $ . `E6967 0 708
 , $ . `E6967 1 710
 706 ]
"289
[e :U 706 ]
[; ;I2C.c: 290: return 0;
"290
[e ) -> -> 0 `i `uc ]
[e $UE 705  ]
[; ;I2C.c: 291: }
"291
[e :UE 705 ]
}
"292
[v _I2C_RWrite `(uc ~T0 @X0 1 ef5`E6967`uc`*uc`uc`*F7000 ]
"293
{
[; ;I2C.c: 292: bool I2C_RWrite(eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pDest, UINT8 pCount, bool (*pRunContinue)(I2CTPtr))
[; ;I2C.c: 293: {
[e :U _I2C_RWrite ]
"292
[v _pChannel `E6967 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pDest `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
[v F7128 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v _pRunContinue `*F7128 ~T0 @X0 1 r5 ]
"293
[f ]
[; ;I2C.c: 294: switch (pChannel)
"294
[e $U 714  ]
[; ;I2C.c: 295: {
"295
{
[; ;I2C.c: 296: case eI2C_Ch1:
"296
[e :U 715 ]
[; ;I2C.c: 297: I2CT_InitW(&I2C1T, pAddress, pDest, pCount);
"297
[e ( _I2CT_InitW (4 , , , -> &U _I2C1T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 298: I2C1T.mState = eI2C_WriteRestart;
"298
[e = . _I2C1T 4 . `E6880 6 ]
[; ;I2C.c: 299: I2C1_More = pRunContinue;
"299
[e = _I2C1_More _pRunContinue ]
[; ;I2C.c: 300: return 1;
"300
[e ) -> -> 1 `i `uc ]
[e $UE 712  ]
[; ;I2C.c: 301: case eI2C_Ch2:
"301
[e :U 716 ]
[; ;I2C.c: 302: I2CT_InitW(&I2C2T, pAddress, pDest, pCount);
"302
[e ( _I2CT_InitW (4 , , , -> &U _I2C2T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 303: I2C2T.mState = eI2C_WriteRestart;
"303
[e = . _I2C2T 4 . `E6880 6 ]
[; ;I2C.c: 304: I2C2_More = pRunContinue;
"304
[e = _I2C2_More _pRunContinue ]
[; ;I2C.c: 305: return 1;
"305
[e ) -> -> 1 `i `uc ]
[e $UE 712  ]
"306
}
[; ;I2C.c: 306: };
[e $U 713  ]
"294
[e :U 714 ]
[e [\ _pChannel , $ . `E6967 0 715
 , $ . `E6967 1 716
 713 ]
"306
[e :U 713 ]
[; ;I2C.c: 307: return 0;
"307
[e ) -> -> 0 `i `uc ]
[e $UE 712  ]
[; ;I2C.c: 308: }
"308
[e :UE 712 ]
}
"312
[v _I2C_Read `(uc ~T0 @X0 1 ef6`E6967`uc`*uc`uc`*F7008`*F7010 ]
"313
{
[; ;I2C.c: 312: bool I2C_Read( eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pDest, UINT8 pCount, void (*pRunDone)(), bool (*pRunContinue)(I2CTPtr))
[; ;I2C.c: 313: {
[e :U _I2C_Read ]
"312
[v _pChannel `E6967 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pDest `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
[v F7135 `(v ~T0 @X0 0 tf ]
[v _pRunDone `*F7135 ~T0 @X0 1 r5 ]
[v F7137 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v _pRunContinue `*F7137 ~T0 @X0 1 r6 ]
"313
[f ]
[; ;I2C.c: 314: switch (pChannel)
"314
[e $U 719  ]
[; ;I2C.c: 315: {
"315
{
[; ;I2C.c: 316: case eI2C_Ch1:
"316
[e :U 720 ]
[; ;I2C.c: 317: if (I2C1T.mState == eI2C_Idle)
"317
[e $ ! == -> . _I2C1T 4 `i -> . `E6880 0 `i 721  ]
[; ;I2C.c: 318: {
"318
{
[; ;I2C.c: 319: I2CT_InitR(&I2C1T, pAddress, pDest, pCount);
"319
[e ( _I2CT_InitR (4 , , , -> &U _I2C1T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 320: I2C1_ISR();
"320
[e ( _I2C1_ISR ..  ]
[; ;I2C.c: 321: I2C1_Done = pRunDone;
"321
[e = _I2C1_Done _pRunDone ]
[; ;I2C.c: 322: I2C1_More = pRunContinue;
"322
[e = _I2C1_More _pRunContinue ]
[; ;I2C.c: 323: return 1;
"323
[e ) -> -> 1 `i `uc ]
[e $UE 717  ]
"324
}
[e :U 721 ]
[; ;I2C.c: 324: }
[; ;I2C.c: 325: break;
"325
[e $U 718  ]
[; ;I2C.c: 326: case eI2C_Ch2:
"326
[e :U 722 ]
[; ;I2C.c: 327: if (I2C2T.mState == eI2C_Idle)
"327
[e $ ! == -> . _I2C2T 4 `i -> . `E6880 0 `i 723  ]
[; ;I2C.c: 328: {
"328
{
[; ;I2C.c: 329: I2C2T.mIndex = 0;
"329
[e = . _I2C2T 2 -> -> 0 `i `uc ]
[; ;I2C.c: 330: I2CT_InitR(&I2C2T, pAddress, pDest, pCount);
"330
[e ( _I2CT_InitR (4 , , , -> &U _I2C2T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 331: I2C2_ISR();
"331
[e ( _I2C2_ISR ..  ]
[; ;I2C.c: 332: I2C2_Done = pRunDone;
"332
[e = _I2C2_Done _pRunDone ]
[; ;I2C.c: 333: I2C2_More = pRunContinue;
"333
[e = _I2C2_More _pRunContinue ]
[; ;I2C.c: 334: return 1;
"334
[e ) -> -> 1 `i `uc ]
[e $UE 717  ]
"335
}
[e :U 723 ]
[; ;I2C.c: 335: }
[; ;I2C.c: 336: break;
"336
[e $U 718  ]
"337
}
[; ;I2C.c: 337: };
[e $U 718  ]
"314
[e :U 719 ]
[e [\ _pChannel , $ . `E6967 0 720
 , $ . `E6967 1 722
 718 ]
"337
[e :U 718 ]
[; ;I2C.c: 338: return 0;
"338
[e ) -> -> 0 `i `uc ]
[e $UE 717  ]
[; ;I2C.c: 339: }
"339
[e :UE 717 ]
}
"341
[v _I2C_RRead `(uc ~T0 @X0 1 ef5`E6967`uc`*uc`uc`*F7018 ]
"342
{
[; ;I2C.c: 341: bool I2C_RRead( eI2C_Channel pChannel, UINT8 pAddress, UINT8Ptr pDest, UINT8 pCount, bool (*pRunContinue)(I2CTPtr))
[; ;I2C.c: 342: {
[e :U _I2C_RRead ]
"341
[v _pChannel `E6967 ~T0 @X0 1 r1 ]
[v _pAddress `uc ~T0 @X0 1 r2 ]
[v _pDest `*uc ~T0 @X0 1 r3 ]
[v _pCount `uc ~T0 @X0 1 r4 ]
[v F7144 `(uc ~T0 @X0 0 tf1`C*S641 ]
[v _pRunContinue `*F7144 ~T0 @X0 1 r5 ]
"342
[f ]
[; ;I2C.c: 343: switch (pChannel)
"343
[e $U 726  ]
[; ;I2C.c: 344: {
"344
{
[; ;I2C.c: 345: case eI2C_Ch1:
"345
[e :U 727 ]
[; ;I2C.c: 346: I2CT_InitR(&I2C1T, pAddress, pDest, pCount);
"346
[e ( _I2CT_InitR (4 , , , -> &U _I2C1T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 347: I2C1T.mState = eI2C_ReadRestart;
"347
[e = . _I2C1T 4 . `E6880 13 ]
[; ;I2C.c: 348: I2C1_More = pRunContinue;
"348
[e = _I2C1_More _pRunContinue ]
[; ;I2C.c: 349: return 1;
"349
[e ) -> -> 1 `i `uc ]
[e $UE 724  ]
[; ;I2C.c: 350: case eI2C_Ch2:
"350
[e :U 728 ]
[; ;I2C.c: 351: I2CT_InitR(&I2C2T, pAddress, pDest, pCount);
"351
[e ( _I2CT_InitR (4 , , , -> &U _I2C2T `C*S641 _pAddress _pDest _pCount ]
[; ;I2C.c: 352: I2C2T.mState = eI2C_ReadRestart;
"352
[e = . _I2C2T 4 . `E6880 13 ]
[; ;I2C.c: 353: I2C2_More = pRunContinue;
"353
[e = _I2C2_More _pRunContinue ]
[; ;I2C.c: 354: return 1;
"354
[e ) -> -> 1 `i `uc ]
[e $UE 724  ]
"355
}
[; ;I2C.c: 355: };
[e $U 725  ]
"343
[e :U 726 ]
[e [\ _pChannel , $ . `E6967 0 727
 , $ . `E6967 1 728
 725 ]
"355
[e :U 725 ]
[; ;I2C.c: 356: return 0;
"356
[e ) -> -> 0 `i `uc ]
[e $UE 724  ]
[; ;I2C.c: 357: }
"357
[e :UE 724 ]
}
[v F7148 `(v ~T0 @X0 1 tf1`E6905 ]
"361
[v _I2C1_ACK `TF7148 ~T0 @X0 1 e ]
"362
{
[; ;I2C.c: 361: inline void I2C1_ACK(eI2C_ACKType pType)
[; ;I2C.c: 362: {
[e :U _I2C1_ACK ]
"361
[v _pType `E6905 ~T0 @X0 1 r1 ]
"362
[f ]
[; ;I2C.c: 363: SSP1CON2bits.ACKEN = 1;
"363
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;I2C.c: 364: SSP1CON2bits.ACKDT = (bool)pType;
"364
[e = . . _SSP1CON2bits 0 5 -> _pType `uc ]
[; ;I2C.c: 365: }
"365
[e :UE 729 ]
}
[v F7152 `(v ~T0 @X0 1 tf1`E6905 ]
"366
[v _I2C2_ACK `TF7152 ~T0 @X0 1 e ]
"367
{
[; ;I2C.c: 366: inline void I2C2_ACK(eI2C_ACKType pType)
[; ;I2C.c: 367: {
[e :U _I2C2_ACK ]
"366
[v _pType `E6905 ~T0 @X0 1 r1 ]
"367
[f ]
[; ;I2C.c: 368: SSP2CON2bits.ACKEN = 1;
"368
[e = . . _SSP2CON2bits 0 4 -> -> 1 `i `uc ]
[; ;I2C.c: 369: SSP2CON2bits.ACKDT = (bool)pType;
"369
[e = . . _SSP2CON2bits 0 5 -> _pType `uc ]
[; ;I2C.c: 370: }
"370
[e :UE 730 ]
}
"371
[v _I2C1_ISR `TF7021 ~T0 @X0 1 e ]
"372
{
[; ;I2C.c: 371: inline void I2C1_ISR()
[; ;I2C.c: 372: {
[e :U _I2C1_ISR ]
[f ]
[; ;I2C.c: 374: I2C_Master_Wait1();
"374
[e ( _I2C_Master_Wait1 ..  ]
[; ;I2C.c: 375: PIR1bits.SSP1IF = 0;
"375
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;I2C.c: 376: for(;;)
"376
{
"377
[e :U 732 ]
[; ;I2C.c: 377: {
{
[; ;I2C.c: 379: switch (I2C1T.mState)
"379
[e $U 736  ]
[; ;I2C.c: 380: {
"380
{
[; ;I2C.c: 381: case eI2C_WriteStart:
"381
[e :U 737 ]
"382
[e :U 738 ]
[; ;I2C.c: 382: case eI2C_ReadStart:
[; ;I2C.c: 384: SSP1CON2bits.SEN = 1;
"384
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;I2C.c: 385: I2CT_Next(&I2C1T);
"385
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 386: return;
"386
[e $UE 731  ]
[; ;I2C.c: 388: case eI2C_ReadRestart:
"388
[e :U 739 ]
[; ;I2C.c: 390: SSP1CON2bits.RSEN = 1;
"390
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;I2C.c: 391: I2CT_Next(&I2C1T);
"391
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 392: return;
"392
[e $UE 731  ]
[; ;I2C.c: 394: case eI2C_WriteWaitClearFlag:
"394
[e :U 740 ]
"395
[e :U 741 ]
[; ;I2C.c: 395: case eI2C_ReadWaitClearFlag:
[; ;I2C.c: 397: I2CT_Next(&I2C1T);
"397
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 398: break;
"398
[e $U 735  ]
[; ;I2C.c: 400: case eI2C_WriteAddress:
"400
[e :U 742 ]
[; ;I2C.c: 402: SSP1BUF = I2CT_WAddress(&I2C1T);
"402
[e = _SSP1BUF ( _I2CT_WAddress (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 403: I2CT_Next(&I2C1T);
"403
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 404: return;
"404
[e $UE 731  ]
[; ;I2C.c: 405: case eI2C_ReadAddress:
"405
[e :U 743 ]
[; ;I2C.c: 407: SSP1BUF = I2CT_RAddress(&I2C1T);
"407
[e = _SSP1BUF ( _I2CT_RAddress (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 408: I2CT_Next(&I2C1T);
"408
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 409: return;
"409
[e $UE 731  ]
[; ;I2C.c: 411: case eI2C_WriteCheckAddressACK:
"411
[e :U 744 ]
"412
[e :U 745 ]
[; ;I2C.c: 412: case eI2C_ReadCheckAddressACK:
[; ;I2C.c: 414: if (SSP1CON2bits.ACKSTAT)
"414
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 746  ]
[; ;I2C.c: 415: I2CT_Stop(&I2C1T);
"415
[e ( _I2CT_Stop (1 -> &U _I2C1T `C*S641 ]
[e $U 747  ]
"416
[e :U 746 ]
[; ;I2C.c: 416: else
[; ;I2C.c: 417: I2CT_Next(&I2C1T);
"417
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[e :U 747 ]
[; ;I2C.c: 418: break;
"418
[e $U 735  ]
[; ;I2C.c: 420: case eI2C_WriteAddrClearFlag:
"420
[e :U 748 ]
"421
[e :U 749 ]
[; ;I2C.c: 421: case eI2C_ReadAddrClearFlag:
[; ;I2C.c: 423: I2CT_Next(&I2C1T);
"423
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 424: break;
"424
[e $U 735  ]
[; ;I2C.c: 426: case eI2C_WriteRestart:
"426
[e :U 750 ]
[; ;I2C.c: 427: I2CT_Next(&I2C1T);
"427
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 428: break;
"428
[e $U 735  ]
[; ;I2C.c: 429: case eI2C_WriteData:
"429
[e :U 751 ]
[; ;I2C.c: 431: I2CT_Get(&I2C1T, (UINT8Ptr)&SSP1BUF);
"431
[e ( _I2CT_Get (2 , -> &U _I2C1T `C*S641 -> &U _SSP1BUF `*uc ]
[; ;I2C.c: 432: I2CT_Next(&I2C1T);
"432
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 433: return;
"433
[e $UE 731  ]
[; ;I2C.c: 435: case eI2C_ReadData:
"435
[e :U 752 ]
[; ;I2C.c: 437: SSP1CON2bits.RCEN = 1;
"437
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;I2C.c: 438: I2CT_Next(&I2C1T);
"438
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 439: return;
"439
[e $UE 731  ]
[; ;I2C.c: 441: case eI2C_WriteDataCheckACK:
"441
[e :U 753 ]
[; ;I2C.c: 442: if (SSP1CON2bits.ACKSTAT)
"442
[e $ ! != -> . . _SSP1CON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 754  ]
[; ;I2C.c: 443: I2CT_Stop(&I2C1T);
"443
[e ( _I2CT_Stop (1 -> &U _I2C1T `C*S641 ]
[e $U 755  ]
"444
[e :U 754 ]
[; ;I2C.c: 444: else if (!I2CT_Continue(&I2C1T))
[e $ ! ! != -> ( _I2CT_Continue (1 -> &U _I2C1T `C*S641 `i -> -> -> 0 `i `uc `i 756  ]
[; ;I2C.c: 445: I2CT_Next(&I2C1T);
"445
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[e :U 756 ]
"446
[e :U 755 ]
[; ;I2C.c: 446: break;
[e $U 735  ]
[; ;I2C.c: 447: case eI2C_ReadDataCheckACK:
"447
[e :U 757 ]
[; ;I2C.c: 449: if(I2CT_Put(&I2C1T, (UINT8)SSP1BUF))
"449
[e $ ! != -> ( _I2CT_Put (2 , -> &U _I2C1T `C*S641 _SSP1BUF `i -> -> -> 0 `i `uc `i 758  ]
[; ;I2C.c: 450: {
"450
{
[; ;I2C.c: 451: I2CT_Continue(&I2C1T);
"451
[e ( _I2CT_Continue (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 452: I2C1_ACK(eI2C_NACK);
"452
[e ( _I2C1_ACK (1 . `E6905 0 ]
"453
}
[; ;I2C.c: 453: }
[e $U 759  ]
"454
[e :U 758 ]
[; ;I2C.c: 454: else
[; ;I2C.c: 455: {
"455
{
[; ;I2C.c: 456: I2CT_Stop(&I2C1T);
"456
[e ( _I2CT_Stop (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 457: I2C1_ACK(eI2C_ACK);
"457
[e ( _I2C1_ACK (1 . `E6905 1 ]
"458
}
[e :U 759 ]
[; ;I2C.c: 458: }
[; ;I2C.c: 459: return;
"459
[e $UE 731  ]
[; ;I2C.c: 461: case eI2C_WriteDataClearFlag:
"461
[e :U 760 ]
"462
[e :U 761 ]
[; ;I2C.c: 462: case eI2C_ReadDataClearFlag:
[; ;I2C.c: 464: I2CT_Next(&I2C1T);
"464
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 465: break;
"465
[e $U 735  ]
[; ;I2C.c: 467: case eI2C_ReadStop:
"467
[e :U 762 ]
"468
[e :U 763 ]
[; ;I2C.c: 468: case eI2C_WriteStop:
[; ;I2C.c: 470: if (I2C1_More(&I2C1T))
"470
[e $ ! != -> ( *U _I2C1_More (1 -> &U _I2C1T `C*S641 `i -> -> -> 0 `i `uc `i 764  ]
[; ;I2C.c: 471: break;
"471
[e $U 735  ]
[e :U 764 ]
[; ;I2C.c: 473: SSP1CON2bits.PEN = 1;
"473
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
[; ;I2C.c: 474: I2CT_Next(&I2C1T);
"474
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 475: return;
"475
[e $UE 731  ]
[; ;I2C.c: 477: case eI2C_WriteStopClearFlag:
"477
[e :U 765 ]
"478
[e :U 766 ]
[; ;I2C.c: 478: case eI2C_ReadStopClearFlag:
[; ;I2C.c: 480: I2C1_Done();
"480
[e ( *U _I2C1_Done ..  ]
[; ;I2C.c: 481: I2CT_Next(&I2C1T);
"481
[e ( _I2CT_Next (1 -> &U _I2C1T `C*S641 ]
[; ;I2C.c: 482: return;
"482
[e $UE 731  ]
"484
}
[; ;I2C.c: 484: }
[e $U 735  ]
"379
[e :U 736 ]
[e [\ . _I2C1T 4 , $ . `E6880 1 737
 , $ . `E6880 12 738
 , $ . `E6880 13 739
 , $ . `E6880 2 740
 , $ . `E6880 14 741
 , $ . `E6880 3 742
 , $ . `E6880 15 743
 , $ . `E6880 4 744
 , $ . `E6880 16 745
 , $ . `E6880 5 748
 , $ . `E6880 17 749
 , $ . `E6880 6 750
 , $ . `E6880 7 751
 , $ . `E6880 18 752
 , $ . `E6880 8 753
 , $ . `E6880 19 757
 , $ . `E6880 9 760
 , $ . `E6880 20 761
 , $ . `E6880 21 762
 , $ . `E6880 10 763
 , $ . `E6880 11 765
 , $ . `E6880 22 766
 735 ]
"484
[e :U 735 ]
"485
}
[; ;I2C.c: 485: }
[e $U 732  ]
[e :U 733 ]
}
[; ;I2C.c: 486: }
"486
[e :UE 731 ]
}
"487
[v _I2C2_ISR `TF7023 ~T0 @X0 1 e ]
"488
{
[; ;I2C.c: 487: inline void I2C2_ISR()
[; ;I2C.c: 488: {
[e :U _I2C2_ISR ]
[f ]
[; ;I2C.c: 489: }
"489
[e :UE 767 ]
}
