Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 50
        -max_paths 50
        -sort_by slack
Design : systolic_array
Version: J-2014.09
Date   : Thu Feb 21 21:49:33 2019
****************************************

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.171 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.522 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.522 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.522 f
  data arrival time                                               239.522

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.522
  --------------------------------------------------------------------------
  slack (MET)                                                     752.714


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.124 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.102 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.452 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.452 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.452 f
  data arrival time                                               239.452

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.452
  --------------------------------------------------------------------------
  slack (MET)                                                     752.784


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.171 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.410 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.410 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.410 f
  data arrival time                                               239.410

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.410
  --------------------------------------------------------------------------
  slack (MET)                                                     752.825


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.379 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.379 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.379 f
  data arrival time                                               239.379

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.379
  --------------------------------------------------------------------------
  slack (MET)                                                     752.856


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.379 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.379 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.379 f
  data arrival time                                               239.379

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.379
  --------------------------------------------------------------------------
  slack (MET)                                                     752.856


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.167 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.144 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.122 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.100 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.077 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.055 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.033 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.010 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.361 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.361 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.361 f
  data arrival time                                               239.361

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.361
  --------------------------------------------------------------------------
  slack (MET)                                                     752.875


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.146 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.124 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.102 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.341 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.341 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.341 f
  data arrival time                                               239.341

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.341
  --------------------------------------------------------------------------
  slack (MET)                                                     752.895


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.310 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.310 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.310 f
  data arrival time                                               239.310

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.310
  --------------------------------------------------------------------------
  slack (MET)                                                     752.926


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.310 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.310 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.310 f
  data arrival time                                               239.310

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.310
  --------------------------------------------------------------------------
  slack (MET)                                                     752.926


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.097 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.075 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.052 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.030 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.008 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.986 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.963 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.941 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.292 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.292 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.292 f
  data arrival time                                               239.292

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.292
  --------------------------------------------------------------------------
  slack (MET)                                                     752.944


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.087 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.065 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.042 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.020 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.953 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.931 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.281 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.281 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.281 f
  data arrival time                                               239.281

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.281
  --------------------------------------------------------------------------
  slack (MET)                                                     752.954


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.268 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.268 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.268 f
  data arrival time                                               239.268

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.268
  --------------------------------------------------------------------------
  slack (MET)                                                     752.967


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.185 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.163 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.140 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.118 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.096 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.074 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.051 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.029 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.268 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.268 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.268 f
  data arrival time                                               239.268

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.268
  --------------------------------------------------------------------------
  slack (MET)                                                     752.967


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.167 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.144 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.122 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.100 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.077 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.055 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.033 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    226.010 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.250 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.250 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.250 f
  data arrival time                                               239.250

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.250
  --------------------------------------------------------------------------
  slack (MET)                                                     752.986


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.043 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.021 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.954 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.931 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.909 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.887 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.237 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.237 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.237 f
  data arrival time                                               239.237

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.237
  --------------------------------------------------------------------------
  slack (MET)                                                     752.998


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.219 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.219 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.219 f
  data arrival time                                               239.219

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.219
  --------------------------------------------------------------------------
  slack (MET)                                                     753.017


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.219 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.219 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.219 f
  data arrival time                                               239.219

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.219
  --------------------------------------------------------------------------
  slack (MET)                                                     753.017


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.018 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.995 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.973 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.928 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.906 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.212 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.212 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.212 f
  data arrival time                                               239.212

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.212
  --------------------------------------------------------------------------
  slack (MET)                                                     753.024


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.199 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.199 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.199 f
  data arrival time                                               239.199

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.199
  --------------------------------------------------------------------------
  slack (MET)                                                     753.037


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.345 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.965 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.116 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.093 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.071 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.049 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.026 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.004 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.982 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.960 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.199 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.199 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.199 f
  data arrival time                                               239.199

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.199
  --------------------------------------------------------------------------
  slack (MET)                                                     753.037


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.327 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.947 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.097 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.075 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.052 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.030 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.008 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.986 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.963 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.941 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.180 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.180 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.180 f
  data arrival time                                               239.180

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.180
  --------------------------------------------------------------------------
  slack (MET)                                                     753.055


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.087 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.065 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.042 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.020 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.953 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.931 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.170 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.170 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.170 f
  data arrival time                                               239.170

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.170
  --------------------------------------------------------------------------
  slack (MET)                                                     753.065


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.974 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.929 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.907 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.840 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.817 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.168 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.168 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.168 f
  data arrival time                                               239.168

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.168
  --------------------------------------------------------------------------
  slack (MET)                                                     753.068


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.149 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.149 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.149 f
  data arrival time                                               239.149

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.149
  --------------------------------------------------------------------------
  slack (MET)                                                     753.086


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.149 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.149 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.149 f
  data arrival time                                               239.149

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.149
  --------------------------------------------------------------------------
  slack (MET)                                                     753.086


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.923 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.833 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.139 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.139 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.139 f
  data arrival time                                               239.139

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.139
  --------------------------------------------------------------------------
  slack (MET)                                                     753.096


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.923 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.833 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.139 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.139 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.139 f
  data arrival time                                               239.139

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.139
  --------------------------------------------------------------------------
  slack (MET)                                                     753.096


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.945 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.922 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.900 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.878 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.856 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.833 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.811 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.789 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.139 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.139 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.139 f
  data arrival time                                               239.139

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.139
  --------------------------------------------------------------------------
  slack (MET)                                                     753.097


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.043 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.021 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.998 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.976 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.954 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.931 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.909 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.887 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.126 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.126 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.126 f
  data arrival time                                               239.126

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.126
  --------------------------------------------------------------------------
  slack (MET)                                                     753.109


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.108 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.108 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.108 f
  data arrival time                                               239.108

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.108
  --------------------------------------------------------------------------
  slack (MET)                                                     753.128


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.024 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.002 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.980 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.958 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.935 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.913 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.891 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.868 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.108 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.108 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.108 f
  data arrival time                                               239.108

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.108
  --------------------------------------------------------------------------
  slack (MET)                                                     753.128


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.247 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.867 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.018 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.995 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.973 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.928 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.906 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.101 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.101 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.101 f
  data arrival time                                               239.101

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.101
  --------------------------------------------------------------------------
  slack (MET)                                                     753.135


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.554    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.554    171.881 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.859 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.554    180.859 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.554    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.554    189.837 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.238 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    208.216 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    217.193 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.554    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    163.327 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.305 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.283 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.260 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.554    198.815 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.792 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.770 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.748 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.098 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.098 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.098 f
  data arrival time                                               239.098

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.098
  --------------------------------------------------------------------------
  slack (MET)                                                     753.138


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.043 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.663 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.220    162.882 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.860 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.838 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.816 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.793 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.771 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.749 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.726 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.077 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.077 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.077 f
  data arrival time                                               239.077

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.077
  --------------------------------------------------------------------------
  slack (MET)                                                     753.159


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.876 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.809 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.070 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.070 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.070 f
  data arrival time                                               239.070

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.070
  --------------------------------------------------------------------------
  slack (MET)                                                     753.166


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.320     82.849 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.095 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.048 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.294 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.876 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.809 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.070 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.070 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.070 f
  data arrival time                                               239.070

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.070
  --------------------------------------------------------------------------
  slack (MET)                                                     753.166


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U119/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U61/Z (XOR2_X1)       6.489     68.530 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.177     82.707 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     96.953 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    110.906 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.152 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.105 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.725 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.875 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.853 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.831 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.808 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.786 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.764 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.742 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.719 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.070 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.070 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.070 f
  data arrival time                                               239.070

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.070
  --------------------------------------------------------------------------
  slack (MET)                                                     753.166


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    111.146 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.392 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.203 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.823 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.974 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.951 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.929 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.907 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.884 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.862 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.840 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.817 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.057 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.057 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.057 f
  data arrival time                                               239.057

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.057
  --------------------------------------------------------------------------
  slack (MET)                                                     753.179


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.811    110.985 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.232 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.038 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.038 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.038 f
  data arrival time                                               239.038

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.038
  --------------------------------------------------------------------------
  slack (MET)                                                     753.197


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.361     82.929 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.175 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.128 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.374 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.811    139.185 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    153.805 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    162.955 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    171.933 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.910 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.888 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.866 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.844 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.821 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.799 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.239    239.038 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.038 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.038 f
  data arrival time                                               239.038

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.038
  --------------------------------------------------------------------------
  slack (MET)                                                     753.197


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    199.168 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.554    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.029 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.029 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.029 f
  data arrival time                                               239.029

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.029
  --------------------------------------------------------------------------
  slack (MET)                                                     753.207


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    181.213 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    190.191 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.554    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.029 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.029 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.029 f
  data arrival time                                               239.029

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.029
  --------------------------------------------------------------------------
  slack (MET)                                                     753.207


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.978    172.235 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.554    180.790 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.767 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.029 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.029 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.029 f
  data arrival time                                               239.029

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.029
  --------------------------------------------------------------------------
  slack (MET)                                                     753.207


  Startpoint: left_inputs[15]
              (input port clocked by clk_input)
  Endpoint: gen3_0__gen4_0__mac_inst/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk_input)
  Path Group: clk_input
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_input (rise edge)                            0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                  50.000     50.000 r
  left_inputs[15] (in)                                   0.000     50.000 r
  gen3_0__gen4_0__mac_inst/a[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/A[0] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000     50.000 r
  gen3_0__gen4_0__mac_inst/mult_23/U31/ZN (INV_X1)       5.496     55.496 f
  gen3_0__gen4_0__mac_inst/mult_23/U120/ZN (NOR2_X1)     6.545     62.041 r
  gen3_0__gen4_0__mac_inst/mult_23/U2/ZN (INV_X1)        2.557     64.598 f
  gen3_0__gen4_0__mac_inst/mult_23/U24/ZN (NOR2_X1)      3.970     68.568 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_2_5/S (FA_X1)     14.521     83.089 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_3_4/S (FA_X1)     14.246     97.335 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_4_3/S (FA_X1)     13.953    111.288 f
  gen3_0__gen4_0__mac_inst/mult_23/S2_5_2/S (FA_X1)     14.246    125.534 r
  gen3_0__gen4_0__mac_inst/mult_23/S2_6_1/S (FA_X1)     13.953    139.487 f
  gen3_0__gen4_0__mac_inst/mult_23/S4_0/S (FA_X1)       14.620    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/A[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/FS_1/SUM[5] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/mult_23/PRODUCT[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/A[7] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    154.107 r
  gen3_0__gen4_0__mac_inst/add_24/U1_7/CO (FA_X1)        9.150    163.258 r
  gen3_0__gen4_0__mac_inst/add_24/U1_8/CO (FA_X1)        8.554    171.812 r
  gen3_0__gen4_0__mac_inst/add_24/U1_9/CO (FA_X1)        8.978    180.790 r
  gen3_0__gen4_0__mac_inst/add_24/U1_10/CO (FA_X1)       8.978    189.767 r
  gen3_0__gen4_0__mac_inst/add_24/U1_11/CO (FA_X1)       8.978    198.745 r
  gen3_0__gen4_0__mac_inst/add_24/U1_12/CO (FA_X1)       8.978    207.723 r
  gen3_0__gen4_0__mac_inst/add_24/U1_13/CO (FA_X1)       8.978    216.701 r
  gen3_0__gen4_0__mac_inst/add_24/U1_14/CO (FA_X1)       8.978    225.678 r
  gen3_0__gen4_0__mac_inst/add_24/U1_15/S (FA_X1)       13.350    239.029 f
  gen3_0__gen4_0__mac_inst/add_24/SUM[15] (MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0)
                                                         0.000    239.029 f
  gen3_0__gen4_0__mac_inst/out_reg_0_/D (DFFRNQ_X1)      0.000    239.029 f
  data arrival time                                               239.029

  clock clk_input (rise edge)                         1000.000   1000.000
  clock network delay (ideal)                            0.000   1000.000
  clock uncertainty                                     -0.200    999.800
  gen3_0__gen4_0__mac_inst/out_reg_0_/CLK (DFFRNQ_X1)    0.000    999.800 r
  library setup time                                    -7.564    992.236
  data required time                                              992.236
  --------------------------------------------------------------------------
  data required time                                              992.236
  data arrival time                                              -239.029
  --------------------------------------------------------------------------
  slack (MET)                                                     753.207


1
