// Seed: 2221298512
module module_0;
  tri0 id_1;
  assign id_2 = (1);
  assign id_1 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wire id_2,
    input supply0 id_3
);
  assign id_2 = {1 == id_3{1'd0 * -1}};
  id_5(
      -1 & 1'd0
  );
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_8;
endmodule
module module_2 (
    input supply1 id_0,
    output wor id_1,
    output tri1 id_2,
    output logic id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6
);
  wire id_8;
  always_comb id_3 <= 1;
  wire id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
  wire id_12;
  wire \id_13 ;
endmodule
