##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_photon_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_photon_IntClock:R)
		5.2::Critical Path Report for (UART_photon_IntClock:R vs. UART_photon_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK             | Frequency: 56.18 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: UART_photon_IntClock  | Frequency: 56.18 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_photon_IntClock  41666.7          23868       N/A              N/A         N/A              N/A         N/A              N/A         
UART_photon_IntClock  UART_photon_IntClock  1.30417e+007     13024201    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase        
-----------  ------------  ----------------------  
Tx_1(0)_PAD  29768         UART_photon_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.18 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23868p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell4         2461   2461  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/main_1         macrocell6      5608   8069  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/q              macrocell6      3350  11419  23868  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  14329  23868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_photon_IntClock
**************************************************
Clock: UART_photon_IntClock
Frequency: 56.18 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23868p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell4         2461   2461  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/main_1         macrocell6      5608   8069  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/q              macrocell6      3350  11419  23868  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  14329  23868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_photon_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23868p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell4         2461   2461  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/main_1         macrocell6      5608   8069  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/q              macrocell6      3350  11419  23868  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  14329  23868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_photon_IntClock:R vs. UART_photon_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11276
-------------------------------------   ----- 
End-of-path arrival time (ps)           11276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024201  RISE       1
\UART_photon:BUART:counter_load_not\/main_1           macrocell2      4366   5616  13024201  RISE       1
\UART_photon:BUART:counter_load_not\/q                macrocell2      3350   8966  13024201  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2310  11276  13024201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23868p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                     iocell4         2461   2461  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/main_1         macrocell6      5608   8069  23868  RISE       1
\UART_photon:BUART:rx_postpoll\/q              macrocell6      3350  11419  23868  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2910  14329  23868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:rx_state_2\/main_8
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 29173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:rx_state_2\/main_8  macrocell18   6523   8984  29173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:rx_state_0\/main_9
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 29321p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:rx_state_0\/main_9  macrocell15   6375   8836  29321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:pollcount_1\/main_3
Capture Clock  : \UART_photon:BUART:pollcount_1\/clock_0
Path slack     : 30080p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:pollcount_1\/main_3  macrocell21   5615   8076  30080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:pollcount_0\/main_2
Capture Clock  : \UART_photon:BUART:pollcount_0\/clock_0
Path slack     : 30087p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:pollcount_0\/main_2  macrocell22   5608   8069  30087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:rx_status_3\/main_6
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 30087p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:rx_status_3\/main_6  macrocell23   5608   8069  30087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_photon:BUART:rx_last\/main_0
Capture Clock  : \UART_photon:BUART:rx_last\/clock_0
Path slack     : 30087p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_photon_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8069
-------------------------------------   ---- 
End-of-path arrival time (ps)           8069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell4       2461   2461  23868  RISE       1
\UART_photon:BUART:rx_last\/main_0  macrocell24   5608   8069  30087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11276
-------------------------------------   ----- 
End-of-path arrival time (ps)           11276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q                      macrocell11     1250   1250  13024201  RISE       1
\UART_photon:BUART:counter_load_not\/main_1           macrocell2      4366   5616  13024201  RISE       1
\UART_photon:BUART:counter_load_not\/q                macrocell2      3350   8966  13024201  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2310  11276  13024201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_photon:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024904p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q            macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_counter_load\/main_3  macrocell5    4486   5736  13024904  RISE       1
\UART_photon:BUART:rx_counter_load\/q       macrocell5    3350   9086  13024904  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/load   count7cell    2317  11403  13024904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_photon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_photon:BUART:sRX:RxSts\/clock
Path slack     : 13026346p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14820
-------------------------------------   ----- 
End-of-path arrival time (ps)           14820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13026346  RISE       1
\UART_photon:BUART:rx_status_4\/main_1                 macrocell7      2323   5903  13026346  RISE       1
\UART_photon:BUART:rx_status_4\/q                      macrocell7      3350   9253  13026346  RISE       1
\UART_photon:BUART:sRX:RxSts\/status_4                 statusicell2    5568  14820  13026346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_photon:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_photon:BUART:sTX:TxSts\/clock
Path slack     : 13027175p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13991
-------------------------------------   ----- 
End-of-path arrival time (ps)           13991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027175  RISE       1
\UART_photon:BUART:tx_status_0\/main_3                 macrocell3      4750   8330  13027175  RISE       1
\UART_photon:BUART:tx_status_0\/q                      macrocell3      3350  11680  13027175  RISE       1
\UART_photon:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13991  13027175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_photon:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029349p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q                macrocell11     1250   1250  13024201  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5058   6308  13029349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_photon:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029564p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q                macrocell10     1250   1250  13024280  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4843   6093  13029564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_photon:BUART:tx_state_0\/main_3
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13029827p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027175  RISE       1
\UART_photon:BUART:tx_state_0\/main_3                  macrocell11     4750   8330  13029827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_4
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13029941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8215
-------------------------------------   ---- 
End-of-path arrival time (ps)           8215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q        macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_status_3\/main_4  macrocell23   6965   8215  13029941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_3
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13030052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q        macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_status_3\/main_3  macrocell23   6855   8105  13030052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_bitclk\/q
Path End       : \UART_photon:BUART:tx_state_0\/main_5
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13030515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_bitclk\/q        macrocell13   1250   1250  13030515  RISE       1
\UART_photon:BUART:tx_state_0\/main_5  macrocell11   6392   7642  13030515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13030975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q         macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_3  macrocell16   5931   7181  13030975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_3
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13030975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q       macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_state_2\/main_3  macrocell18   5931   7181  13030975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_photon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030975p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7181
-------------------------------------   ---- 
End-of-path arrival time (ps)           7181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q               macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/main_2  macrocell20   5931   7181  13030975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031105p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13026099  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3301   4551  13031105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031114p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q                macrocell15     1250   1250  13026117  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3293   4543  13031114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_photon:BUART:pollcount_0\/main_1
Capture Clock  : \UART_photon:BUART:pollcount_0\/clock_0
Path slack     : 13031223p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031223  RISE       1
\UART_photon:BUART:pollcount_0\/main_1        macrocell22   4994   6934  13031223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q         macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_4  macrocell16   5636   6886  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_4
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q       macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_state_2\/main_4  macrocell18   5636   6886  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_photon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q               macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/main_3  macrocell20   5636   6886  13031271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_photon:BUART:txn\/main_3
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13031464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031464  RISE       1
\UART_photon:BUART:txn\/main_3                macrocell9      2323   6693  13031464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13031476  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2931   4181  13031476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_photon:BUART:pollcount_1\/main_0
Capture Clock  : \UART_photon:BUART:pollcount_1\/clock_0
Path slack     : 13031479p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031479  RISE       1
\UART_photon:BUART:pollcount_1\/main_0        macrocell21   4737   6677  13031479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_photon:BUART:pollcount_1\/main_1
Capture Clock  : \UART_photon:BUART:pollcount_1\/clock_0
Path slack     : 13031789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031223  RISE       1
\UART_photon:BUART:pollcount_1\/main_1        macrocell21   4427   6367  13031789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:txn\/main_2
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13031854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q  macrocell11   1250   1250  13024201  RISE       1
\UART_photon:BUART:txn\/main_2    macrocell9    5053   6303  13031854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:tx_state_1\/main_1
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13031854p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q       macrocell11   1250   1250  13024201  RISE       1
\UART_photon:BUART:tx_state_1\/main_1  macrocell10   5053   6303  13031854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_photon:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031901p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025378  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3566   3756  13031901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_0\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_10
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13031937p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_0\/q       macrocell22   1250   1250  13027029  RISE       1
\UART_photon:BUART:rx_state_0\/main_10  macrocell15   4970   6220  13031937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_photon:BUART:pollcount_0\/main_0
Capture Clock  : \UART_photon:BUART:pollcount_0\/clock_0
Path slack     : 13032035p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031479  RISE       1
\UART_photon:BUART:pollcount_0\/main_0        macrocell22   4182   6122  13032035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_bitclk\/q
Path End       : \UART_photon:BUART:txn\/main_6
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13032079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_bitclk\/q  macrocell13   1250   1250  13030515  RISE       1
\UART_photon:BUART:txn\/main_6   macrocell9    4828   6078  13032079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_bitclk\/q
Path End       : \UART_photon:BUART:tx_state_1\/main_5
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13032079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_bitclk\/q        macrocell13   1250   1250  13030515  RISE       1
\UART_photon:BUART:tx_state_1\/main_5  macrocell10   4828   6078  13032079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_4
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q       macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_state_0\/main_4  macrocell15   4486   5736  13032421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_2\/q
Path End       : \UART_photon:BUART:rx_state_3\/main_4
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13032421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_2\/q       macrocell18   1250   1250  13024904  RISE       1
\UART_photon:BUART:rx_state_3\/main_4  macrocell17   4486   5736  13032421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_3
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13032506p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q       macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_state_0\/main_3  macrocell15   4400   5650  13032506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_3\/q
Path End       : \UART_photon:BUART:rx_state_3\/main_3
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13032506p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_3\/q       macrocell17   1250   1250  13024989  RISE       1
\UART_photon:BUART:rx_state_3\/main_3  macrocell17   4400   5650  13032506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:tx_state_2\/main_1
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13032541p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q       macrocell11   1250   1250  13024201  RISE       1
\UART_photon:BUART:tx_state_2\/main_1  macrocell12   4366   5616  13032541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_photon:BUART:tx_bitclk\/clock_0
Path slack     : 13032541p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q      macrocell11   1250   1250  13024201  RISE       1
\UART_photon:BUART:tx_bitclk\/main_1  macrocell13   4366   5616  13032541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:tx_state_2\/main_0
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13032620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q       macrocell10   1250   1250  13024280  RISE       1
\UART_photon:BUART:tx_state_2\/main_0  macrocell12   4287   5537  13032620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_photon:BUART:tx_bitclk\/clock_0
Path slack     : 13032620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q      macrocell10   1250   1250  13024280  RISE       1
\UART_photon:BUART:tx_bitclk\/main_0  macrocell13   4287   5537  13032620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_0
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13032702p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_status_3\/main_0   macrocell23   4205   5455  13032702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_1
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13032718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q        macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_status_3\/main_1  macrocell23   4188   5438  13032718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_bitclk\/q
Path End       : \UART_photon:BUART:tx_state_2\/main_5
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13033014p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5143
-------------------------------------   ---- 
End-of-path arrival time (ps)           5143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_bitclk\/q        macrocell13   1250   1250  13030515  RISE       1
\UART_photon:BUART:tx_state_2\/main_5  macrocell12   3893   5143  13033014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_1\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_8
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033038p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_1\/q      macrocell21   1250   1250  13027606  RISE       1
\UART_photon:BUART:rx_state_0\/main_8  macrocell15   3869   5119  13033038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_2
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13033077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031476  RISE       1
\UART_photon:BUART:rx_status_3\/main_2  macrocell23   3830   5080  13033077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_0\/q
Path End       : \UART_photon:BUART:tx_state_0\/main_1
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13033103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_0\/q       macrocell11   1250   1250  13024201  RISE       1
\UART_photon:BUART:tx_state_0\/main_1  macrocell11   3804   5054  13033103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_photon:BUART:tx_state_0\/main_2
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13033157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025378  RISE       1
\UART_photon:BUART:tx_state_0\/main_2               macrocell11     4810   5000  13033157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_0\/q
Path End       : \UART_photon:BUART:pollcount_0\/main_3
Capture Clock  : \UART_photon:BUART:pollcount_0\/clock_0
Path slack     : 13033249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_0\/q       macrocell22   1250   1250  13027029  RISE       1
\UART_photon:BUART:pollcount_0\/main_3  macrocell22   3658   4908  13033249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_0\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_7
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13033249p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_0\/q       macrocell22   1250   1250  13027029  RISE       1
\UART_photon:BUART:rx_status_3\/main_7  macrocell23   3658   4908  13033249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:tx_state_0\/main_0
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13033355p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q       macrocell10   1250   1250  13024280  RISE       1
\UART_photon:BUART:tx_state_0\/main_0  macrocell11   3552   4802  13033355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:txn\/main_1
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13033357p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q  macrocell10   1250   1250  13024280  RISE       1
\UART_photon:BUART:txn\/main_1    macrocell9    3549   4799  13033357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_1\/q
Path End       : \UART_photon:BUART:tx_state_1\/main_0
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13033357p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_1\/q       macrocell10   1250   1250  13024280  RISE       1
\UART_photon:BUART:tx_state_1\/main_0  macrocell10   3549   4799  13033357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_photon:BUART:rx_state_0\/main_7
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART_photon:BUART:rx_state_0\/main_7         macrocell15   2816   4756  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_photon:BUART:rx_state_3\/main_7
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART_photon:BUART:rx_state_3\/main_7         macrocell17   2816   4756  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_photon:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_7       macrocell16   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_photon:BUART:rx_state_2\/main_7
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033414p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033401  RISE       1
\UART_photon:BUART:rx_state_2\/main_7         macrocell18   2803   4743  13033414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_photon:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_photon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031223  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/main_1   macrocell19   2671   4611  13033545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_photon:BUART:rx_state_0\/main_5
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033584  RISE       1
\UART_photon:BUART:rx_state_0\/main_5         macrocell15   2633   4573  13033584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_photon:BUART:rx_state_3\/main_5
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033584  RISE       1
\UART_photon:BUART:rx_state_3\/main_5         macrocell17   2633   4573  13033584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_photon:BUART:rx_state_0\/main_6
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_photon:BUART:rx_state_0\/main_6         macrocell15   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_photon:BUART:rx_state_3\/main_6
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_photon:BUART:rx_state_3\/main_6         macrocell17   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_photon:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033584  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_5       macrocell16   2618   4558  13033599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_photon:BUART:rx_state_2\/main_5
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033584  RISE       1
\UART_photon:BUART:rx_state_2\/main_5         macrocell18   2618   4558  13033599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q         macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_1  macrocell16   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_1
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q       macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_state_2\/main_1  macrocell18   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_photon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q               macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/main_1  macrocell20   3304   4554  13033603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_photon:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_6       macrocell16   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_photon:BUART:rx_state_2\/main_6
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_photon:BUART:rx_state_2\/main_6         macrocell18   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_0
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_state_0\/main_0    macrocell15   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_state_3\/main_0
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_state_3\/main_0    macrocell17   3291   4541  13033616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_1
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q       macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_state_0\/main_1  macrocell15   3273   4523  13033634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_state_0\/q
Path End       : \UART_photon:BUART:rx_state_3\/main_1
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_state_0\/q       macrocell15   1250   1250  13026117  RISE       1
\UART_photon:BUART:rx_state_3\/main_1  macrocell17   3273   4523  13033634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_0  macrocell16   3266   4516  13033641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_0
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_state_2\/main_0    macrocell18   3266   4516  13033641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_photon:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_photon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13026099  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/main_0  macrocell20   3266   4516  13033641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_photon:BUART:tx_state_2\/main_2
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13033718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025378  RISE       1
\UART_photon:BUART:tx_state_2\/main_2               macrocell12     4248   4438  13033718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_photon:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_photon:BUART:tx_bitclk\/clock_0
Path slack     : 13033718p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025378  RISE       1
\UART_photon:BUART:tx_bitclk\/main_2                macrocell13     4248   4438  13033718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_1\/q
Path End       : \UART_photon:BUART:pollcount_1\/main_2
Capture Clock  : \UART_photon:BUART:pollcount_1\/clock_0
Path slack     : 13033803p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_1\/q       macrocell21   1250   1250  13027606  RISE       1
\UART_photon:BUART:pollcount_1\/main_2  macrocell21   3104   4354  13033803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_0\/q
Path End       : \UART_photon:BUART:pollcount_1\/main_4
Capture Clock  : \UART_photon:BUART:pollcount_1\/clock_0
Path slack     : 13033817p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_0\/q       macrocell22   1250   1250  13027029  RISE       1
\UART_photon:BUART:pollcount_1\/main_4  macrocell21   3090   4340  13033817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:pollcount_1\/q
Path End       : \UART_photon:BUART:rx_status_3\/main_5
Capture Clock  : \UART_photon:BUART:rx_status_3\/clock_0
Path slack     : 13033826p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:pollcount_1\/q       macrocell21   1250   1250  13027606  RISE       1
\UART_photon:BUART:rx_status_3\/main_5  macrocell23   3081   4331  13033826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_2\/q
Path End       : \UART_photon:BUART:tx_state_0\/main_4
Capture Clock  : \UART_photon:BUART:tx_state_0\/clock_0
Path slack     : 13033832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_2\/q       macrocell12   1250   1250  13025493  RISE       1
\UART_photon:BUART:tx_state_0\/main_4  macrocell11   3075   4325  13033832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_2\/q
Path End       : \UART_photon:BUART:tx_state_2\/main_3
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_2\/q       macrocell12   1250   1250  13025493  RISE       1
\UART_photon:BUART:tx_state_2\/main_3  macrocell12   3074   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_2\/q
Path End       : \UART_photon:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_photon:BUART:tx_bitclk\/clock_0
Path slack     : 13033833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_2\/q      macrocell12   1250   1250  13025493  RISE       1
\UART_photon:BUART:tx_bitclk\/main_3  macrocell13   3074   4324  13033833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_photon:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_photon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033880  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4276  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_photon:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_photon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031479  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/main_0   macrocell19   2333   4273  13033884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_2\/q
Path End       : \UART_photon:BUART:txn\/main_4
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13033976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_2\/q  macrocell12   1250   1250  13025493  RISE       1
\UART_photon:BUART:txn\/main_4    macrocell9    2930   4180  13033976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:tx_state_2\/q
Path End       : \UART_photon:BUART:tx_state_1\/main_3
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13033976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:tx_state_2\/q       macrocell12   1250   1250  13025493  RISE       1
\UART_photon:BUART:tx_state_1\/main_3  macrocell10   2930   4180  13033976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_photon:BUART:rx_load_fifo\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13031476  RISE       1
\UART_photon:BUART:rx_load_fifo\/main_2  macrocell16   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_2
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13033981p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031476  RISE       1
\UART_photon:BUART:rx_state_2\/main_2   macrocell18   2926   4176  13033981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:rx_state_0\/main_2
Capture Clock  : \UART_photon:BUART:rx_state_0\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031476  RISE       1
\UART_photon:BUART:rx_state_0\/main_2   macrocell15   2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_bitclk_enable\/q
Path End       : \UART_photon:BUART:rx_state_3\/main_2
Capture Clock  : \UART_photon:BUART:rx_state_3\/clock_0
Path slack     : 13033991p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031476  RISE       1
\UART_photon:BUART:rx_state_3\/main_2   macrocell17   2916   4166  13033991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_last\/q
Path End       : \UART_photon:BUART:rx_state_2\/main_9
Capture Clock  : \UART_photon:BUART:rx_state_2\/clock_0
Path slack     : 13034001p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_last\/q          macrocell24   1250   1250  13034001  RISE       1
\UART_photon:BUART:rx_state_2\/main_9  macrocell18   2906   4156  13034001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_photon:BUART:tx_state_1\/main_2
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13034386p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025378  RISE       1
\UART_photon:BUART:tx_state_1\/main_2               macrocell10     3580   3770  13034386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:txn\/q
Path End       : \UART_photon:BUART:txn\/main_0
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_photon:BUART:txn\/q       macrocell9    1250   1250  13034605  RISE       1
\UART_photon:BUART:txn\/main_0  macrocell9    2302   3552  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_load_fifo\/q
Path End       : \UART_photon:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_photon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034685p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13028402  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2601   3851  13034685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_photon:BUART:txn\/main_5
Capture Clock  : \UART_photon:BUART:txn\/clock_0
Path slack     : 13035363p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2794
-------------------------------------   ---- 
End-of-path arrival time (ps)           2794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035363  RISE       1
\UART_photon:BUART:txn\/main_5                      macrocell9      2604   2794  13035363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_photon:BUART:tx_state_1\/main_4
Capture Clock  : \UART_photon:BUART:tx_state_1\/clock_0
Path slack     : 13035363p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2794
-------------------------------------   ---- 
End-of-path arrival time (ps)           2794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035363  RISE       1
\UART_photon:BUART:tx_state_1\/main_4               macrocell10     2604   2794  13035363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_photon:BUART:tx_state_2\/main_4
Capture Clock  : \UART_photon:BUART:tx_state_2\/clock_0
Path slack     : 13035372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2785
-------------------------------------   ---- 
End-of-path arrival time (ps)           2785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_photon:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035363  RISE       1
\UART_photon:BUART:tx_state_2\/main_4               macrocell12     2595   2785  13035372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_photon:BUART:rx_status_3\/q
Path End       : \UART_photon:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_photon:BUART:sRX:RxSts\/clock
Path slack     : 13036989p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_photon_IntClock:R#1 vs. UART_photon_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_photon:BUART:rx_status_3\/q       macrocell23    1250   1250  13036989  RISE       1
\UART_photon:BUART:sRX:RxSts\/status_3  statusicell2   2927   4177  13036989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_photon:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

