

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.870 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      132|      132|  0.528 us|  0.528 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_764_2  |      130|      130|         5|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FFT.cpp:764]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %out_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln764 = store i7 0, i7 %i" [FFT.cpp:764]   --->   Operation 10 'store' 'store_ln764' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc8"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [FFT.cpp:764]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln764 = icmp_eq  i7 %i_1, i7 64" [FFT.cpp:764]   --->   Operation 13 'icmp' 'icmp_ln764' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.87ns)   --->   "%add_ln764 = add i7 %i_1, i7 1" [FFT.cpp:764]   --->   Operation 14 'add' 'add_ln764' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln764 = br i1 %icmp_ln764, void %for.inc8.split, void %for.end10.exitStub" [FFT.cpp:764]   --->   Operation 15 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i7 %i_1" [FFT.cpp:764]   --->   Operation 16 'zext' 'zext_ln764' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 17 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 18 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 18 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 19 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 20 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 20 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 21 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 22 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 22 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 23 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 24 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 25 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 26 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 26 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 27 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 28 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 29 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 30 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr = getelementptr i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3, i64 0, i64 %zext_ln764" [FFT.cpp:765]   --->   Operation 31 'getelementptr' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr' <Predicate = (!icmp_ln764)> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 32 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = (!icmp_ln764)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 33 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 33 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 34 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 35 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 35 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 36 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 37 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 38 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 38 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 39 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [2/3] (1.68ns)   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 40 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln764 = store i7 %add_ln764, i7 %i" [FFT.cpp:764]   --->   Operation 41 'store' 'store_ln764' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln764)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.68>
ST_4 : Operation 42 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr" [FFT.cpp:765]   --->   Operation 42 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 43 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr" [FFT.cpp:765]   --->   Operation 43 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr" [FFT.cpp:765]   --->   Operation 44 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr" [FFT.cpp:765]   --->   Operation 45 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr" [FFT.cpp:765]   --->   Operation 46 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr" [FFT.cpp:765]   --->   Operation 47 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 48 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr" [FFT.cpp:765]   --->   Operation 48 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load = load i6 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr" [FFT.cpp:765]   --->   Operation 49 'load' 'FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln765 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load" [FFT.cpp:765]   --->   Operation 50 'bitcast' 'bitcast_ln765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln765_1 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load" [FFT.cpp:765]   --->   Operation 51 'bitcast' 'bitcast_ln765_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln765_2 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load" [FFT.cpp:765]   --->   Operation 52 'bitcast' 'bitcast_ln765_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln765_3 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load" [FFT.cpp:765]   --->   Operation 53 'bitcast' 'bitcast_ln765_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln765_4 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load" [FFT.cpp:765]   --->   Operation 54 'bitcast' 'bitcast_ln765_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln765_5 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load" [FFT.cpp:765]   --->   Operation 55 'bitcast' 'bitcast_ln765_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln765_6 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load" [FFT.cpp:765]   --->   Operation 56 'bitcast' 'bitcast_ln765_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln765_7 = bitcast i32 %FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load" [FFT.cpp:765]   --->   Operation 57 'bitcast' 'bitcast_ln765_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln765_7, i32 %bitcast_ln765_6, i32 %bitcast_ln765_5, i32 %bitcast_ln765_4, i32 %bitcast_ln765_3, i32 %bitcast_ln765_2, i32 %bitcast_ln765_1, i32 %bitcast_ln765" [FFT.cpp:765]   --->   Operation 58 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln764 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:764]   --->   Operation 59 'specpipeline' 'specpipeline_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln764 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [FFT.cpp:764]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln764 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [FFT.cpp:764]   --->   Operation 61 'specloopname' 'specloopname_ln764' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln765 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %out_r, i256 %p_0" [FFT.cpp:765]   --->   Operation 62 'write' 'write_ln765' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln764 = br void %for.inc8" [FFT.cpp:764]   --->   Operation 63 'br' 'br_ln764' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                   (alloca           ) [ 011100]
specinterface_ln0                                                   (specinterface    ) [ 000000]
store_ln764                                                         (store            ) [ 000000]
br_ln0                                                              (br               ) [ 000000]
i_1                                                                 (load             ) [ 000000]
icmp_ln764                                                          (icmp             ) [ 011100]
add_ln764                                                           (add              ) [ 010100]
br_ln764                                                            (br               ) [ 000000]
zext_ln764                                                          (zext             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr (getelementptr    ) [ 011110]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr (getelementptr    ) [ 011110]
store_ln764                                                         (store            ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load (load             ) [ 000000]
FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load (load             ) [ 000000]
bitcast_ln765                                                       (bitcast          ) [ 000000]
bitcast_ln765_1                                                     (bitcast          ) [ 000000]
bitcast_ln765_2                                                     (bitcast          ) [ 000000]
bitcast_ln765_3                                                     (bitcast          ) [ 000000]
bitcast_ln765_4                                                     (bitcast          ) [ 000000]
bitcast_ln765_5                                                     (bitcast          ) [ 000000]
bitcast_ln765_6                                                     (bitcast          ) [ 000000]
bitcast_ln765_7                                                     (bitcast          ) [ 000000]
p_0                                                                 (bitconcatenate   ) [ 010001]
specpipeline_ln764                                                  (specpipeline     ) [ 000000]
speclooptripcount_ln764                                             (speclooptripcount) [ 000000]
specloopname_ln764                                                  (specloopname     ) [ 000000]
write_ln765                                                         (write            ) [ 000000]
br_ln764                                                            (br               ) [ 000000]
ret_ln0                                                             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln765_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="256" slack="0"/>
<pin id="59" dir="0" index="2" bw="256" slack="1"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln765/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln764_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln764/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln764_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln764/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln764_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln764/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln764_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln764/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln764_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="0" index="1" bw="7" slack="2"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln764/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bitcast_ln765_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln765_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="bitcast_ln765_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_2/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bitcast_ln765_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_3/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln765_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_4/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bitcast_ln765_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_5/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln765_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_6/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln765_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln765_7/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_0_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="256" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="32" slack="0"/>
<pin id="240" dir="0" index="4" bw="32" slack="0"/>
<pin id="241" dir="0" index="5" bw="32" slack="0"/>
<pin id="242" dir="0" index="6" bw="32" slack="0"/>
<pin id="243" dir="0" index="7" bw="32" slack="0"/>
<pin id="244" dir="0" index="8" bw="32" slack="0"/>
<pin id="245" dir="1" index="9" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln764_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln764 "/>
</bind>
</comp>

<comp id="266" class="1005" name="add_ln764_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="1"/>
<pin id="268" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln764 "/>
</bind>
</comp>

<comp id="271" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="1"/>
<pin id="273" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="1"/>
<pin id="278" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="1"/>
<pin id="283" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="1"/>
<pin id="298" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="p_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="256" slack="1"/>
<pin id="313" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="50" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="172" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="198"><net_src comp="187" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="206"><net_src comp="70" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="83" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="96" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="109" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="122" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="135" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="148" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="161" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="248"><net_src comp="227" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="249"><net_src comp="223" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="250"><net_src comp="219" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="251"><net_src comp="215" pin="1"/><net_sink comp="235" pin=5"/></net>

<net id="252"><net_src comp="211" pin="1"/><net_sink comp="235" pin=6"/></net>

<net id="253"><net_src comp="207" pin="1"/><net_sink comp="235" pin=7"/></net>

<net id="254"><net_src comp="203" pin="1"/><net_sink comp="235" pin=8"/></net>

<net id="258"><net_src comp="52" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="265"><net_src comp="175" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="181" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="274"><net_src comp="63" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="279"><net_src comp="76" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="284"><net_src comp="89" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="289"><net_src comp="102" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="294"><net_src comp="115" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="299"><net_src comp="128" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="304"><net_src comp="141" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="309"><net_src comp="154" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="314"><net_src comp="235" pin="9"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3 | {2 3 4 }
	Port: FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2 : FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3 | {2 3 4 }
  - Chain level:
	State 1
		store_ln764 : 1
	State 2
		icmp_ln764 : 1
		add_ln764 : 1
		br_ln764 : 2
		zext_ln764 : 1
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_load : 3
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr : 2
		FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_load : 3
	State 3
	State 4
		bitcast_ln765 : 1
		bitcast_ln765_1 : 1
		bitcast_ln765_2 : 1
		bitcast_ln765_3 : 1
		bitcast_ln765_4 : 1
		bitcast_ln765_5 : 1
		bitcast_ln765_6 : 1
		bitcast_ln765_7 : 1
		p_0 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln764_fu_175    |    0    |    14   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln764_fu_181    |    0    |    14   |
|----------|-------------------------|---------|---------|
|   write  | write_ln765_write_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln764_fu_187    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        p_0_fu_235       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    28   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_addr_reg_271|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_addr_reg_281|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_addr_reg_291|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_addr_reg_301|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_addr_reg_276|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_addr_reg_286|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_addr_reg_296|    6   |
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_addr_reg_306|    6   |
|                             add_ln764_reg_266                             |    7   |
|                                 i_reg_255                                 |    7   |
|                             icmp_ln764_reg_262                            |    1   |
|                                p_0_reg_311                                |   256  |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |   319  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_70 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_83 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_109 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_122 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_135 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_148 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_161 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   96   ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   319  |   100  |
+-----------+--------+--------+--------+
