Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jul  7 17:01:57 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            7 |
| No           | No                    | Yes                    |             105 |           35 |
| No           | Yes                   | No                     |              25 |            8 |
| Yes          | No                    | No                     |              27 |            9 |
| Yes          | No                    | Yes                    |              55 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                      Enable Signal                     |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_1us             |                                                        |                               |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/uart_txd_i_1_n_0      | ds18b20_dri_inst/CPU_RESETN   |                1 |              1 |         1.00 |
|  clk_1us             | ds18b20_dri_inst/cmd_cnt                               | ds18b20_dri_inst/CPU_RESETN   |                2 |              4 |         2.00 |
|  clk_1us             | ds18b20_dri_inst/wr_cnt                                | ds18b20_dri_inst/CPU_RESETN   |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/wr_data                               |                               |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                        | led_inst/AN[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                        | led_inst/counter_AN_reg__0[3] |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/one_ms                                        |                               |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0     | ds18b20_dri_inst/CPU_RESETN   |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt[2]_i_1_n_0                    | ds18b20_dri_inst/CPU_RESETN   |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/rd_cnt                                | ds18b20_dri_inst/CPU_RESETN   |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG |                                                        |                               |                6 |              6 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/__0/i__n_0                                    |                               |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt_reg[3]_inv_n_0                | ds18b20_dri_inst/CPU_RESETN   |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1__0_n_0 | ds18b20_dri_inst/CPU_RESETN   |                3 |              9 |         3.00 |
|  clk_1us             | ds18b20_dri_inst/org_data                              |                               |                3 |             12 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/rd_data_0                             | ds18b20_dri_inst/CPU_RESETN   |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG |                                                        | led_inst/counter[0]_i_1_n_0   |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                                                        | ds18b20_dri_inst/CPU_RESETN   |               18 |             50 |         2.78 |
|  clk_1us             |                                                        | ds18b20_dri_inst/CPU_RESETN   |               17 |             55 |         3.24 |
+----------------------+--------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


