set_min_delay 10 -from port1 -rise_from core_clock -fall_from [get_ports clk*] -through * -rise_through xor* -fall_through [get_ports {clk0}] -to [get_clocks {core_clk}] -rise_to xor* -fall_to port* -ignore_clock_latency -reset_path
