Warning (10268): Verilog HDL information at UART.sv(56): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/CHS/UART/UART.sv Line: 56
