// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_1_out_V_address0,
        dense_1_out_V_ce0,
        dense_1_out_V_q0,
        dense_2_out_V_address0,
        dense_2_out_V_ce0,
        dense_2_out_V_we0,
        dense_2_out_V_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] dense_1_out_V_address0;
output   dense_1_out_V_ce0;
input  [12:0] dense_1_out_V_q0;
output  [4:0] dense_2_out_V_address0;
output   dense_2_out_V_ce0;
output   dense_2_out_V_we0;
output  [12:0] dense_2_out_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dense_1_out_V_ce0;
reg dense_2_out_V_ce0;
reg dense_2_out_V_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [8:0] dense_2_weights_V_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
wire   [4:0] i_fu_154_p2;
reg   [4:0] i_reg_303;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln14_fu_160_p1;
reg   [63:0] zext_ln14_reg_308;
wire   [0:0] icmp_ln9_fu_148_p2;
wire   [11:0] zext_ln13_fu_164_p1;
reg   [11:0] zext_ln13_reg_314;
wire   [5:0] j_fu_174_p2;
reg   [5:0] j_reg_322;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln13_fu_168_p2;
wire    ap_CS_fsm_state4;
reg   [4:0] i_0_reg_114;
wire    ap_CS_fsm_state5;
reg   [13:0] p_Val2_s_reg_125;
reg   [5:0] j_0_reg_137;
wire  signed [63:0] sext_ln1117_fu_220_p1;
wire   [63:0] zext_ln14_1_fu_180_p1;
wire   [10:0] tmp_s_fu_185_p3;
wire   [6:0] tmp_2_fu_197_p3;
wire   [11:0] zext_ln1117_fu_193_p1;
wire   [11:0] zext_ln1117_1_fu_205_p1;
wire   [11:0] sub_ln1117_fu_209_p2;
wire   [11:0] add_ln1117_fu_215_p2;
wire  signed [21:0] grp_fu_291_p3;
wire  signed [8:0] sext_ln1265_fu_250_p0;
wire  signed [8:0] sext_ln703_fu_258_p0;
wire  signed [13:0] sext_ln1265_fu_250_p1;
wire  signed [12:0] sext_ln703_fu_258_p1;
wire   [12:0] trunc_ln703_fu_254_p1;
wire   [13:0] add_ln703_fu_262_p2;
wire   [0:0] tmp_6_fu_274_p3;
wire   [12:0] add_ln203_fu_268_p2;
wire   [12:0] grp_fu_291_p1;
wire   [21:0] grp_fu_291_p2;
reg   [4:0] ap_NS_fsm;
wire   [21:0] grp_fu_291_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

dense_2_dense_2_wvdy #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

dense_2_dense_2_bwdI #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_mac_muladd_9sxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sxdS_U83(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_291_p1),
    .din2(grp_fu_291_p2),
    .dout(grp_fu_291_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_reg_114 <= i_reg_303;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_114 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_0_reg_137 <= j_reg_322;
    end else if (((icmp_ln9_fu_148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_137 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_s_reg_125 <= {{grp_fu_291_p3[21:8]}};
    end else if (((icmp_ln9_fu_148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_s_reg_125 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_303 <= i_fu_154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_322 <= j_fu_174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_fu_148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        zext_ln13_reg_314[4 : 0] <= zext_ln13_fu_164_p1[4 : 0];
        zext_ln14_reg_308[4 : 0] <= zext_ln14_fu_160_p1[4 : 0];
    end
end

always @ (*) begin
    if ((((icmp_ln9_fu_148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln9_fu_148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln9_fu_148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln13_fu_168_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1117_fu_215_p2 = (sub_ln1117_fu_209_p2 + zext_ln13_reg_314);

assign add_ln203_fu_268_p2 = ($signed(sext_ln703_fu_258_p1) + $signed(trunc_ln703_fu_254_p1));

assign add_ln703_fu_262_p2 = ($signed(p_Val2_s_reg_125) + $signed(sext_ln1265_fu_250_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign dense_1_out_V_address0 = zext_ln14_1_fu_180_p1;

assign dense_2_bias_V_address0 = zext_ln14_reg_308;

assign dense_2_out_V_address0 = zext_ln14_reg_308;

assign dense_2_out_V_d0 = ((tmp_6_fu_274_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_268_p2);

assign dense_2_weights_V_address0 = sext_ln1117_fu_220_p1;

assign grp_fu_291_p1 = grp_fu_291_p10;

assign grp_fu_291_p10 = dense_1_out_V_q0;

assign grp_fu_291_p2 = {{p_Val2_s_reg_125}, {8'd0}};

assign i_fu_154_p2 = (i_0_reg_114 + 5'd1);

assign icmp_ln13_fu_168_p2 = ((j_0_reg_137 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_148_p2 = ((i_0_reg_114 == 5'd30) ? 1'b1 : 1'b0);

assign j_fu_174_p2 = (j_0_reg_137 + 6'd1);

assign sext_ln1117_fu_220_p1 = $signed(add_ln1117_fu_215_p2);

assign sext_ln1265_fu_250_p0 = dense_2_bias_V_q0;

assign sext_ln1265_fu_250_p1 = sext_ln1265_fu_250_p0;

assign sext_ln703_fu_258_p0 = dense_2_bias_V_q0;

assign sext_ln703_fu_258_p1 = sext_ln703_fu_258_p0;

assign sub_ln1117_fu_209_p2 = (zext_ln1117_fu_193_p1 - zext_ln1117_1_fu_205_p1);

assign tmp_2_fu_197_p3 = {{j_0_reg_137}, {1'd0}};

assign tmp_6_fu_274_p3 = add_ln703_fu_262_p2[32'd13];

assign tmp_s_fu_185_p3 = {{j_0_reg_137}, {5'd0}};

assign trunc_ln703_fu_254_p1 = p_Val2_s_reg_125[12:0];

assign zext_ln1117_1_fu_205_p1 = tmp_2_fu_197_p3;

assign zext_ln1117_fu_193_p1 = tmp_s_fu_185_p3;

assign zext_ln13_fu_164_p1 = i_0_reg_114;

assign zext_ln14_1_fu_180_p1 = j_0_reg_137;

assign zext_ln14_fu_160_p1 = i_0_reg_114;

always @ (posedge ap_clk) begin
    zext_ln14_reg_308[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_314[11:5] <= 7'b0000000;
end

endmodule //dense_2
