--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.395ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.517 - 1.453)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y114.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X19Y95.A5      net (fanout=2)        1.030   system/rst/d25
    SLICE_X19Y95.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.705   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (0.689ns logic, 3.735ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.517 - 1.434)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y95.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X19Y95.A4      net (fanout=1)        0.534   system/rst/d25_d
    SLICE_X19Y95.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.705   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.689ns logic, 3.239ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X10Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.888 - 0.942)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y114.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X11Y114.D2     net (fanout=2)        0.622   system/rst/clkdiv/rst_b
    SLICE_X11Y114.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X10Y119.SR     net (fanout=7)        0.708   system/rst/clkdiv/rst_b_inv
    SLICE_X10Y119.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.893ns logic, 1.330ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X10Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.888 - 0.942)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y114.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X11Y114.D2     net (fanout=2)        0.622   system/rst/clkdiv/rst_b
    SLICE_X11Y114.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X10Y118.SR     net (fanout=7)        0.589   system/rst/clkdiv/rst_b_inv
    SLICE_X10Y118.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (1.893ns logic, 1.211ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X10Y113.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y113.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X10Y113.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X10Y113.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X10Y114.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y114.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X10Y114.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X10Y114.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_8 (SLICE_X10Y115.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_8 (FF)
  Destination:          system/rst/clkdiv/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_8 to system/rst/clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y115.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt_8
    SLICE_X10Y115.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<8>
    SLICE_X10Y115.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt<8>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<11>
                                                       system/rst/clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.520ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (SLICE_X72Y128.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.678 - 0.758)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y129.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X62Y81.B5      net (fanout=1)        2.997   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X62Y81.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y127.C5     net (fanout=49)       2.553   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y127.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X67Y127.A3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X67Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X72Y128.C3     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X72Y128.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (0.694ns logic, 6.711ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.329ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.678 - 0.760)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y127.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X62Y81.B1      net (fanout=2)        2.921   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X62Y81.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y127.C5     net (fanout=49)       2.553   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y127.CMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X67Y127.A3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X67Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X72Y128.C3     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X72Y128.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      7.329ns (0.694ns logic, 6.635ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.897 - 0.947)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y110.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X70Y121.A5     net (fanout=2)        0.994   system/mac_rx_last<2>
    SLICE_X70Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X67Y127.C3     net (fanout=42)       1.100   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X67Y127.CMUX   Tilo                  0.179   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT61
    SLICE_X67Y127.A3     net (fanout=1)        0.456   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT6
    SLICE_X67Y127.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT63
    SLICE_X72Y128.C3     net (fanout=1)        0.705   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<2>
    SLICE_X72Y128.CLK    Tas                   0.030   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT511
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_2
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.726ns logic, 3.255ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1 (SLICE_X72Y128.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.362ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.678 - 0.758)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y129.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/littleendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X62Y81.B5      net (fanout=1)        2.997   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X62Y81.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y127.C5     net (fanout=49)       2.553   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT41
    SLICE_X67Y127.B4     net (fanout=1)        0.403   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT4
    SLICE_X67Y127.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT43
    SLICE_X72Y128.B1     net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<1>
    SLICE_X72Y128.CLK    Tas                   0.028   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT401
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (0.569ns logic, 6.793ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.678 - 0.760)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y127.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/bigendian.pkt_drop_reliable_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X62Y81.B1      net (fanout=2)        2.921   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X62Y81.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y127.C5     net (fanout=49)       2.553   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT41
    SLICE_X67Y127.B4     net (fanout=1)        0.403   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT4
    SLICE_X67Y127.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT43
    SLICE_X72Y128.B1     net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<1>
    SLICE_X72Y128.CLK    Tas                   0.028   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT401
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (0.569ns logic, 6.717ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.897 - 0.947)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y110.AQ     Tcko                  0.381   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X70Y121.A5     net (fanout=2)        0.994   system/mac_rx_last<2>
    SLICE_X70Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X67Y127.C3     net (fanout=42)       1.100   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X67Y127.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT41
    SLICE_X67Y127.B4     net (fanout=1)        0.403   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT4
    SLICE_X67Y127.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT43
    SLICE_X72Y128.B1     net (fanout=1)        0.840   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT<1>
    SLICE_X72Y128.CLK    Tas                   0.028   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history[127]_history[119]_mux_22_OUT401
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_1
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (0.613ns logic, 3.337ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (SLICE_X58Y77.CIN), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.012ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.828 - 0.948)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y111.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.C5     net (fanout=140)      1.214   system/mac_rx_valid<2>
    SLICE_X78Y129.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y73.D1      net (fanout=536)      3.888   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y73.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X58Y76.C1      net (fanout=26)       0.877   system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X58Y76.COUT    Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mux131141
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CLK     Tcinck                0.094   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (1.033ns logic, 5.979ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.969ns (Levels of Logic = 6)
  Clock Path Skew:      -0.120ns (0.828 - 0.948)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y111.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.C5     net (fanout=140)      1.214   system/mac_rx_valid<2>
    SLICE_X78Y129.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y73.D1      net (fanout=536)      3.888   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y73.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X58Y74.B2      net (fanout=26)       0.612   system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X58Y74.COUT    Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mux131411
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X58Y75.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X58Y75.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X58Y76.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X58Y76.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CLK     Tcinck                0.094   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.255ns logic, 5.714ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.916ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.828 - 0.948)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y111.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X78Y129.C5     net (fanout=140)      1.214   system/mac_rx_valid<2>
    SLICE_X78Y129.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X59Y73.D1      net (fanout=536)      3.888   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X59Y73.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.set_addr_buf
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X58Y75.A3      net (fanout=26)       0.632   system/phy_en.phy_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X58Y75.COUT    Topcya                0.409   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mux131711
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X58Y76.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X58Y76.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X58Y77.CLK     Tcinck                0.094   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (1.182ns logic, 5.734ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y98.AQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.520   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<0>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.083ns (-0.437ns logic, 0.520ns route)
                                                                 (-526.5% logic, 626.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.441ns (1.155 - 0.714)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y101.BMUX   Tshcko                0.338   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_5
    GTXE1_X0Y10.TXDATA5  net (fanout=1)        0.992   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<5>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (-0.527ns logic, 0.992ns route)
                                                       (-113.3% logic, 213.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y98.BQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.525   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.088ns (-0.437ns logic, 0.525ns route)
                                                                 (-496.6% logic, 596.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13544 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.632ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (SLICE_X87Y60.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.698 - 0.787)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y75.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A1      net (fanout=1)        0.596   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y52.B2      net (fanout=538)      3.353   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y52.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<105>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X87Y60.SR      net (fanout=2)        1.573   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X87Y60.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (0.986ns logic, 5.522ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (0.698 - 0.785)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y75.A5      net (fanout=139)      0.475   system/mac_rx_valid<0>
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X63Y52.B2      net (fanout=538)      3.353   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X63Y52.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<105>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X87Y60.SR      net (fanout=2)        1.573   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X87Y60.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (1.069ns logic, 5.401ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.698 - 0.785)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X63Y52.B5      net (fanout=139)      2.809   system/mac_rx_valid<0>
    SLICE_X63Y52.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<105>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X87Y60.SR      net (fanout=2)        1.573   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X87Y60.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (1.001ns logic, 4.382ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28 (SLICE_X66Y91.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (0.815 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y75.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A1      net (fanout=1)        0.596   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y56.C4      net (fanout=538)      1.845   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y56.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.909ns logic, 5.222ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (0.815 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y75.A5      net (fanout=139)      0.475   system/mac_rx_valid<0>
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y56.C4      net (fanout=538)      1.845   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y56.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (0.992ns logic, 5.101ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (0.815 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y56.C5      net (fanout=139)      1.689   system/mac_rx_valid<0>
    SLICE_X85Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_28
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (0.929ns logic, 4.470ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30 (SLICE_X66Y91.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.214ns (0.815 - 1.029)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y75.AQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A1      net (fanout=1)        0.596   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y56.C4      net (fanout=538)      1.845   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y56.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (0.909ns logic, 5.222ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.212ns (0.815 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y75.A5      net (fanout=139)      0.475   system/mac_rx_valid<0>
    SLICE_X94Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y56.C4      net (fanout=538)      1.845   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y56.CMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    -------------------------------------------------  ---------------------------
    Total                                      6.093ns (0.992ns logic, 5.101ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.212ns (0.815 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CMUX    Tshcko                0.420   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X85Y56.C5      net (fanout=139)      1.689   system/mac_rx_valid<0>
    SLICE_X85Y56.CMUX    Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X66Y91.CE      net (fanout=28)       2.781   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X66Y91.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask<34>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_mask_30
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (0.929ns logic, 4.470ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.DMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7
    GTXE1_X0Y9.TXDATA7   net (fanout=1)        0.938   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<7>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (-0.490ns logic, 0.938ns route)
                                                       (-109.4% logic, 209.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y88.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxcharisk_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.286   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.CMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6
    GTXE1_X0Y9.TXDATA6   net (fanout=1)        0.942   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<6>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (-0.490ns logic, 0.942ns route)
                                                       (-108.4% logic, 208.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.DMUX    Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A1      net (fanout=23)       3.902   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.549   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (0.851ns logic, 5.451ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.294ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.DQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A4      net (fanout=22)       2.978   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.549   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.294ns (0.767ns logic, 4.527ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.DMUX    Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.997   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (0.499ns logic, 4.997ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.488 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.DMUX    Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A1      net (fanout=23)       3.902   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (0.851ns logic, 4.278ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.488 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y122.DQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A4      net (fanout=22)       2.978   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.767ns logic, 3.354ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X3Y119.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y119.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X3Y119.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X3Y119.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X3Y120.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y120.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X3Y120.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X3Y120.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X3Y121.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y121.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X3Y121.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X3Y121.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28636 paths analyzed, 8520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.228ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[16].U_TQ (SLICE_X94Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0 (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[16].U_TQ (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (1.594 - 1.495)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0 to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[16].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.AQ      Tcko                  0.381   usr/tx_data<17>
                                                       usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0
    SLICE_X94Y25.AX      net (fanout=2)        5.877   usr/tx_data<16>
    SLICE_X94Y25.CLK     Tdick                 0.034   usr/link_tracking_1_inst/chipscope_ila_inst/U0/iTRIG_IN<19>
                                                       usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[16].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (0.415ns logic, 5.877ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[31].U_TQ (SLICE_X90Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_15 (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[31].U_TQ (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.582 - 1.497)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_15 to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[31].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y98.CQ      Tcko                  0.337   usr/tx_data<31>
                                                       usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_15
    SLICE_X90Y17.DX      net (fanout=2)        5.919   usr/tx_data<31>
    SLICE_X90Y17.CLK     Tdick                 0.015   usr/link_tracking_1_inst/chipscope_ila_inst/U0/iTRIG_IN<31>
                                                       usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_TQ0.G_TW[31].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.271ns (0.352ns logic, 5.919ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (GTXE1_X0Y1.TXDATA0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0 (FF)
  Destination:          usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      6.598ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (1.968 - 1.495)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0 to usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y99.AQ      Tcko                  0.381   usr/tx_data<17>
                                                       usr/link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_0
    GTXE1_X0Y1.TXDATA0   net (fanout=2)        5.893   usr/tx_data<16>
    GTXE1_X0Y1.TXUSRCLK2 Tgtxcck_TXDATA        0.324   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      6.598ns (0.705ns logic, 5.893ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y1.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.547 - 0.399)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y9.BMUX       Tshcko                0.148   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<4>
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF
    RAMB36_X4Y1.DIBDI3     net (fanout=1)        0.230   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<2>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.050ns logic, 0.230ns route)
                                                         (-27.8% logic, 127.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y1.DIBDI30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.547 - 0.406)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y8.CQ         Tcko                  0.115   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<50>
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF
    RAMB36_X4Y1.DIBDI30    net (fanout=1)        0.257   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<50>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.174ns (-0.083ns logic, 0.257ns route)
                                                         (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y1.DIPBDIP3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF (FF)
  Destination:          usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.547 - 0.406)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF to usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X68Y8.AQ         Tcko                  0.115   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<50>
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF
    RAMB36_X4Y1.DIPBDIP3   net (fanout=1)        0.260   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<52>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/link_tracking_1_inst/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.083ns logic, 0.260ns route)
                                                         (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y79.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y18.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1680 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.971ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X37Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.186ns (3.082 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.580ns (1.720ns logic, 14.860ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.036ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (3.082 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (1.720ns logic, 14.316ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (3.082 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4      net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y75.C5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (1.522ns logic, 14.469ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X37Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.580ns (Levels of Logic = 9)
  Clock Path Skew:      -0.186ns (3.082 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.580ns (1.720ns logic, 14.860ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.036ns (Levels of Logic = 9)
  Clock Path Skew:      -0.150ns (3.082 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (1.720ns logic, 14.316ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.991ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (3.082 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4      net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y75.C5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       3.037   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.991ns (1.522ns logic, 14.469ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X32Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.043ns (Levels of Logic = 9)
  Clock Path Skew:      -0.323ns (2.945 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       2.558   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     16.043ns (1.662ns logic, 14.381ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.499ns (Levels of Logic = 9)
  Clock Path Skew:      -0.287ns (2.945 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.C2      net (fanout=37)       0.608   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y75.CMUX    Tilo                  0.198   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X33Y75.B1      net (fanout=1)        0.462   system/ipb_fabric/N68
    SLICE_X33Y75.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C2      net (fanout=33)       0.591   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       2.558   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     15.499ns (1.662ns logic, 13.837ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.454ns (Levels of Logic = 8)
  Clock Path Skew:      -0.323ns (2.945 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4      net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A       Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y75.C5      net (fanout=34)       0.454   system/ipb_fabric/sel<2>
    SLICE_X33Y75.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y101.B5     net (fanout=4)        1.971   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y101.BMUX   Tilo                  0.196   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y101.A2     net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y101.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1982_o11
    SLICE_X19Y101.D5     net (fanout=7)        0.335   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1982_o
    SLICE_X19Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       2.558   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     15.454ns (1.464ns logic, 13.990ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_4 (SLICE_X33Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.474 - 1.369)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X33Y76.A6      net (fanout=75)       0.297   system/regs_from_ipbus<8><16>
    SLICE_X33Y76.CLK     Tah         (-Th)     0.055   system/sram_w[2]_addr<6>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O161
                                                       system/sram2_if/sramInterface/ADDR_O_4
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.060ns logic, 0.297ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X32Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.474 - 1.369)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y70.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X32Y76.D5      net (fanout=75)       0.330   system/regs_from_ipbus<8><16>
    SLICE_X32Y76.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<8>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.038ns logic, 0.330ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X5Y83.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y83.AQ       Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X5Y83.A5       net (fanout=58)       0.067   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X5Y83.CLK      Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram2_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y79.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 335754 paths analyzed, 11334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.404ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y31.DIADI3), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.221ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (1.522 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y68.BQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1         net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6         net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A3         net (fanout=17)       1.267   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A          Tilo                  0.068   system/ipb_fabric/N8
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X30Y82.D5         net (fanout=1)        0.884   system/ipb_fabric/N6
    SLICE_X30Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X39Y105.B6        net (fanout=3)        1.949   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X39Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101241
    SLICE_X39Y105.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X39Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X3Y31.DIADI3     net (fanout=1)        3.548   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.221ns (1.656ns logic, 16.565ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.677ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (1.522 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X20Y49.A3         net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A3         net (fanout=17)       1.267   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A          Tilo                  0.068   system/ipb_fabric/N8
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X30Y82.D5         net (fanout=1)        0.884   system/ipb_fabric/N6
    SLICE_X30Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X39Y105.B6        net (fanout=3)        1.949   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X39Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101241
    SLICE_X39Y105.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X39Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X3Y31.DIADI3     net (fanout=1)        3.548   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.677ns (1.656ns logic, 16.021ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (1.522 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X20Y49.A5         net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A3         net (fanout=17)       1.267   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X37Y87.A          Tilo                  0.068   system/ipb_fabric/N8
                                                          system/ipb_fabric/mux_rdata<0><11>_SW0
    SLICE_X30Y82.D5         net (fanout=1)        0.884   system/ipb_fabric/N6
    SLICE_X30Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><11>
    SLICE_X39Y105.B6        net (fanout=3)        1.949   system/ipb_from_fabric_ipb_rdata<11>
    SLICE_X39Y105.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101241
    SLICE_X39Y105.A6        net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
    SLICE_X39Y105.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<11>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2111
    RAMB36_X3Y31.DIADI3     net (fanout=1)        3.548   system/phy_en.phy_ipb_ctrl/trans_out_wdata<11>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.667ns (1.656ns logic, 16.011ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y31.DIADI1), 1474 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.839ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (1.522 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y68.BQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1         net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6         net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D5         net (fanout=17)       0.859   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D          Tilo                  0.068   system/ipb_fabric/N64
                                                          system/ipb_fabric/mux_rdata<0><9>_SW0
    SLICE_X30Y82.B2         net (fanout=1)        1.069   system/ipb_fabric/N64
    SLICE_X30Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X38Y105.B1        net (fanout=3)        2.178   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X38Y105.B         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X38Y105.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X38Y105.A         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        3.145   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.839ns (1.656ns logic, 16.183ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.295ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (1.522 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X20Y49.A3         net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D5         net (fanout=17)       0.859   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D          Tilo                  0.068   system/ipb_fabric/N64
                                                          system/ipb_fabric/mux_rdata<0><9>_SW0
    SLICE_X30Y82.B2         net (fanout=1)        1.069   system/ipb_fabric/N64
    SLICE_X30Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X38Y105.B1        net (fanout=3)        2.178   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X38Y105.B         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X38Y105.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X38Y105.A         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        3.145   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.295ns (1.656ns logic, 15.639ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.285ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (1.522 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X20Y49.A5         net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D5         net (fanout=17)       0.859   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X35Y89.D          Tilo                  0.068   system/ipb_fabric/N64
                                                          system/ipb_fabric/mux_rdata<0><9>_SW0
    SLICE_X30Y82.B2         net (fanout=1)        1.069   system/ipb_fabric/N64
    SLICE_X30Y82.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><9>
    SLICE_X38Y105.B1        net (fanout=3)        2.178   system/ipb_from_fabric_ipb_rdata<9>
    SLICE_X38Y105.B         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101211
    SLICE_X38Y105.A6        net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
    SLICE_X38Y105.A         Tilo                  0.068   system/ipb_from_slaves[7]_ipb_rdata<23>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2311
    RAMB36_X3Y31.DIADI1     net (fanout=1)        3.145   system/phy_en.phy_ipb_ctrl/trans_out_wdata<9>
    RAMB36_X3Y31.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        17.285ns (1.656ns logic, 15.629ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y29.DIADI3), 1473 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.772ns (Levels of Logic = 9)
  Clock Path Skew:      -0.124ns (1.496 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X38Y68.BQ         Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1         net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6         net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D2         net (fanout=17)       1.394   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D          Tilo                  0.068   system/ipb_fabric/N52
                                                          system/ipb_fabric/mux_rdata<0><3>_SW0
    SLICE_X31Y82.D5         net (fanout=1)        0.784   system/ipb_fabric/N52
    SLICE_X31Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><3>
    SLICE_X40Y93.B6         net (fanout=3)        1.375   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X40Y93.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X40Y93.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X40Y93.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2911
    RAMB36_X4Y29.DIADI3     net (fanout=1)        3.632   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.772ns (1.656ns logic, 16.116ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.228ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (1.496 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X20Y49.A3         net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D2         net (fanout=17)       1.394   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D          Tilo                  0.068   system/ipb_fabric/N52
                                                          system/ipb_fabric/mux_rdata<0><3>_SW0
    SLICE_X31Y82.D5         net (fanout=1)        0.784   system/ipb_fabric/N52
    SLICE_X31Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><3>
    SLICE_X40Y93.B6         net (fanout=3)        1.375   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X40Y93.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X40Y93.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X40Y93.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2911
    RAMB36_X4Y29.DIADI3     net (fanout=1)        3.632   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.228ns (1.656ns logic, 15.572ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      17.218ns (Levels of Logic = 9)
  Clock Path Skew:      -0.088ns (1.496 - 1.584)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y75.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X20Y49.A5         net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A          Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2         net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2         net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A4         net (fanout=37)       0.816   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y80.A          Tilo                  0.068   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                          system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X33Y81.A2         net (fanout=34)       0.735   system/ipb_fabric/sel<2>
    SLICE_X33Y81.A          Tilo                  0.068   system/ipb_fabric/N14
                                                          system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D2         net (fanout=17)       1.394   system/ipb_fabric/mux_rdata<0><0>10
    SLICE_X33Y91.D          Tilo                  0.068   system/ipb_fabric/N52
                                                          system/ipb_fabric/mux_rdata<0><3>_SW0
    SLICE_X31Y82.D5         net (fanout=1)        0.784   system/ipb_fabric/N52
    SLICE_X31Y82.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><3>
    SLICE_X40Y93.B6         net (fanout=3)        1.375   system/ipb_from_fabric_ipb_rdata<3>
    SLICE_X40Y93.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101151
    SLICE_X40Y93.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
    SLICE_X40Y93.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<3>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2911
    RAMB36_X4Y29.DIADI3     net (fanout=1)        3.632   system/phy_en.phy_ipb_ctrl/trans_out_wdata<3>
    RAMB36_X4Y29.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        17.218ns (1.656ns logic, 15.562ns route)
                                                          (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (SLICE_X68Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y76.BQ      Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf_1
    SLICE_X68Y76.D6      net (fanout=6)        0.055   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_up_buf<1>
    SLICE_X68Y76.CLK     Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/Mmux_busy_ipb_clk.busy_buf[3]_GND_211_o_mux_18_OUT21
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/busy_ipb_clk.busy_buf_2
    -------------------------------------------------  ---------------------------
    Total                                      0.076ns (0.021ns logic, 0.055ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X3Y31.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.216ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.561 - 0.413)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X64Y156.AQ            Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_0
    RAMB36_X3Y31.ADDRARDADDRL11 net (fanout=16)       0.198   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<0>
    RAMB36_X3Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.216ns (0.018ns logic, 0.198ns route)
                                                              (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y20.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.219ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.537 - 0.387)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X74Y100.CQ            Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_2
    RAMB36_X4Y20.ADDRARDADDRU13 net (fanout=16)       0.201   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/tx_write_buffer<2>
    RAMB36_X4Y20.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    --------------------------------------------------------  ---------------------------
    Total                                             0.219ns (0.018ns logic, 0.201ns route)
                                                              (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y14.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.679ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X28Y62.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.236ns (Levels of Logic = 9)
  Clock Path Skew:      -0.238ns (3.030 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y62.D1      net (fanout=70)       2.842   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y62.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     16.236ns (1.039ns logic, 15.197ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.692ns (Levels of Logic = 9)
  Clock Path Skew:      -0.202ns (3.030 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y62.D1      net (fanout=70)       2.842   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y62.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     15.692ns (1.039ns logic, 14.653ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.682ns (Levels of Logic = 9)
  Clock Path Skew:      -0.202ns (3.030 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X20Y49.A5      net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X28Y62.D1      net (fanout=70)       2.842   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X28Y62.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     15.682ns (1.039ns logic, 14.643ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_21 (SLICE_X25Y57.D1), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.112ns (Levels of Logic = 9)
  Clock Path Skew:      -0.250ns (3.018 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y57.D1      net (fanout=70)       2.676   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y57.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     16.112ns (1.081ns logic, 15.031ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.568ns (Levels of Logic = 9)
  Clock Path Skew:      -0.214ns (3.018 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y57.D1      net (fanout=70)       2.676   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y57.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     15.568ns (1.081ns logic, 14.487ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_21 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.558ns (Levels of Logic = 9)
  Clock Path Skew:      -0.214ns (3.018 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X20Y49.A5      net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X25Y57.D1      net (fanout=70)       2.676   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X25Y57.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT141
                                                       system/sram1_if/sramInterface/data_i_r_21
    -------------------------------------------------  ---------------------------
    Total                                     15.558ns (1.081ns logic, 14.477ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X26Y58.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.002ns (Levels of Logic = 9)
  Clock Path Skew:      -0.247ns (3.021 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y68.BQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_1
    SLICE_X20Y49.C1      net (fanout=35)       3.348   system/ipb_from_masters[0]_ipb_addr<1>
    SLICE_X20Y49.C       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X32Y75.D6      net (fanout=257)      3.428   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X26Y58.D4      net (fanout=70)       2.608   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X26Y58.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     16.002ns (1.039ns logic, 14.963ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (3.021 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X20Y49.A3      net (fanout=69)       2.560   system/ipb_arb/src<0>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X26Y58.D4      net (fanout=70)       2.608   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X26Y58.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     15.458ns (1.039ns logic, 14.419ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.448ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (3.021 - 3.232)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X20Y49.A5      net (fanout=68)       2.550   system/ipb_arb/src<1>
    SLICE_X20Y49.A       Tilo                  0.068   system/ipb_sys_regs/addr_curr<1>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X32Y75.D2      net (fanout=257)      3.672   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X32Y75.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X32Y75.B2      net (fanout=1)        0.480   system/ipb_fabric/N01
    SLICE_X32Y75.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A4      net (fanout=37)       0.944   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y81.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<18>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A4      net (fanout=33)       1.877   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X32Y49.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X32Y49.B3      net (fanout=4)        0.346   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X32Y49.BMUX    Tilo                  0.198   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X41Y41.A3      net (fanout=7)        1.263   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X41Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1981_o11
    SLICE_X41Y46.A4      net (fanout=3)        0.669   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1981_o
    SLICE_X41Y46.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X26Y58.D4      net (fanout=70)       2.608   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X26Y58.CLK     Tas                   0.028   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     15.448ns (1.039ns logic, 14.409ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3 (SLICE_X22Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    SLICE_X22Y49.D6      net (fanout=12)       0.069   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_5
    SLICE_X22Y49.CLK     Tah         (-Th)     0.077   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT41
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
    -------------------------------------------------  ---------------------------
    Total                                      0.090ns (0.021ns logic, 0.069ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X13Y40.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y40.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X13Y40.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X37Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y39.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X37Y39.A5      net (fanout=3)        0.071   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X37Y39.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X26Y18.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X62Y84.C5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X65Y83.B1      net (fanout=1)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y83.C6      net (fanout=2)        0.126   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.C5      net (fanout=1)        0.308   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o1
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.793ns logic, 2.270ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.967ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X65Y83.B5      net (fanout=4)        0.564   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y83.C6      net (fanout=2)        0.126   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.C5      net (fanout=1)        0.308   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o1
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.837ns logic, 2.130ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.946ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X65Y83.B2      net (fanout=1)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y83.C6      net (fanout=2)        0.126   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.C5      net (fanout=1)        0.308   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o1
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.793ns logic, 2.153ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X62Y84.C6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.992ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X65Y83.B1      net (fanout=1)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y84.D6      net (fanout=2)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.C6      net (fanout=1)        0.121   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.793ns logic, 2.199ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.896ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X65Y83.B5      net (fanout=4)        0.564   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y84.D6      net (fanout=2)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.C6      net (fanout=1)        0.121   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.837ns logic, 2.059ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.910 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X65Y83.B2      net (fanout=1)        0.587   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X65Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y83.C3      net (fanout=1)        0.572   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y83.CMUX    Tilo                  0.179   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D5      net (fanout=1)        0.560   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X62Y83.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y84.D6      net (fanout=2)        0.242   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.C6      net (fanout=1)        0.121   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.793ns logic, 2.082ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X62Y84.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.955ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y82.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X63Y83.B1      net (fanout=1)        1.091   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X63Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y83.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y83.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B6      net (fanout=1)        0.344   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y84.B4      net (fanout=2)        0.284   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.805ns logic, 2.150ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y83.A1      net (fanout=4)        0.718   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X63Y83.C4      net (fanout=1)        0.512   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X63Y83.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y83.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X63Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X62Y84.B6      net (fanout=2)        0.257   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.726ns logic, 1.907ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.910 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X63Y83.B2      net (fanout=4)        0.612   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X63Y83.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X63Y83.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X63Y83.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B6      net (fanout=1)        0.344   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X63Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X62Y84.B4      net (fanout=2)        0.284   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X62Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o12
    SLICE_X62Y84.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o11
    SLICE_X62Y84.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2557_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.849ns logic, 1.671ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X60Y85.AI      net (fanout=4)        0.108   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.028ns logic, 0.108ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X60Y85.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_14
    SLICE_X60Y85.BI      net (fanout=4)        0.107   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<14>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.029ns logic, 0.107ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X64Y85.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X64Y85.CI      net (fanout=4)        0.113   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X64Y85.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.030ns logic, 0.113ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clocking_inst_clkout1 = PERIOD TIMEGRP 
"usr_clocking_inst_clkout1"         TS_gtx0_tx_out_clk / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clocking_inst_clkout1 = PERIOD TIMEGRP "usr_clocking_inst_clkout1"
        TS_gtx0_tx_out_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y23.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y27.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y29.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clocking_inst_clkout1_0 = PERIOD TIMEGRP 
"usr_clocking_inst_clkout1_0"         TS_usr_gtx_clk / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8177 paths analyzed, 2978 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.400ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4 (SLICE_X29Y121.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.438ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (1.462 - 1.545)
  Source Clock:         usr/gtx_clk rising at 18.750ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y119.CQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X29Y121.AX     net (fanout=1)        2.023   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>
    SLICE_X29Y121.CLK    Tdick                 0.034   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><4>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.415ns logic, 2.023ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (SLICE_X28Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.324ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (1.462 - 1.545)
  Source Clock:         usr/gtx_clk rising at 18.750ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y119.BMUX   Tshcko                0.468   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X28Y118.CX     net (fanout=1)        1.841   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><2>
    SLICE_X28Y118.CLK    Tdick                 0.015   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.483ns logic, 1.841ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3 (SLICE_X28Y118.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.179ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (1.462 - 1.545)
  Source Clock:         usr/gtx_clk rising at 18.750ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y119.BQ     Tcko                  0.381   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><4>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X28Y118.DX     net (fanout=1)        1.783   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<0><3>
    SLICE_X28Y118.CLK    Tdick                 0.015   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
                                                       usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.396ns logic, 1.783ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clocking_inst_clkout1_0 = PERIOD TIMEGRP "usr_clocking_inst_clkout1_0"
        TS_usr_gtx_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y23.DIBDI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_185 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.760 - 0.596)
  Source Clock:         usr/vfat2_clk rising at 25.000ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_185 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y123.CQ        Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<185>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_185
    RAMB36_X1Y23.DIBDI21    net (fanout=1)        0.249   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<185>
    RAMB36_X1Y23.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X1Y23.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_188 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.760 - 0.594)
  Source Clock:         usr/vfat2_clk rising at 25.000ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_188 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y124.CQ        Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<188>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_188
    RAMB36_X1Y23.DIBDI26    net (fanout=1)        0.258   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<188>
    RAMB36_X1Y23.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.083ns logic, 0.258ns route)
                                                          (-47.4% logic, 147.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X0Y27.DIADI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_99 (FF)
  Destination:          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.553 - 0.409)
  Source Clock:         usr/vfat2_clk rising at 25.000ns
  Destination Clock:    usr/vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_99 to usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y134.CQ         Tcko                  0.115   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<99>
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_99
    RAMB36_X0Y27.DIADI24    net (fanout=1)        0.244   usr/link_tracking_1_inst/tracking_core_inst/fifo_din<99>
    RAMB36_X0Y27.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.161ns (-0.083ns logic, 0.244ns route)
                                                          (-51.6% logic, 151.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clocking_inst_clkout1_0 = PERIOD TIMEGRP "usr_clocking_inst_clkout1_0"
        TS_usr_gtx_clk / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y23.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y27.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y29.CLKBWRCLKL
  Clock network: usr/vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.262ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X44Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.738ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y48.A2      net (fanout=3)        2.650   user_mac_addr<3>
    SLICE_X42Y48.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.361   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X44Y48.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.251ns logic, 3.011ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X44Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.287ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y48.A2      net (fanout=3)        2.650   user_mac_addr<3>
    SLICE_X42Y48.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.235   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.828ns logic, 2.885ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X44Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.939ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.939ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y48.A2      net (fanout=3)        1.284   user_mac_addr<3>
    SLICE_X42Y48.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X44Y48.SR      net (fanout=2)        0.139   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X44Y48.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.516ns logic, 1.423ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X44Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.785ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.785ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y48.A2      net (fanout=3)        1.284   user_mac_addr<3>
    SLICE_X42Y48.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X44Y48.CLK     net (fanout=2)        0.101   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.400ns logic, 1.385ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.767ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.233ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y43.B4      net (fanout=3)        2.384   user_mac_addr<2>
    SLICE_X37Y43.BMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X36Y43.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X36Y43.CLK     Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (1.143ns logic, 2.624ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.615ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y43.B4      net (fanout=3)        2.384   user_mac_addr<2>
    SLICE_X37Y43.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X36Y43.CLK     net (fanout=2)        0.235   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (0.766ns logic, 2.619ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.741ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.741ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y43.B4      net (fanout=3)        1.205   user_mac_addr<2>
    SLICE_X37Y43.BMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X36Y43.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X36Y43.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.445ns logic, 1.296ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X36Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.648ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.648ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X37Y43.B4      net (fanout=3)        1.205   user_mac_addr<2>
    SLICE_X37Y43.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X36Y43.CLK     net (fanout=2)        0.097   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.346ns logic, 1.302ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.053ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.947ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y42.C5      net (fanout=3)        2.402   user_mac_addr<1>
    SLICE_X36Y42.CMUX    Tilo                  0.198   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y43.SR      net (fanout=2)        0.462   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y43.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (1.189ns logic, 2.864ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.469ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y42.C5      net (fanout=3)        2.402   user_mac_addr<1>
    SLICE_X36Y42.C       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y43.CLK     net (fanout=2)        0.367   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.762ns logic, 2.769ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.791ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.791ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y42.C5      net (fanout=3)        1.150   user_mac_addr<1>
    SLICE_X36Y42.CMUX    Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X39Y43.SR      net (fanout=2)        0.177   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X39Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.464ns logic, 1.327ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X39Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.643ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.643ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X36Y42.C5      net (fanout=3)        1.150   user_mac_addr<1>
    SLICE_X36Y42.C       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X39Y43.CLK     net (fanout=2)        0.150   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.343ns logic, 1.300ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.782ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.218ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y32.A4      net (fanout=3)        3.175   user_mac_addr<0>
    SLICE_X36Y32.AMUX    Tilo                  0.190   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X37Y32.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X37Y32.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.228ns logic, 3.554ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y32.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.539ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y32.A4      net (fanout=3)        3.175   user_mac_addr<0>
    SLICE_X36Y32.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X37Y32.CLK     net (fanout=2)        0.477   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (0.809ns logic, 3.652ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y32.A4      net (fanout=3)        1.483   user_mac_addr<0>
    SLICE_X36Y32.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X37Y32.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X37Y32.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.503ns logic, 1.630ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X37Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.058ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.058ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X36Y32.A4      net (fanout=3)        1.483   user_mac_addr<0>
    SLICE_X36Y32.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X37Y32.CLK     net (fanout=2)        0.192   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (0.383ns logic, 1.675ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.065ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y37.A4      net (fanout=5)        0.829   system/regs_from_ipbus<11><12>
    SLICE_X10Y37.AMUX    Tilo                  0.190   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y37.SR      net (fanout=2)        0.368   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y37.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.868ns logic, 1.197ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y37.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.230ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y37.A4      net (fanout=5)        0.829   system/regs_from_ipbus<11><12>
    SLICE_X10Y37.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y37.CLK     net (fanout=2)        0.492   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.449ns logic, 1.321ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y37.A4      net (fanout=5)        0.326   system/regs_from_ipbus<11><12>
    SLICE_X10Y37.AMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y37.SR      net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y37.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.269ns logic, 0.466ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y37.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.682ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y37.A4      net (fanout=5)        0.326   system/regs_from_ipbus<11><12>
    SLICE_X10Y37.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y37.CLK     net (fanout=2)        0.207   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.149ns logic, 0.533ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.197ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X32Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.803ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y31.D3      net (fanout=3)        2.834   user_mac_addr<1>
    SLICE_X34Y31.DMUX    Tilo                  0.181   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X32Y31.SR      net (fanout=2)        0.234   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X32Y31.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.129ns logic, 3.068ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X32Y31.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.046ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y31.D3      net (fanout=3)        2.834   user_mac_addr<1>
    SLICE_X34Y31.D       Tilo                  0.068   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X32Y31.CLK     net (fanout=2)        0.358   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.762ns logic, 3.192ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X32Y31.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.769ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.769ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y31.D3      net (fanout=3)        1.238   user_mac_addr<1>
    SLICE_X34Y31.DMUX    Tilo                  0.078   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X32Y31.SR      net (fanout=2)        0.090   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X32Y31.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.441ns logic, 1.328ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X32Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.728ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.728ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X34Y31.D3      net (fanout=3)        1.238   user_mac_addr<1>
    SLICE_X34Y31.D       Tilo                  0.034   system/i2c_s/regs_6_1_C_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X32Y31.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.343ns logic, 1.385ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.236ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.764ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y34.B1      net (fanout=3)        2.738   user_mac_addr<3>
    SLICE_X34Y34.BMUX    Tilo                  0.197   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y34.SR      net (fanout=2)        0.244   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y34.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (1.254ns logic, 2.982ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y34.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.069ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y34.B1      net (fanout=3)        2.738   user_mac_addr<3>
    SLICE_X34Y34.B       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y34.CLK     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (0.828ns logic, 3.103ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.814ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.814ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y34.B1      net (fanout=3)        1.203   user_mac_addr<3>
    SLICE_X34Y34.BMUX    Tilo                  0.075   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X35Y34.SR      net (fanout=2)        0.095   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X35Y34.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.516ns logic, 1.298ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X35Y34.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.751ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.751ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y34.B1      net (fanout=3)        1.203   user_mac_addr<3>
    SLICE_X34Y34.B       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X35Y34.CLK     net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (0.400ns logic, 1.351ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.312ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X34Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.688ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y30.D5      net (fanout=3)        2.885   user_mac_addr<2>
    SLICE_X34Y30.DMUX    Tilo                  0.191   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X34Y30.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X34Y30.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (1.186ns logic, 3.126ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X34Y30.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.855ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y30.D5      net (fanout=3)        2.885   user_mac_addr<2>
    SLICE_X34Y30.D       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X34Y30.CLK     net (fanout=2)        0.494   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.766ns logic, 3.379ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X34Y30.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.047ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.047ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y30.D5      net (fanout=3)        1.490   user_mac_addr<2>
    SLICE_X34Y30.DMUX    Tilo                  0.078   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X34Y30.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X34Y30.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.465ns logic, 1.582ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X34Y30.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.034ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.034ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X34Y30.D5      net (fanout=3)        1.490   user_mac_addr<2>
    SLICE_X34Y30.D       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X34Y30.CLK     net (fanout=2)        0.198   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.346ns logic, 1.688ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.505ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.495ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y29.B2      net (fanout=3)        3.022   user_mac_addr<0>
    SLICE_X32Y29.BMUX    Tilo                  0.205   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X33Y29.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X33Y29.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.243ns logic, 3.262ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y29.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.805ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y29.B2      net (fanout=3)        3.022   user_mac_addr<0>
    SLICE_X32Y29.B       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X33Y29.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.809ns logic, 3.386ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y29.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y29.B2      net (fanout=3)        1.306   user_mac_addr<0>
    SLICE_X32Y29.BMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X33Y29.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X33Y29.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.503ns logic, 1.397ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y29.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.836ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.836ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y29.B2      net (fanout=3)        1.306   user_mac_addr<0>
    SLICE_X32Y29.B       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X33Y29.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.383ns logic, 1.453ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.601ns|            0|            0|            0|       574074|
| TS_clk125_2_n                 |      8.000ns|      4.395ns|      4.601ns|            0|            0|         2456|       571600|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.971ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.404ns|          N/A|            0|            0|       335754|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.679ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.782ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.262ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.767ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.053ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.782ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.065ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.197ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.236ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.312ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.505ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.152ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.152ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.192ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gtx0_tx_out_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gtx0_tx_out_clk             |      6.250ns|      4.000ns|      0.555ns|            0|            0|            0|            0|
| TS_usr_clocking_inst_clkout1  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_usr_gtx_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_usr_gtx_clk                 |      6.250ns|      6.228ns|      3.100ns|            0|            0|        28636|         8177|
| TS_usr_clocking_inst_clkout1_0|     25.000ns|     12.400ns|          N/A|            0|            0|         8177|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   18.404|         |         |         |
clk125_2_p     |   18.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   18.404|         |         |         |
clk125_2_p     |   18.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.069|    1.069|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.072|    1.072|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.875|    0.875|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.115|    1.115|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.203|         |         |         |
xpoint1_clk1_p |    6.203|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.203|         |         |         |
xpoint1_clk1_p |    6.203|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 702525 paths, 0 nets, and 60031 connections

Design statistics:
   Minimum period:  18.404ns{1}   (Maximum frequency:  54.336MHz)
   Maximum path delay from/to any node:   4.782ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 15 12:23:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 776 MB



