

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_kTIJ9d
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qMDkKJ"
Running: cat _ptx_qMDkKJ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_MuKRnh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_MuKRnh --output-file  /dev/null 2> _ptx_qMDkKJinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qMDkKJ _ptx2_MuKRnh _ptx_qMDkKJinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_s1vCXS"
Running: cat _ptx_s1vCXS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HYU5iv
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HYU5iv --output-file  /dev/null 2> _ptx_s1vCXSinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_s1vCXS _ptx2_HYU5iv _ptx_s1vCXSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_I3PPvd"
Running: cat _ptx_I3PPvd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ygYxTX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ygYxTX --output-file  /dev/null 2> _ptx_I3PPvdinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_I3PPvd _ptx2_ygYxTX _ptx_I3PPvdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		508.948000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 8640 (ipc=17.3) sim_rate=540 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:39:55 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 31680 (ipc=21.1) sim_rate=1760 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:39:57 2016
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 77760 (ipc=25.9) sim_rate=4092 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:39:58 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5723,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5724,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5730,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5731,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5744,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5745,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5748,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5751,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5752,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(17,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5763,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5764,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5774,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5774,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5775,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5775,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5780,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5781,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5781,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5786,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5787,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5792,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5801,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5802,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5807,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5808,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5813,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5814,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 204480 (ipc=34.1) sim_rate=10224 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:39:59 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(26,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 332768 (ipc=37.0) sim_rate=15846 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9888,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9889,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9890,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9891,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9905,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9906,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9913,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9913,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9914,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9914,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9930,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9931,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9933,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9933,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9934,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9988,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9989,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9994,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9995,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9995,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9996,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10003,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10004,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10007,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10008,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10009,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10010,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10015,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10016,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(44,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 423360 (ipc=36.8) sim_rate=19243 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:01 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(30,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14048,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14049,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14051,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14052,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14065,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14066,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14068,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14069,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14070,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14071,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14088,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14089,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14117,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14118,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14127,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14128,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14152,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14153,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14158,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14159,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14162,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14177,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14178,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14188,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14189,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14196,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14204,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14205,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 552384 (ipc=38.1) sim_rate=24016 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:02 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(48,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(57,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 680032 (ipc=38.9) sim_rate=28334 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:03 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18208,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18209,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18211,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18212,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18226,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18227,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18229,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18230,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18231,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18232,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18247,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18248,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18274,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18275,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18283,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18345,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18346,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18361,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18362,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18362,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18363,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18368,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18369,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18405,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18414,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18415,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18421,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18422,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 770880 (ipc=38.5) sim_rate=30835 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:04 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(79,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22363,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22364,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22365,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22366,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22383,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22384,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22384,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22385,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22388,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22408,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(22409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22430,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22431,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22440,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22441,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22502,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22503,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22518,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22519,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22561,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(22562,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22567,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22568,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22595,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22596,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22601,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22602,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22607,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22608,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 899552 (ipc=39.1) sim_rate=34598 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:05 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1000768 (ipc=39.2) sim_rate=37065 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26518,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26519,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26523,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26524,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26540,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26541,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26543,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26544,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26591,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26595,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26596,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26598,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26599,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26601,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26602,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(96,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26733,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26740,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26741,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26749,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26750,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26757,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26758,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26818,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(26819,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26840,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26841,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26846,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26847,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1113216 (ipc=39.8) sim_rate=39757 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:07 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(104,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30678,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30679,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30680,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30681,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30702,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30703,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30715,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30716,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30757,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30758,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30774,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30775,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30797,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30805,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30806,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30890,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30891,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30898,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30899,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30915,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30916,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30918,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30919,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30985,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30986,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 1238144 (ipc=39.9) sim_rate=42694 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31071,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31072,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31081,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31082,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(118,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 1331904 (ipc=39.8) sim_rate=44396 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(108,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34838,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34838,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34839,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34839,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34858,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34859,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34871,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34872,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34913,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34914,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34933,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34934,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34949,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34958,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34959,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35049,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35055,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35056,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35085,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35086,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35096,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35097,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35140,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35141,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35252,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35253,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35262,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35263,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(127,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 1440896 (ipc=40.0) sim_rate=46480 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:10 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(124,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 1556064 (ipc=39.9) sim_rate=48627 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:11 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39069,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39069,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39070,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39070,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39083,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39084,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39084,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39085,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39085,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39086,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39098,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39099,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39102,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39103,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39118,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39119,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39214,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39215,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39221,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39222,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39243,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39244,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39250,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39251,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39312,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(39313,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39476,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39477,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39496,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39497,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(136,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 1678592 (ipc=40.0) sim_rate=50866 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:12 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(150,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43230,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43231,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43233,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43234,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43247,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43248,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43252,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43253,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43256,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43257,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (43260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(43261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43268,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43269,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43277,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43278,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43376,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43377,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43377,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(43378,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43405,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(43406,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43406,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43473,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43474,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43633,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(43634,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43665,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43666,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 1797056 (ipc=40.4) sim_rate=52854 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:13 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(153,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47465,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47466,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47475,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47490,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47490,0), 5 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(173,0,0) tid=(63,0,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47491,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47491,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47496,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47496,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47497,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(47497,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47499,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47500,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 1915488 (ipc=40.3) sim_rate=54728 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47518,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47519,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47533,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47534,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47537,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47538,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47555,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47556,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47565,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47566,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47633,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(47634,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (47793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(47794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47827,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47828,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(176,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 2021248 (ipc=40.4) sim_rate=56145 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:15 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (51624,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(51625,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (51630,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(51631,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51643,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51729,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(51730,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51732,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51733,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51741,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51754,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51754,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51755,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51760,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(51761,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51772,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(51773,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51778,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51779,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (51792,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(51793,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (51977,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(51978,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52036,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52037,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(193,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 2110656 (ipc=40.2) sim_rate=57044 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:16 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(183,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 2230496 (ipc=40.6) sim_rate=58697 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55854,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55855,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55855,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(55856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55880,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(55881,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55888,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55889,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55893,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55894,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55905,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(55906,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(55911,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55921,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55922,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55922,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55923,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55924,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55925,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55938,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55939,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55946,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55947,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55963,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55964,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56180,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56181,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56237,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56238,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(204,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 2324032 (ipc=40.4) sim_rate=59590 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(206,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60013,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60014,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60019,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60020,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60046,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60047,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60132,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(60133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60139,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(60140,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60143,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60144,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60157,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60157,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60158,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60158,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60162,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(60163,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60165,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60166,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60168,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60169,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60178,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60179,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60185,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(60186,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60338,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60339,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60442,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60443,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 2452928 (ipc=40.5) sim_rate=61323 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:19 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(212,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 2579584 (ipc=40.6) sim_rate=62916 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(220,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64170,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64171,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64172,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64213,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(64214,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64289,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64290,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64305,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(64306,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64343,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64365,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64366,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64386,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64387,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64388,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64389,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64391,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64392,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64393,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64394,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64429,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64430,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64435,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64436,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64496,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(64497,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64635,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(64636,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 2670848 (ipc=40.5) sim_rate=63591 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:21 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(228,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68327,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68328,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (68329,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(68330,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (68366,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(68367,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(251,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68512,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68513,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68537,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(68538,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68543,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68544,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (68552,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(68553,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68562,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68563,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (68579,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(68580,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68589,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68590,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68595,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68596,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (68602,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(68603,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (68612,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(68613,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68649,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(68650,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (68808,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(68809,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 2799648 (ipc=40.6) sim_rate=65108 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(244,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 2926624 (ipc=40.6) sim_rate=66514 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:23 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (72495,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(72496,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (72518,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(72519,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (72551,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(72552,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (72670,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(72671,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (72712,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(72713,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72766,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(72767,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (72787,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(72788,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72802,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72803,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72810,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(72811,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (72815,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(72816,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (72822,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(72823,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72854,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(72855,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (72893,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(72894,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(254,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (72924,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(72925,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (73046,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(73047,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 3017024 (ipc=40.5) sim_rate=67044 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:24 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(256,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76764,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76787,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76788,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (76842,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(76843,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 3116000 (ipc=40.5) sim_rate=67739 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77087,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77088,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77130,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(77131,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77159,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77160,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77209,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77210,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77223,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77224,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77280,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77281,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (77289,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(77290,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (77296,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(77297,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77309,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77310,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (77317,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(77318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (77356,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(77357,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77404,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77405,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(273,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 3235680 (ipc=40.4) sim_rate=68844 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:26 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(279,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81176,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(81177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81190,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(81191,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81209,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(81210,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (81462,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(81463,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (81527,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(81528,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81529,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(81530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (81600,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(81601,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (81606,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(81607,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (81672,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(81673,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81674,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(81675,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (81737,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(81738,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (81746,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(81747,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81749,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(81750,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81752,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(81753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (81815,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(81816,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 3332672 (ipc=40.4) sim_rate=69430 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:27 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(293,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(289,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 3452320 (ipc=40.4) sim_rate=70455 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (85556,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(85557,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (85587,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(85588,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (85590,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(85591,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (85834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(85835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (85903,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(85904,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85920,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85921,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(85973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (85986,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(85987,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (86053,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(86054,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (86054,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(86055,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (86145,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(86146,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (86157,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(86158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (86198,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(86199,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (86205,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(86206,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (86211,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(86212,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(303,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 3576000 (ipc=40.4) sim_rate=71520 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (89954,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(89955,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (89977,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(89978,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (90036,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(90037,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (90196,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(90197,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(325,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (90297,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(90298,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90305,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(90306,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90354,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(90355,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90371,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90372,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (90437,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(90438,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90455,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90456,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (90525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(90526,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (90537,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(90538,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (90611,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(90612,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90622,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(90623,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (90628,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(90629,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 3690944 (ipc=40.3) sim_rate=72371 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:30 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(328,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (94355,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(94356,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (94365,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(94366,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (94444,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(94445,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 3805824 (ipc=40.3) sim_rate=73188 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (94619,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(94620,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (94677,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(94678,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (94685,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(94686,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (94748,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(94749,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (94783,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(94784,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (94828,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(94829,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (94843,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(94844,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (94904,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(94905,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(344,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (94980,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(94981,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (94986,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(94987,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (95030,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(95031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (95036,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(95037,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 3907904 (ipc=40.3) sim_rate=73734 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:32 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(335,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (98747,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(98748,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (98757,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(98758,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (98834,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(98835,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (99003,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(99004,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (99059,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(99060,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (99102,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(99103,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (99129,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(99130,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (99196,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(99197,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (99220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(99221,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (99235,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(99236,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (99280,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(99281,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (99355,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(99356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (99371,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(99372,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (99415,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(99416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (99439,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(99440,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(351,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 4022112 (ipc=40.2) sim_rate=74483 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:33 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(349,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 4124544 (ipc=40.2) sim_rate=74991 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (103118,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(103119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (103169,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(103170,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (103224,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(103225,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (103432,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(103433,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103443,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(103444,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (103482,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(103483,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (103518,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(103519,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (103575,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(103576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (103601,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(103602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (103684,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(103685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(103745,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (103750,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(103751,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103755,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(103756,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (103793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(103794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (103878,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(103879,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(371,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 4238432 (ipc=40.2) sim_rate=75686 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:35 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(372,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (107513,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(107514,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (107579,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(107580,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (107612,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(107613,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (107805,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(107806,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (107817,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(107818,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (107863,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(107864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (107897,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(107898,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (107958,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(107959,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (107981,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(107982,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 4341408 (ipc=40.2) sim_rate=76165 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (108069,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(108070,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108146,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(108147,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (108167,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(108168,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (108172,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(108173,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108232,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(108233,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (108252,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(108253,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(376,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 4454560 (ipc=40.1) sim_rate=76802 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111885,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(111886,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (111954,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(111955,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (111993,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(111994,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(386,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (112188,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(112189,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (112204,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(112205,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (112243,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(112244,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (112277,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(112278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112339,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(112340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (112391,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(112392,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (112447,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(112448,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (112531,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(112532,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112591,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(112592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (112597,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(112598,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (112628,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(112629,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (112650,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(112651,0)
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 4574272 (ipc=40.1) sim_rate=77530 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:38 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(400,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (116268,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(116269,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (116347,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(116348,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (116368,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(116369,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (116577,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(116578,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116613,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116614,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (116623,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(116624,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (116657,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(116658,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (116742,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(116743,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (116779,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(116780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (116827,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(116828,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(419,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (116933,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(116934,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (116994,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(116995,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 4697120 (ipc=40.1) sim_rate=78285 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117000,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(117001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117005,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(117006,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117059,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(117060,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(405,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 4790624 (ipc=40.1) sim_rate=78534 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:40:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (120668,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(120669,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (120744,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(120745,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (120758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(120759,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (120986,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(120987,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (121002,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(121003,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (121014,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(121015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (121072,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(121073,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (121137,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(121138,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (121222,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(121223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (121226,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(121227,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (121317,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(121318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (121382,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(121383,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (121388,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(121389,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (121393,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(121394,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (121482,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(121483,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(428,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 4913280 (ipc=40.1) sim_rate=79246 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:40:41 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(420,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (125055,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(125056,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (125139,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(125140,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (125156,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(125157,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (125382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(125383,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (125390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(125391,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (125439,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(125440,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 5027968 (ipc=40.1) sim_rate=79809 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:40:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (125502,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(125503,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (125542,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(125543,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (125616,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(125617,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (125672,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(125673,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (125735,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(125736,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (125752,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(125753,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (125775,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(125776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (125798,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(125799,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (125899,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(125900,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(443,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 5129376 (ipc=40.1) sim_rate=80146 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:40:43 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(449,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (129431,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(129432,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (129511,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(129512,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (129550,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(129551,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (129758,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(129759,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (129759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(129760,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (129808,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(129809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (129903,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(129904,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (129925,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(129926,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (129995,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(129996,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (130050,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(130051,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (130127,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(130128,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (130136,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(130137,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (130148,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(130149,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (130206,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(130207,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (130320,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(130321,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 5244832 (ipc=40.0) sim_rate=80689 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:40:44 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(452,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 5345376 (ipc=40.0) sim_rate=80990 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:40:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (133817,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(133818,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (133889,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(133890,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133922,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(133923,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(469,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134140,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(134141,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134146,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(134147,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (134156,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(134157,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (134303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(134304,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134308,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(134309,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (134390,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(134391,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134434,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(134435,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134508,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(134509,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (134509,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(134510,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (134546,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(134547,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (134605,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(134606,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (134729,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(134730,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(477,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 5461504 (ipc=40.0) sim_rate=81514 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:40:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138210,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(138211,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (138273,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(138274,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (138294,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(138295,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138517,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(138518,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (138528,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(138529,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (138544,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(138545,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138702,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(138703,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138707,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(138708,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138765,0), 5 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(492,0,0) tid=(31,0,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138766,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138821,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(138822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (138883,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138883,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(138884,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(138884,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (138923,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(138924,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (138960,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(138961,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 5561696 (ipc=40.0) sim_rate=81789 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:40:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (139136,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(139137,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(494,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 5678752 (ipc=40.0) sim_rate=82300 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:40:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (142601,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(142602,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (142651,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(142652,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (142666,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(142667,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (142897,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(142898,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (142908,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(142909,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (142932,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(142933,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (143087,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(143088,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (143090,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(143091,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (143137,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(143138,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (143210,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(143211,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (143258,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(143259,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (143271,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(143272,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (143295,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(143296,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (143332,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(143333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (143514,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(143515,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(497,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 5793824 (ipc=40.0) sim_rate=82768 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(509,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (146995,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(146996,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (147036,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(147037,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (147043,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(147044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (147275,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(147276,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (147309,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(147310,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (147320,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(147321,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (147472,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(147473,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (147526,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(147527,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (147529,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(147530,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (147614,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(147615,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (147647,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(147648,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (147670,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(147671,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (147675,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(147676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (147715,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(147716,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (147919,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(147920,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 5913792 (ipc=40.0) sim_rate=83292 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:40:50 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(517,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(516,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 6035488 (ipc=40.0) sim_rate=83826 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:40:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (151390,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(151391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (151425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (151425,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(151426,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(151426,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (151680,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(151681,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (151684,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(151685,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (151748,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(151749,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (151850,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(151851,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (151926,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(151927,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (151941,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(151942,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (152017,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(152018,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (152029,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(152030,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (152078,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(152079,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (152096,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(152097,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (152098,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(152099,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (152358,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(152359,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(529,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 6129984 (ipc=39.9) sim_rate=83972 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:40:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (155795,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(155796,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (155801,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(155802,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (155809,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(155810,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(545,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 6225856 (ipc=39.9) sim_rate=84133 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:40:53 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (156055,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(156056,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (156067,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(156068,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (156141,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(156142,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (156245,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(156246,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (156299,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(156300,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (156330,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(156331,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (156408,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(156409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (156413,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(156414,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (156474,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(156475,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (156498,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(156499,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (156504,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(156505,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (156793,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(156794,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(549,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 6346400 (ipc=39.9) sim_rate=84618 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:40:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (160167,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(160168,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160181,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(160182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (160194,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(160195,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (160435,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(160436,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (160452,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(160453,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (160511,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(160512,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (160626,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(160627,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(562,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (160683,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(160684,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (160767,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(160768,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (160798,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(160799,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (160828,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(160829,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (160858,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(160859,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (160877,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(160878,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (160895,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(160896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (161228,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(161229,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 6442432 (ipc=39.9) sim_rate=84768 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:40:55 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(568,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 6563008 (ipc=39.9) sim_rate=85233 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:40:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (164555,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(164556,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (164559,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(164560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (164584,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(164585,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (164830,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(164831,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (164842,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(164843,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (164894,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(164895,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (165025,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(165026,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (165087,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(165088,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (165156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(165157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (165204,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(165205,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (165228,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(165229,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (165234,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(165235,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (165259,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(165260,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (165276,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(165277,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(572,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (165625,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(165626,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 6684448 (ipc=39.9) sim_rate=85698 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:40:57 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(573,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (168924,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(168925,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (168939,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(168940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (168973,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(168974,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (169213,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(169214,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (169238,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(169239,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169292,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(169293,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (169438,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(169439,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (169467,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(169468,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (169553,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(169554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (169606,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(169607,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (169612,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(169613,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (169614,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(169615,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (169633,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(169634,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (169681,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(169682,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (170013,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(170014,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(593,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 6798304 (ipc=39.9) sim_rate=86054 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:40:58 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(596,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 6900960 (ipc=39.9) sim_rate=86262 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:40:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (173319,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(173320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (173339,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(173340,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (173366,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(173367,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (173595,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(173596,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (173631,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(173632,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (173690,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(173691,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (173838,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(173839,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (173857,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(173858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (173949,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(173950,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (173977,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(173978,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (173992,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(173993,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (174009,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(174010,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (174038,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(174039,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (174076,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(174077,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (174401,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(174402,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(602,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 7014464 (ipc=39.9) sim_rate=86598 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:41:00 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (177689,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(177690,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (177726,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(177727,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(608,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (177766,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(177767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (177998,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(177999,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (178024,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(178025,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (178078,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(178079,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (178241,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(178242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (178249,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(178250,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (178370,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(178371,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (178388,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(178389,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (178402,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(178403,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (178408,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(178409,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (178431,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(178432,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (178457,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(178458,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (178819,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(178820,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 7131456 (ipc=39.8) sim_rate=86968 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:41:01 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(623,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 7230752 (ipc=39.8) sim_rate=87117 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:41:02 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (182061,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(182062,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (182118,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(182119,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (182134,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(182135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (182382,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(182383,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (182402,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(182403,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (182459,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(182460,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (182614,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(182615,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(640,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (182647,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(182648,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (182751,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(182752,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (182772,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(182773,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (182809,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(182810,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (182815,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(182816,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (182833,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(182834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (182837,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(182838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (183214,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(183215,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 7348064 (ipc=39.8) sim_rate=87476 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:41:03 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(642,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (186434,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(186435,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (186516,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(186517,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (186528,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(186529,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (186782,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(186783,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (186792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(186793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (186833,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(186834,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (186992,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(186993,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 7447456 (ipc=39.8) sim_rate=87617 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:41:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (187022,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(187023,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (187150,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(187151,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (187170,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(187171,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (187203,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(187204,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (187207,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(187208,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (187209,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(187210,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (187237,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(187238,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(647,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (187587,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(187588,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(649,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 7564864 (ipc=39.8) sim_rate=87963 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:41:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (190810,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(190811,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (190900,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(190901,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (190904,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(190905,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (191162,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(191163,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (191165,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(191166,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (191208,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(191209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (191372,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(191373,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (191402,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(191403,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (191548,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(191549,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (191570,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(191571,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (191588,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(191589,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (191594,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(191595,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (191629,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(191630,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (191684,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(191685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (191971,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(191972,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(667,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 7685952 (ipc=39.8) sim_rate=88344 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:41:06 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(670,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (195197,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(195198,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (195280,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(195281,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (195293,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(195294,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (195539,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(195540,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (195542,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(195543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (195586,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(195587,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (195758,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(195759,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (195793,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(195794,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (195947,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(195948,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (195969,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(195970,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (195975,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(195976,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (195992,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(195993,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 7806208 (ipc=39.8) sim_rate=88706 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:41:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (196012,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(196013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (196073,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(196074,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (196353,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(196354,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(685,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 7902496 (ipc=39.8) sim_rate=88792 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:41:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (199591,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(199592,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(689,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (199676,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(199677,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (199693,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(199694,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (199929,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(199930,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (199962,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(199963,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (199988,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(199989,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (200153,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(200154,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (200180,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(200181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (200345,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(200346,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (200367,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(200368,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (200373,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(200374,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (200395,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(200396,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (200410,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(200411,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (200466,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(200467,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (200744,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(200745,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 8022528 (ipc=39.8) sim_rate=89139 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:41:09 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(695,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (203966,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(203967,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (204069,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(204070,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (204079,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(204080,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (204330,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(204331,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (204341,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(204342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (204377,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(204378,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 8135520 (ipc=39.8) sim_rate=89401 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:41:10 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(713,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (204585,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(204586,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (204593,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(204594,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (204722,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(204723,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (204727,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(204728,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (204743,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(204744,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (204783,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(204784,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (204802,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(204803,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (204845,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(204846,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (205151,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(205152,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(716,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 8239360 (ipc=39.8) sim_rate=89558 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:41:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (208343,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(208344,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (208451,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(208452,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (208476,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(208477,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (208706,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(208707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (208745,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(208746,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (208784,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(208785,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (208963,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(208964,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (208999,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(209000,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (209101,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(209102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (209108,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(209109,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (209135,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(209136,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (209168,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(209169,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (209193,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(209194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (209251,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(209252,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(720,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 8335616 (ipc=39.8) sim_rate=89630 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:41:12 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (209555,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(209556,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(733,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 8455584 (ipc=39.8) sim_rate=89953 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:41:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (212717,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(212718,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (212829,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(212830,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (212886,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(212887,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (213102,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(213103,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (213103,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(213104,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (213177,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(213178,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (213373,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(213374,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (213418,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(213419,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (213487,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(213488,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (213505,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(213506,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (213528,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(213529,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (213572,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(213573,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (213589,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(213590,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (213668,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(213669,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (213959,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(213960,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(740,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 8551552 (ipc=39.8) sim_rate=90016 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:41:14 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(745,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (217133,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(217134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (217207,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(217208,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (217291,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(217292,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (217482,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(217483,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (217509,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(217510,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (217563,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(217564,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (217790,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(217791,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (217829,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(217830,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (217891,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(217892,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (217909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(217910,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (217931,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(217932,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (217984,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(217985,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (217987,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(217988,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 8671616 (ipc=39.8) sim_rate=90329 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:41:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (218073,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(218074,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (218365,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(218366,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(762,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 8782624 (ipc=39.7) sim_rate=90542 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:41:16 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(765,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (221538,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(221539,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (221588,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(221589,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (221671,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(221672,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (221891,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(221892,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (221939,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(221940,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (221969,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(221970,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (222164,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(222165,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (222257,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(222258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (222267,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(222268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (222300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(222301,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (222348,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(222349,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (222368,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(222369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (222407,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(222408,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (222509,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(222510,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (222769,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(222770,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 8902432 (ipc=39.7) sim_rate=90841 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:41:17 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(769,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (225942,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(225943,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (225952,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(225953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (226064,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(226065,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (226322,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(226323,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (226327,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(226328,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (226346,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(226347,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(786,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (226546,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(226547,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (226669,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(226670,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (226677,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(226678,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (226704,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(226705,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (226739,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(226740,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (226771,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(226772,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (226796,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(226797,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (226887,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(226888,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 9023808 (ipc=39.8) sim_rate=91149 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:41:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (227173,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(227174,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(792,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 9118976 (ipc=39.7) sim_rate=91189 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:41:19 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (230330,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(230331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (230346,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(230347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (230442,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(230443,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (230701,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(230702,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (230729,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(230730,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (230731,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(230732,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (230950,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(230951,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (231070,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(231071,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (231078,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(231079,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (231129,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(231130,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (231159,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(231160,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (231200,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(231201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (231216,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(231217,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(806,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (231277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(231278,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (231561,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(231562,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 9239968 (ipc=39.7) sim_rate=91484 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:41:20 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(798,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (234708,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(234709,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (234750,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(234751,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (234824,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(234825,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 9335232 (ipc=39.7) sim_rate=91521 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:41:21 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (235082,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(235083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (235135,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(235136,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (235137,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(235138,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (235355,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(235356,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (235470,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(235471,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (235495,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(235496,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (235527,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(235528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (235555,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(235556,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (235615,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(235616,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (235621,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(235622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (235662,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(235663,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (235966,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(235967,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(813,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 9456576 (ipc=39.7) sim_rate=91811 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:41:22 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(825,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239079,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(239080,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239156,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(239157,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239199,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(239200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (239480,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(239481,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (239523,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(239524,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (239539,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(239540,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (239760,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(239761,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239855,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(239856,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (239877,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(239878,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(239915,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (239935,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(239936,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (240003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(240004,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (240012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(240013,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (240039,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(240040,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (240391,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(240392,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 9551712 (ipc=39.7) sim_rate=91843 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:41:23 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(838,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(842,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (243446,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(243447,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 9673312 (ipc=39.7) sim_rate=92126 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:41:24 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (243562,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(243563,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (243577,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(243578,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (243884,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(243885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (243896,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(243897,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (243971,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(243972,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (244166,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(244167,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (244260,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(244261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (244264,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(244265,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (244291,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(244292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (244340,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(244341,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (244368,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(244369,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (244392,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(244393,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (244406,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(244407,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (244802,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(244803,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(854,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 9790944 (ipc=39.7) sim_rate=92367 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:41:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (247821,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(247822,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (247951,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(247952,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (247960,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(247961,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (248264,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(248265,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (248281,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(248282,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (248375,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(248376,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(862,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (248564,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(248565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (248660,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(248661,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (248663,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(248664,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (248685,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(248686,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (248722,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(248723,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (248748,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(248749,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (248752,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(248753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (248790,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(248791,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 9889472 (ipc=39.7) sim_rate=92424 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:41:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (249206,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(249207,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(862,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 10007904 (ipc=39.7) sim_rate=92665 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:41:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (252198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(252199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (252327,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(252328,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (252430,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(252431,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (252661,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(252662,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (252681,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(252682,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (252780,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(252781,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (252960,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(252961,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (253058,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(253059,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (253094,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(253095,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (253100,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(253101,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (253112,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(253113,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(884,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (253129,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(253130,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (253177,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(253178,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (253180,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(253181,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (253610,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(253611,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 10120096 (ipc=39.7) sim_rate=92844 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:41:28 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(875,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (256570,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(256571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (256731,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(256732,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (256834,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(256835,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (257039,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(257040,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (257061,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(257062,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (257204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(257205,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (257338,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(257339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (257447,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(257448,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (257499,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(257500,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (257505,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(257506,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (257510,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(257511,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (257519,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(257520,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (257575,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (257575,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(257576,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(257576,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 10241248 (ipc=39.7) sim_rate=93102 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:41:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (258014,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(258015,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(888,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 10336032 (ipc=39.7) sim_rate=93117 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:41:30 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(900,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (260942,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(260943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (261103,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(261104,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (261238,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(261239,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (261412,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(261413,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (261448,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(261449,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (261632,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(261633,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (261727,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(261728,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (261843,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(261844,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (261871,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(261872,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (261908,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(261909,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (261920,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(261921,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (261946,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(261947,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (261972,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(261973,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (262017,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(262018,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (262418,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(262419,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(912,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 10440704 (ipc=39.7) sim_rate=93220 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:41:31 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(911,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (265317,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(265318,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (265499,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(265500,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (265630,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(265631,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (265788,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(265789,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (265844,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(265845,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 10552064 (ipc=39.7) sim_rate=93381 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:41:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (266064,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(266065,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (266122,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(266123,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (266244,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (266244,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(266245,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(266245,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (266304,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(266305,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (266315,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(266316,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (266346,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(266347,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (266376,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(266377,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (266411,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(266412,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (266822,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(266823,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(928,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 10673856 (ipc=39.7) sim_rate=93630 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:41:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (269689,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(269690,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (269896,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(269897,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (270029,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(270030,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (270181,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(270182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (270252,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(270253,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(936,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (270464,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(270465,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (270519,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(270520,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (270632,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(270633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (270640,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(270641,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (270701,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(270702,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (270711,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(270712,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (270742,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(270743,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (270779,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(270780,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (270807,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(270808,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (271226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(271227,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 10768128 (ipc=39.7) sim_rate=93635 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:41:34 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(932,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (274079,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(274080,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (274289,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(274290,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (274436,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(274437,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 10890048 (ipc=39.7) sim_rate=93879 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:41:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (274597,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(274598,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (274638,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(274639,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (274882,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(274883,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (274908,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(274909,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (275000,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(275001,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (275012,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(275013,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(956,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (275098,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(275099,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (275138,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(275139,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (275168,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(275169,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (275173,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(275174,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (275207,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(275208,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (275619,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(275620,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(958,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 11011616 (ipc=39.7) sim_rate=94116 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:41:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (278460,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(278461,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (278688,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(278689,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (278837,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(278838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (278974,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(278975,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (279034,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(279035,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (279284,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(279285,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (279286,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(279287,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (279358,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(279359,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (279420,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(279421,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (279494,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(279495,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (279531,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(279532,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (279567,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(279568,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (279588,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(279589,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (279593,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(279594,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(962,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 11106592 (ipc=39.7) sim_rate=94123 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:41:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (280023,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(280024,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(967,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (282826,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(282827,0)
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 11227872 (ipc=39.7) sim_rate=94351 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:41:38 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (283071,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(283072,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (283241,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(283242,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (283350,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(283351,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (283415,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(283416,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (283664,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(283665,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (283695,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(283696,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (283763,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(283764,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (283803,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(283804,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (283875,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(283876,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (283908,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(283909,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (283968,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(283969,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (283970,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(283971,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (283972,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(283973,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (284428,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(284429,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(984,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 11343296 (ipc=39.7) sim_rate=94527 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:41:39 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(991,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (287198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(287199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (287456,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(287457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (287645,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(287646,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (287728,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(287729,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (287814,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(287815,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (288050,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(288051,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (288099,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(288100,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (288176,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(288177,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (288183,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(288184,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (288286,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(288287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (288311,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(288312,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (288366,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(288367,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (288374,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(288375,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (288380,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(288381,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 11443776 (ipc=39.7) sim_rate=94576 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:41:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (288832,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(288833,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(993,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 11538816 (ipc=39.7) sim_rate=94580 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:41:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (291570,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(291571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (291856,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(291857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (292049,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(292050,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (292111,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(292112,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1009,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (292215,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(292216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (292439,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(292440,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (292503,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(292504,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (292549,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(292550,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (292584,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(292585,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (292670,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(292671,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (292710,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(292711,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (292756,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(292757,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (292774,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(292775,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (292780,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(292781,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (293241,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(293242,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 11659776 (ipc=39.7) sim_rate=94794 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:41:42 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1014,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (295942,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(295943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (296240,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(296241,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (296453,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(296454,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (296488,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(296489,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (296615,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(296616,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296828,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(296829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (296907,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(296908,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296963,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(296964,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (296976,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(296977,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1022,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 11776640 (ipc=39.7) sim_rate=94972 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:41:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (297046,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(297047,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297128,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(297129,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (297136,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(297137,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (297174,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(297175,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (297180,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(297181,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (297652,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(297653,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1033,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 11890464 (ipc=39.6) sim_rate=95123 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:41:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (300314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(300315,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (300612,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(300613,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (300857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(300858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (300867,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(300868,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (300993,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(300994,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (301213,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(301214,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (301343,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (301343,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(301344,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(301344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (301403,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(301404,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (301426,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(301427,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (301511,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(301512,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (301521,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(301522,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (301572,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(301573,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (301630,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(301631,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1038,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (302044,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(302045,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 11994464 (ipc=39.7) sim_rate=95194 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:41:45 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1050,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (304693,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(304694,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (304987,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(304988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (305258,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(305259,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (305261,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(305262,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (305371,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(305372,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 12106784 (ipc=39.6) sim_rate=95329 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:41:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (305620,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(305621,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (305727,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(305728,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (305737,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(305738,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (305778,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(305779,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (305812,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(305813,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (305885,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(305886,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (305893,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(305894,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (305957,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(305958,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (306003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(306004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (306449,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(306450,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1056,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 12228064 (ipc=39.6) sim_rate=95531 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:41:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (309072,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(309073,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1063,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (309363,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(309364,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (309631,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(309632,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (309665,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(309666,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (309750,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(309751,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (310023,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(310024,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (310110,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(310111,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (310111,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(310112,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (310156,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(310157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (310184,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(310185,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (310262,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(310263,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (310268,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(310269,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (310329,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(310330,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (310418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(310419,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (310838,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(310839,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 12323296 (ipc=39.6) sim_rate=95529 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:41:48 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1068,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (313449,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(313450,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (313739,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(313740,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 12444448 (ipc=39.6) sim_rate=95726 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:41:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (314007,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(314008,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1082,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (314070,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(314071,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (314132,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(314133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (314414,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(314415,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (314486,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(314487,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (314493,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(314494,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (314546,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(314547,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (314556,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(314557,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (314647,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(314648,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (314676,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(314677,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (314701,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(314702,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (314793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(314794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (315242,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(315243,0)
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 12540000 (ipc=39.6) sim_rate=95725 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:41:50 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1090,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (317824,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(317825,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (318119,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(318120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (318383,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(318384,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (318473,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(318474,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (318519,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(318520,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (318817,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(318818,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (318862,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(318863,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1097,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (318896,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(318897,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (318928,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(318929,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (318929,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(318930,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (319019,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(319020,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (319073,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(319074,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (319079,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(319080,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (319171,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(319172,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 12660768 (ipc=39.6) sim_rate=95914 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:41:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (319646,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(319647,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 12756384 (ipc=39.6) sim_rate=95912 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:41:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (322200,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(322201,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (322504,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(322505,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (322759,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(322760,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (322877,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(322878,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (322894,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(322895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (323239,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(323240,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (323246,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(323247,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (323300,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(323301,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (323317,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (323317,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(323318,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(323318,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (323376,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(323377,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (323445,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(323446,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (323494,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(323495,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (323548,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(323549,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1113,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (324050,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(324051,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 12877344 (ipc=39.6) sim_rate=96099 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:41:53 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1114,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (326576,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(326577,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (326883,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(326884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (327135,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(327136,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (327270,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(327271,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (327290,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(327291,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (327654,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(327655,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (327657,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(327658,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (327672,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(327673,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (327694,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(327695,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (327749,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(327750,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (327750,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(327751,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (327817,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(327818,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (327897,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(327898,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (327965,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(327966,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 12998816 (ipc=39.6) sim_rate=96287 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:41:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (328436,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(328437,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1130,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (330948,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(330949,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 13116192 (ipc=39.6) sim_rate=96442 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:41:55 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1137,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (331259,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(331260,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (331512,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(331513,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (331646,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(331647,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (331685,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(331686,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (332044,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(332045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (332056,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(332057,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (332060,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(332061,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (332066,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(332067,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (332126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(332127,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (332183,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(332184,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (332189,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(332190,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (332303,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(332304,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (332368,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(332369,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (332842,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(332843,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1154,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 13215264 (ipc=39.6) sim_rate=96461 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:41:56 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (335327,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(335328,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (335640,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(335641,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (335893,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(335894,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1157,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (336021,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(336022,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (336094,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(336095,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (336432,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(336433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (336450,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(336451,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (336453,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(336454,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (336464,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(336465,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 13333152 (ipc=39.6) sim_rate=96617 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:41:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (336525,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(336526,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (336562,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(336563,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (336587,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(336588,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (336701,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(336702,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (336773,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(336774,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (337247,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(337248,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1160,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 13431552 (ipc=39.6) sim_rate=96629 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:41:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (339693,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(339694,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (340040,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(340041,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (340277,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(340278,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (340402,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(340403,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (340493,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(340494,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1177,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (340830,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (340830,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(340831,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(340831,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (340851,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(340852,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (340899,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(340900,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (340922,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(340923,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (340978,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(340979,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (340984,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(340985,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (341098,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(341099,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (341173,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(341174,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (341653,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(341654,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 13549536 (ipc=39.6) sim_rate=96782 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:41:59 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1181,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (344067,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(344068,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (344440,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(344441,0)
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 13647712 (ipc=39.6) sim_rate=96792 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:42:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (344687,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(344688,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (344802,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(344803,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (344916,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(344917,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (345210,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(345211,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (345248,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(345249,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (345260,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(345261,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (345275,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(345276,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (345322,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(345323,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (345368,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(345369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (345376,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(345377,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (345492,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(345493,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (345553,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(345554,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1191,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (346060,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(346061,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 13765024 (ipc=39.6) sim_rate=96936 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:42:01 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1191,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (348440,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(348441,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (348837,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(348838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (349137,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(349138,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (349200,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(349201,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (349345,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(349346,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (349594,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(349595,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (349654,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(349655,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (349665,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(349666,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (349674,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(349675,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (349755,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(349756,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (349777,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(349778,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (349783,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(349784,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (349851,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(349852,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (349932,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(349933,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 13863904 (ipc=39.6) sim_rate=96950 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:42:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (350472,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(350473,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1209,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (352812,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(352813,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1212,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 13982016 (ipc=39.6) sim_rate=97097 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:42:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (353204,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(353205,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (353510,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(353511,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (353609,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(353610,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (353737,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(353738,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (353966,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(353967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (354037,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(354038,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (354048,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(354049,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (354069,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(354070,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (354151,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(354152,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (354157,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(354158,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (354180,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(354181,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (354236,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(354237,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (354303,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(354304,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (354886,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(354887,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1228,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 14095200 (ipc=39.6) sim_rate=97208 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:42:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (357184,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(357185,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (357588,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(357589,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1232,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (357882,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(357883,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (357996,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(357997,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (358112,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(358113,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (358342,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(358343,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (358417,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(358418,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (358434,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(358435,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (358473,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(358474,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (358538,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(358539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (358564,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(358565,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (358567,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(358568,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (358623,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(358624,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (358679,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(358680,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 14215232 (ipc=39.6) sim_rate=97364 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:42:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (359300,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(359301,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1237,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 14312000 (ipc=39.6) sim_rate=97360 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:42:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (361542,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(361543,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (361973,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(361974,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (362264,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(362265,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (362396,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(362397,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (362517,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(362518,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1251,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (362738,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(362739,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (362812,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(362813,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (362830,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(362831,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (362911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (362911,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(362912,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(362912,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (362961,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(362962,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (362970,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(362971,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (363020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(363021,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (363038,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(363039,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (363704,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(363705,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 14431744 (ipc=39.6) sim_rate=97511 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:42:07 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1255,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (365917,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(365918,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (366377,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(366378,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (366636,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(366637,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (366793,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(366794,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (366920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(366921,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 14528416 (ipc=39.6) sim_rate=97506 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:42:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (367141,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(367142,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (367178,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(367179,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (367228,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(367229,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (367305,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(367306,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (367327,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(367328,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (367360,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(367361,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (367417,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(367418,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (367421,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(367422,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (367427,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(367428,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1272,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (368108,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(368109,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 14630432 (ipc=39.6) sim_rate=97536 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:42:09 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1263,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (370284,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(370285,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (370781,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(370782,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (371008,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(371009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (371168,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(371169,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (371324,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(371325,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (371559,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(371560,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (371596,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(371597,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (371640,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(371641,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (371705,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(371706,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (371742,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(371743,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (371795,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(371796,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (371801,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(371802,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (371819,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(371820,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (371825,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(371826,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1286,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 14744576 (ipc=39.6) sim_rate=97646 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:42:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372514,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(372515,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (374661,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(374662,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1284,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (375185,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(375186,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (375381,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(375382,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 14864352 (ipc=39.6) sim_rate=97791 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:42:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (375547,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(375548,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (375734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(375735,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (375941,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(375942,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (375993,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(375994,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (376014,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(376015,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (376101,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(376102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (376192,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(376193,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (376194,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(376195,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (376198,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(376199,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (376229,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(376230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (376259,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(376260,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (376928,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(376929,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1291,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 14985856 (ipc=39.6) sim_rate=97946 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:42:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (379033,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(379034,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (379589,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(379590,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1305,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (379774,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(379775,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (379915,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(379916,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (380161,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(380162,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (380341,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(380342,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (380366,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(380367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (380386,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(380387,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (380463,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(380464,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (380564,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(380565,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (380589,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(380590,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (380598,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(380599,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (380642,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(380643,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (380685,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(380686,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 15080608 (ipc=39.6) sim_rate=97926 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:42:13 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (381334,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(381335,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1313,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (383407,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(383408,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 15202016 (ipc=39.6) sim_rate=98077 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:42:14 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (384016,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(384017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (384178,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(384179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (384292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(384293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (384536,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(384537,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1321,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (384745,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(384746,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (384760,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(384761,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (384778,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(384779,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (384844,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(384845,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (384960,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(384961,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (384964,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(384965,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (385002,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(385003,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (385034,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(385035,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (385089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(385090,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (385743,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(385744,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 15316960 (ipc=39.6) sim_rate=98185 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:42:15 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1326,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (387784,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(387785,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (388420,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(388421,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (388564,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(388565,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (388668,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(388669,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (388922,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(388923,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (389124,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(389125,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (389139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(389140,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (389196,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(389197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (389236,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(389237,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (389341,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(389342,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (389358,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(389359,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1346,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (389423,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(389424,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (389427,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(389428,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (389495,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(389496,0)
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 15418016 (ipc=39.6) sim_rate=98203 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:42:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (390148,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(390149,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1338,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (392158,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(392159,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 15533632 (ipc=39.6) sim_rate=98314 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:42:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (392824,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(392825,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (392942,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(392943,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (393053,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(393054,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (393318,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(393319,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (393504,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(393505,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (393531,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(393532,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (393608,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(393609,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (393634,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(393635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (393729,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(393730,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (393754,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(393755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (393824,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(393825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (393828,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(393829,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (393892,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(393893,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1356,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (394552,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(394553,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 15634016 (ipc=39.6) sim_rate=98327 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:42:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (396548,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(396549,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1358,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (397236,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(397237,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (397322,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(397323,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (397432,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397433,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (397716,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(397717,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397878,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(397879,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (397928,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(397929,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397992,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397993,0)
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 15750528 (ipc=39.6) sim_rate=98440 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:42:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (398013,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(398014,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (398082,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398083,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (398145,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(398146,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (398229,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398230,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398235,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(398236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (398305,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398306,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (398956,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398957,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1369,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 15849920 (ipc=39.6) sim_rate=98446 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:42:20 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (400923,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(400924,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1381,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (401640,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401641,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (401702,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401703,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (401826,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(401827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (402133,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(402134,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (402258,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(402259,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (402300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(402301,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (402373,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402374,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (402393,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(402394,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (402462,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(402463,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (402512,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(402513,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (402638,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(402639,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (402644,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(402645,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (402722,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(402723,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (403371,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(403372,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 15967040 (ipc=39.6) sim_rate=98561 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:42:21 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1391,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (405300,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(405301,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (406053,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(406054,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (406081,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(406082,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (406212,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(406213,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 16081440 (ipc=39.6) sim_rate=98659 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:42:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (406533,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(406534,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1408,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (406642,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(406643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (406687,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(406688,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (406751,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(406752,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (406795,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(406796,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (406884,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(406885,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (406887,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(406888,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (407015,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(407016,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (407049,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(407050,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (407146,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(407147,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (407779,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(407780,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1403,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 16183552 (ipc=39.6) sim_rate=98680 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:42:23 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (409676,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(409677,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (410456,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(410457,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (410462,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(410463,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (410584,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(410585,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (410963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(410964,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (411023,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(411024,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (411059,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(411060,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (411105,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(411106,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (411199,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(411200,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (411256,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(411257,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (411300,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(411301,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1419,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (411412,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(411413,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (411454,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(411455,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (411552,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(411553,0)
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 16297760 (ipc=39.6) sim_rate=98774 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:42:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (412192,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(412193,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1411,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (414048,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(414049,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 16400000 (ipc=39.6) sim_rate=98795 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:42:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (414845,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(414846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (414861,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(414862,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (414956,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(414957,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (415369,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(415370,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (415402,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(415403,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (415431,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(415432,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (415508,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(415509,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (415605,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(415606,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (415634,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(415635,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (415680,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(415681,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (415804,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(415805,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (415860,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(415861,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (415988,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(415989,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1427,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (416600,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(416601,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 16514336 (ipc=39.6) sim_rate=98888 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:42:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (418427,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(418428,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1430,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (419225,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(419226,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (419265,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(419266,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (419328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(419329,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (419773,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(419774,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (419781,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(419782,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (419808,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(419809,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (419911,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(419912,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (419985,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(419986,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 16616864 (ipc=39.6) sim_rate=98909 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:42:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (420006,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(420007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (420060,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(420061,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (420194,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(420195,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (420264,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(420265,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (420398,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(420399,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (421019,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(421020,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1447,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 16715136 (ipc=39.6) sim_rate=98906 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:42:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (422807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(422808,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1457,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (423605,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(423606,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (423669,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(423670,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (423705,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(423706,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (424161,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(424162,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (424179,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(424180,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (424182,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(424183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (424315,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(424316,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (424365,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424366,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (424389,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(424390,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (424440,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(424441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (424578,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(424579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (424668,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(424669,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (424807,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(424808,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (425425,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(425426,0)
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 16833664 (ipc=39.6) sim_rate=99021 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:42:29 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1458,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (427186,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(427187,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (427989,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(427990,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (428073,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(428074,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (428084,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(428085,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1476,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 16946944 (ipc=39.5) sim_rate=99104 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:42:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (428546,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(428547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (428570,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(428571,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (428583,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(428584,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (428719,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(428720,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (428755,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(428756,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428781,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(428782,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (428835,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(428836,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (428962,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(428963,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (429072,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(429073,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (429211,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(429212,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (429829,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(429830,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1479,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 17050208 (ipc=39.6) sim_rate=99129 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:42:31 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (431565,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(431566,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (432365,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(432366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (432471,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(432472,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (432477,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(432478,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (432926,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(432927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (432970,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(432971,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (432987,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(432988,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (433120,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(433121,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (433138,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(433139,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (433204,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(433205,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (433216,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(433217,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1496,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (433346,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(433347,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (433476,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(433477,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (433615,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(433616,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 17163584 (ipc=39.5) sim_rate=99211 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:42:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (434233,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(434234,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1488,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (435970,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(435971,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (436746,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(436747,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (436855,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(436856,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (436881,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(436882,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 17284288 (ipc=39.6) sim_rate=99334 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:42:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (437308,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(437309,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (437351,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(437352,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (437391,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(437392,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (437523,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(437524,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (437524,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(437525,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (437604,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(437605,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (437605,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(437606,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (437730,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(437731,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (437891,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(437892,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (438019,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(438020,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1500,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (438647,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(438648,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 17380000 (ipc=39.5) sim_rate=99314 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:42:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (440360,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(440361,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1506,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (441119,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(441120,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (441236,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(441237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (441291,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(441292,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (441682,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(441683,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (441756,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(441757,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (441795,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(441796,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (441904,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(441905,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (441929,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(441930,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (442007,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(442008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (442011,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(442012,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (442114,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(442115,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (442291,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(442292,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (442423,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(442424,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 17500384 (ipc=39.5) sim_rate=99434 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:42:35 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1528,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (443060,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(443061,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (444730,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(444731,0)
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 17595904 (ipc=39.5) sim_rate=99411 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:42:36 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1531,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (445491,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(445492,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (445636,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(445637,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (445689,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(445690,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (446068,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(446069,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (446163,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(446164,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (446201,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(446202,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (446299,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(446300,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (446334,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(446335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (446401,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(446402,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (446414,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(446415,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (446498,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(446499,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (446696,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(446697,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (446827,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(446828,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (447474,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(447475,0)
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 17699232 (ipc=39.6) sim_rate=99433 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:42:37 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1539,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (449102,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(449103,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (449895,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(449896,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (450037,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(450038,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (450093,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(450094,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1540,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (450462,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(450463,0)
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 17812160 (ipc=39.5) sim_rate=99509 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:42:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (450539,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(450540,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (450613,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(450614,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (450703,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(450704,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (450773,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(450774,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (450819,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(450820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (450846,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(450847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (450878,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(450879,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (451076,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(451077,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (451215,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(451216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (451878,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(451879,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1546,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 17915008 (ipc=39.5) sim_rate=99527 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:42:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (453475,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(453476,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (454292,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(454293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (454433,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(454434,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (454497,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(454498,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (454859,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(454860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (454923,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(454924,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (455080,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(455081,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (455107,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(455108,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1558,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (455187,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(455188,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (455198,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(455199,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (455263,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(455264,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (455265,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(455266,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (455473,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(455474,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (455619,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(455620,0)
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 18028288 (ipc=39.5) sim_rate=99603 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:42:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (456286,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(456287,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1572,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (457847,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(457848,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (458690,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (458806,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(458807,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (458920,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458921,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 18148576 (ipc=39.5) sim_rate=99717 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:42:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (459262,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(459263,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (459308,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(459309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (459463,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(459464,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (459487,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(459488,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (459593,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(459594,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (459602,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(459603,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (459655,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(459656,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (459669,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(459670,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (459881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(459882,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (460025,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(460026,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1578,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (460700,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(460701,0)
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 18244896 (ipc=39.5) sim_rate=99698 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:42:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (462225,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(462226,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1580,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (463077,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(463078,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463179,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463180,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (463324,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(463325,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (463637,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(463638,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (463705,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(463706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (463859,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463860,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463866,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(463867,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (463981,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(463982,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (463994,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(463995,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (464049,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(464050,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (464058,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(464059,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (464285,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(464286,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (464441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(464442,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 18364480 (ipc=39.5) sim_rate=99806 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:42:43 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1601,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465107,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(465108,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (466608,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(466609,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1601,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (467458,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(467459,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 18484576 (ipc=39.5) sim_rate=99916 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:42:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (467553,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(467554,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (467728,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(467729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (468018,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(468019,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (468109,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(468110,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (468254,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(468255,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (468263,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(468264,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (468357,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(468358,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (468435,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(468436,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (468471,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(468472,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (468477,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(468478,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (468689,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(468690,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (468875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(468876,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (469519,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(469520,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1605,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 18580576 (ipc=39.5) sim_rate=99895 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:42:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (471001,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(471002,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (471837,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(471838,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (471947,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(471948,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (472132,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(472133,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1625,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (472398,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(472399,0)
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 18677792 (ipc=39.5) sim_rate=99881 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:42:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (472503,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(472504,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (472636,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(472637,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (472667,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(472668,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (472738,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(472739,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (472839,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(472840,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (472871,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(472872,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (472877,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(472878,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (473093,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(473094,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (473257,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(473258,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (473921,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(473922,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1621,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (475379,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(475380,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 18796864 (ipc=39.5) sim_rate=99983 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:42:47 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (476218,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(476219,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (476346,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(476347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (476536,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(476537,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (476778,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(476779,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (476902,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(476903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (477016,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(477017,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (477071,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(477072,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1643,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (477140,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(477141,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (477218,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(477219,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (477268,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(477269,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (477274,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(477275,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (477503,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(477504,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (477639,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(477640,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 18894400 (ipc=39.5) sim_rate=99970 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:42:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (478325,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(478326,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1645,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (479756,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(479757,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (480596,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(480597,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (480738,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(480739,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (480946,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(480947,0)
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 19012832 (ipc=39.5) sim_rate=100067 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:42:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (481157,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(481158,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (481303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(481304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (481397,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(481398,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (481476,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(481477,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (481520,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(481521,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (481617,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(481618,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (481644,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(481645,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (481678,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(481679,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (481919,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(481920,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1650,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (482015,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(482016,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (482737,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(482738,0)
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 19111168 (ipc=39.5) sim_rate=100058 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:42:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (484155,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(484156,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1664,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (484977,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(484978,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (485134,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(485135,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (485350,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(485351,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (485537,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(485538,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (485699,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(485700,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (485779,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(485780,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (485882,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(485883,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (485899,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(485900,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (486013,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(486014,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (486022,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(486023,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (486082,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(486083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (486323,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(486324,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (486416,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(486417,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 19229152 (ipc=39.5) sim_rate=100151 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:42:51 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1673,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (487141,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(487142,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (488552,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(488553,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1679,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (489357,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(489358,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 19349984 (ipc=39.5) sim_rate=100258 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:42:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (489521,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(489522,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (489754,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(489755,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (489916,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(489917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (490106,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(490107,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490154,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(490155,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490276,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(490277,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (490286,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(490287,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (490393,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(490394,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (490430,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(490431,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (490486,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(490487,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (490728,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(490729,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (490791,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(490792,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (491554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(491555,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1682,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 19445440 (ipc=39.5) sim_rate=100234 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:42:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (492928,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(492929,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (493750,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(493751,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (493895,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(493896,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (494159,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(494160,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1688,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (494344,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(494345,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (494516,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(494517,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (494622,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(494623,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (494633,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(494634,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (494696,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(494697,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (494819,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(494820,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (494859,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(494860,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (494890,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(494891,0)
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 19566528 (ipc=39.5) sim_rate=100341 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:42:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (495118,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(495119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (495174,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(495175,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (495961,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(495962,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1708,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (497305,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(497306,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 19661600 (ipc=39.5) sim_rate=100314 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:42:55 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (498120,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(498121,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (498276,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(498277,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (498563,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(498564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (498730,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(498731,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (498899,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(498900,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (499024,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(499025,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (499045,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(499046,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1713,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (499100,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(499101,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (499241,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(499242,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (499287,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(499288,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (499296,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(499297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (499522,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(499523,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (499573,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(499574,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (500367,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(500368,0)
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 19782592 (ipc=39.5) sim_rate=100419 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:42:56 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1719,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (501683,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(501684,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (502492,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(502493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (502654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(502655,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (502967,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(502968,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 19877600 (ipc=39.5) sim_rate=100391 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:42:57 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (503125,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(503126,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (503282,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(503283,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (503408,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(503409,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (503478,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(503479,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (503505,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(503506,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (503632,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(503633,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (503715,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(503716,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (503732,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(503733,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1732,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (503926,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(503927,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (503983,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(503984,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (504771,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(504772,0)
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 19998880 (ipc=39.5) sim_rate=100496 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:42:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (506056,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(506057,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1739,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (506869,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(506870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (507032,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(507033,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (507371,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(507372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (507511,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(507512,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (507671,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(507672,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (507780,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(507781,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (507881,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(507882,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (507912,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(507913,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (508014,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(508015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (508123,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(508124,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (508151,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(508152,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (508331,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(508332,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (508389,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(508390,0)
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 20093952 (ipc=39.5) sim_rate=100469 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:42:59 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1746,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (509175,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(509176,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (510434,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(510435,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1750,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (511241,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(511242,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (511409,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(511410,0)
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 20214912 (ipc=39.5) sim_rate=100571 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:43:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (511775,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(511776,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (511900,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(511901,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (512083,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(512084,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (512157,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(512158,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (512286,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(512287,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (512320,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(512321,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (512437,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(512438,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (512527,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(512528,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (512556,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(512557,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (512735,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(512736,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (512780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(512781,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1765,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (513579,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(513580,0)
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 20330592 (ipc=39.5) sim_rate=100646 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:43:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (514814,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(514815,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (515619,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(515620,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (515792,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(515793,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1760,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (516179,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(516180,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (516301,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(516302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (516494,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(516495,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (516556,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(516557,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (516690,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(516691,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (516736,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(516737,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (516842,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(516843,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (516931,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(516932,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (516965,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(516966,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 20430880 (ipc=39.5) sim_rate=100644 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:43:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (517139,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(517140,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (517209,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(517210,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (517983,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(517984,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1784,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (519189,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(519190,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 20546560 (ipc=39.5) sim_rate=100718 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:43:03 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (520025,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(520026,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (520172,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(520173,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (520589,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(520590,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (520685,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(520686,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (520909,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(520910,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (520941,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(520942,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1797,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (521093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(521094,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (521162,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(521163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (521222,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(521223,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (521325,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(521326,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (521369,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(521370,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (521551,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(521552,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (521627,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(521628,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (522387,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(522388,0)
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 20646816 (ipc=39.5) sim_rate=100716 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:43:04 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1788,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (523561,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(523562,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (524437,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(524438,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (524547,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(524548,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (524993,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(524994,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (525077,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(525078,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (525320,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(525321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (525340,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(525341,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 20762240 (ipc=39.5) sim_rate=100787 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:43:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (525545,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(525546,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (525566,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(525567,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (525626,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(525627,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (525703,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(525704,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (525776,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(525777,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1811,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (525957,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(525958,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (526042,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(526043,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (526791,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(526792,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (527967,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(527968,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 20862816 (ipc=39.5) sim_rate=100786 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:43:06 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1804,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (528841,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(528842,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (528921,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(528922,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (529397,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(529398,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (529452,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(529453,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (529722,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(529723,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (529743,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(529744,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (529970,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(529971,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (529988,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(529989,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (530015,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(530016,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (530064,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(530065,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (530182,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(530183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (530384,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(530385,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (530448,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(530449,0)
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 20958080 (ipc=39.5) sim_rate=100760 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:43:07 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1826,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (531195,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(531196,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (532340,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(532341,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1832,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (533247,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(533248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (533301,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(533302,0)
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 21079040 (ipc=39.5) sim_rate=100856 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:43:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (533802,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(533803,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (533856,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(533857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (534126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(534127,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (534129,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(534130,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (534374,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(534375,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (534394,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(534395,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (534405,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(534406,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (534455,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(534456,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (534588,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(534589,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (534788,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(534789,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (534854,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(534855,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1838,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (535603,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(535604,0)
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 21194464 (ipc=39.5) sim_rate=100926 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:43:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (536713,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(536714,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (537644,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(537645,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (537683,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(537684,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1840,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (538208,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(538209,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (538251,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(538252,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (538526,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(538527,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (538533,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(538534,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (538778,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(538779,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (538802,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(538803,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (538812,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(538813,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (538867,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(538868,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (538993,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(538994,0)
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 21295040 (ipc=39.5) sim_rate=100924 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:43:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (539193,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(539194,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (539261,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(539262,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (540007,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(540008,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1849,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (541092,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(541093,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 21410016 (ipc=39.5) sim_rate=100990 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:43:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (542041,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(542042,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (542072,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(542073,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (542614,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(542615,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (542646,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(542647,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (542931,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(542932,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (542959,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(542960,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1868,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (543184,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(543185,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (543208,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(543209,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (543218,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(543219,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (543272,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(543273,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (543397,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(543398,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (543602,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(543603,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (543665,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(543666,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (544411,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(544412,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 21511008 (ipc=39.5) sim_rate=100990 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:43:12 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1868,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (545476,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(545477,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (546445,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(546446,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546457,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(546458,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (547020,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(547021,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (547052,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(547053,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (547336,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(547337,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (547354,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(547355,0)
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 21625760 (ipc=39.5) sim_rate=101054 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:43:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (547591,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(547592,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (547602,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(547603,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (547624,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(547625,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (547666,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(547667,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1884,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (547804,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(547805,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (548008,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(548009,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (548070,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(548071,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (548815,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(548816,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (549857,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(549858,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 21726880 (ipc=39.5) sim_rate=101055 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:43:14 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1891,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (550832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(550833,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (550859,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(550860,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (551427,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(551428,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (551441,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(551442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (551736,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(551737,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (551743,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(551744,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (551998,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(551999,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (552001,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(552002,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (552031,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(552032,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (552062,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(552063,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (552210,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(552211,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (552412,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(552413,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (552468,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(552469,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1899,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 21842016 (ipc=39.5) sim_rate=101120 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:43:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (553219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(553220,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (554231,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(554232,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1898,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (555212,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(555213,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (555267,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(555268,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 21942976 (ipc=39.5) sim_rate=101119 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 12:43:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (555827,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(555828,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (555834,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(555835,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (556127,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(556128,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (556150,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(556151,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (556394,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(556395,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (556437,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(556438,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (556438,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(556439,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (556445,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(556446,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (556619,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(556620,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (556816,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(556817,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (556878,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(556879,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1913,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (557627,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(557628,0)
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 22038176 (ipc=39.5) sim_rate=101092 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:43:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (558605,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(558606,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (559592,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(559593,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (559671,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(559672,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1924,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (560206,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(560207,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (560243,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(560244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (560500,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(560501,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (560526,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(560527,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (560771,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(560772,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (560847,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(560848,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (560856,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(560857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (560862,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(560863,0)
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 22159072 (ipc=39.5) sim_rate=101182 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:43:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (561023,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(561024,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (561223,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(561224,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (561282,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(561283,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (562031,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(562032,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1926,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (563007,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(563008,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (563972,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(563973,0)
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 22275072 (ipc=39.5) sim_rate=101250 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:43:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (564075,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(564076,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (564586,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(564587,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (564647,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(564648,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (564877,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(564878,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1937,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (564925,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(564926,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (565176,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(565177,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (565251,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(565252,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (565261,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(565262,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (565267,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(565268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (565427,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(565428,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (565627,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(565628,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (565688,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(565689,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (566435,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(566436,0)
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 22375168 (ipc=39.5) sim_rate=101245 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:43:20 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1943,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (567411,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(567412,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (568352,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(568353,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (568479,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(568480,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (568971,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(568972,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (569051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(569052,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (569257,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(569258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (569357,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(569358,0)
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 22490880 (ipc=39.5) sim_rate=101310 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:43:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (569580,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(569581,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1953,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (569655,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(569656,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (569659,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(569660,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (569670,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(569671,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (569831,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(569832,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (570031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(570032,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (570101,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(570102,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (570839,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(570840,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (571790,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(571791,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1954,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 22607424 (ipc=39.5) sim_rate=101378 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:43:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (572732,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(572733,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (572883,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(572884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(573341,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (573455,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(573456,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (573633,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(573634,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (573781,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (573952,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (574059,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (574065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (574073,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (574241,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (574435,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (574514,0), 5 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1970,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 22707008 (ipc=39.5) sim_rate=101370 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:43:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (575248,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576163,0), 5 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1971,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577113,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (577287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (577723,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (577905,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 22823392 (ipc=39.5) sim_rate=101437 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:43:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (578189,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (578328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (578458,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (578481,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (578491,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (578658,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (578839,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (578922,0), 4 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1989,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (579652,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (580559,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (581496,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 22961120 (ipc=39.5) sim_rate=101597 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:43:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (581691,0), 4 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1990,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (582110,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (582319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (582402,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (582620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (582734,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (582868,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (582894,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (582920,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (583062,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (583259,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (583332,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (584057,0), 3 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2001,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 23078816 (ipc=39.5) sim_rate=101668 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:43:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (584950,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (585886,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (586102,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (586494,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (586735,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (586775,0), 3 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2015,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (587034,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (587104,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (587248,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (587305,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (587316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (587474,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (587663,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (587738,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (588467,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 23238752 (ipc=39.5) sim_rate=101924 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:43:27 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2018,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (589332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (590271,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (590506,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (590883,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (591147,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591176,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (591439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (591516,0), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2022,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (591625,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (591714,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (591717,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (591902,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 23374112 (ipc=39.5) sim_rate=102070 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:43:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (592067,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592142,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (592873,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (593712,0), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2039,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (594661,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (594910,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (595263,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (595543,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (595575,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (595853,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (595928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (596004,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (596118,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (596124,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (596312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (596472,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 23531072 (ipc=39.4) sim_rate=102309 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 12:43:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (596555,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (597280,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2041,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (598090,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (599033,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (599316,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (599643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (599947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (599981,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 3.
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 599982
gpu_sim_insn = 23569920
gpu_ipc =      39.2844
gpu_tot_sim_cycle = 599982
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =      39.2844
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 402
gpu_stall_icnt2sh    = 272
gpu_total_sim_rate=102477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 570
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49104
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81780
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 408630
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 570
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1125	W0_Idle:458553	W0_Scoreboard:16696368	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 67 
maxdqlatency = 0 
maxmflatency = 346 
averagemflatency = 211 
max_icnt2mem_latency = 39 
max_icnt2sh_latency = 599981 
mrq_lat_table:42127 	584 	507 	3721 	38718 	6410 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49115 	49108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	91288 	6970 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48160 	959 	0 	0 	0 	0 	0 	56 	129 	355 	720 	1409 	2819 	5394 	10742 	21482 	5998 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     37173     37169     37237     37261     34183     33918     38127     38139     38185     38208     38164     38496     37205     37212     37199     37354 
dram[1]:     37171     37169     37241     37269     33932     33909     38137     38147     38186     38209     38246     38533     37212     37222     37199     37356 
dram[2]:     37180     37189     37253     37219     33924     34198     38150     38105     38184     38147     38296     38206     37217     37181     37200     37183 
dram[3]:     37185     37196     37266     37231     33915     33927     38161     38118     38187     38169     38333     38288     37222     37182     37197     37185 
dram[4]:     37171     37200     37240     37232     34189     33915     38119     38128     38209     38169     38408     38330     37189     37184     37355     37189 
dram[5]:     37171     37206     37247     37241     33926     33903     38128     38137     38210     38170     38452     38374     37202     37194     37354     37185 
average row accesses per activate:
dram[0]:  1.232051  1.274172  1.243523  1.273210  1.239583  1.311295  1.240310  1.253264  1.218274  1.300813  1.241915  1.297297  1.253264  1.253264  1.219822  1.322314 
dram[1]:  1.227621  1.273210  1.230769  1.273210  1.208122  1.311295  1.218274  1.259843  1.218274  1.304348  1.227621  1.293801  1.240310  1.253264  1.200000  1.299053 
dram[2]:  1.221374  1.281709  1.227621  1.259843  1.208122  1.272727  1.224490  1.276596  1.212121  1.246753  1.227621  1.293801  1.233933  1.269841  1.194030  1.259843 
dram[3]:  1.224490  1.273210  1.229193  1.253264  1.205063  1.262599  1.218274  1.266491  1.215190  1.237113  1.221374  1.276596  1.237113  1.256544  1.191067  1.250000 
dram[4]:  1.280000  1.273210  1.280000  1.253264  1.340845  1.262599  1.269841  1.266491  1.315068  1.237113  1.318681  1.280000  1.266491  1.256544  1.337047  1.246753 
dram[5]:  1.274172  1.273210  1.273210  1.256544  1.311295  1.262599  1.256544  1.266491  1.300813  1.237113  1.304348  1.269841  1.253264  1.256544  1.309686  1.246753 
average row locality = 92069/73230 = 1.257258
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[1]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[2]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[3]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[4]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[5]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
total reads: 42960
bank skew: 448/444 = 1.01
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        229       224       225       225       225       225       225       225       225       225       225       225       225       225       225       225
dram[1]:        225       225       225       225       225       225       225       225       225       225       225       225       225       225       225       225
dram[2]:        225       225       225       225       225       226       225       225       225       225       225       225       225       225       225       225
dram[3]:        225       225       225       225       225       225       225       225       225       225       225       225       225       225       225       225
dram[4]:        225       225       225       225       225       225       225       225       225       225       225       225       225       225       225       225
dram[5]:        224       225       225       225       225       225       225       225       225       225       225       225       225       225       225       225
maximum mf latency per bank:
dram[0]:        312       293       327       296       328       299       316       294       315       307       322       324       316       309       318       318
dram[1]:        320       301       316       292       319       305       293       303       327       318       311       298       301       296       316       314
dram[2]:        294       316       295       333       326       330       307       317       292       327       335       344       299       322       315       311
dram[3]:        308       301       328       294       303       298       291       293       332       297       314       312       296       346       306       337
dram[4]:        320       296       320       293       322       294       335       294       315       292       327       303       321       300       324       297
dram[5]:        294       296       292       296       293       292       321       293       293       292       312       297       298       296       300       296

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=736937 n_act=12180 n_pre=12164 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.07751
n_activity=426239 dram_eff=0.144
bk0: 1026a 765510i bk1: 1028a 765965i bk2: 1024a 765273i bk3: 1024a 766048i bk4: 1016a 765564i bk5: 1016a 766585i bk6: 1024a 765371i bk7: 1024a 765548i bk8: 1024a 764954i bk9: 1024a 766409i bk10: 1024a 765433i bk11: 1024a 766418i bk12: 1024a 765921i bk13: 1024a 765646i bk14: 1024a 764953i bk15: 1024a 766806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.310284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=736781 n_act=12261 n_pre=12245 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.0775
n_activity=427829 dram_eff=0.1435
bk0: 1024a 765361i bk1: 1024a 766018i bk2: 1024a 765217i bk3: 1024a 766126i bk4: 1016a 765184i bk5: 1016a 766687i bk6: 1024a 765160i bk7: 1024a 765674i bk8: 1024a 764938i bk9: 1024a 766557i bk10: 1024a 765253i bk11: 1024a 766324i bk12: 1024a 765626i bk13: 1024a 765672i bk14: 1024a 764665i bk15: 1024a 766476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.310324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=736629 n_act=12337 n_pre=12321 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.0775
n_activity=436106 dram_eff=0.1407
bk0: 1024a 765337i bk1: 1024a 766163i bk2: 1024a 765115i bk3: 1024a 765770i bk4: 1016a 765228i bk5: 1016a 766066i bk6: 1024a 765261i bk7: 1024a 765985i bk8: 1024a 765030i bk9: 1024a 765321i bk10: 1024a 765114i bk11: 1024a 766273i bk12: 1024a 765537i bk13: 1024a 765855i bk14: 1024a 764558i bk15: 1024a 765677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.307637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=736517 n_act=12393 n_pre=12377 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.0775
n_activity=438415 dram_eff=0.14
bk0: 1024a 765368i bk1: 1024a 766162i bk2: 1024a 765114i bk3: 1024a 765722i bk4: 1016a 765116i bk5: 1016a 766137i bk6: 1024a 765093i bk7: 1024a 766004i bk8: 1024a 764980i bk9: 1024a 765121i bk10: 1024a 765030i bk11: 1024a 766194i bk12: 1024a 765452i bk13: 1024a 765734i bk14: 1024a 764435i bk15: 1024a 765560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.308234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=737319 n_act=11992 n_pre=11976 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.0775
n_activity=431573 dram_eff=0.1422
bk0: 1024a 765870i bk1: 1024a 766237i bk2: 1024a 766050i bk3: 1024a 765718i bk4: 1016a 767088i bk5: 1016a 766286i bk6: 1024a 765989i bk7: 1024a 766215i bk8: 1024a 766648i bk9: 1024a 765585i bk10: 1024a 766711i bk11: 1024a 766225i bk12: 1024a 765828i bk13: 1024a 765915i bk14: 1024a 767106i bk15: 1024a 765645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.316091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791975 n_nop=737163 n_act=12068 n_pre=12052 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.07751
n_activity=434066 dram_eff=0.1414
bk0: 1028a 765904i bk1: 1024a 766161i bk2: 1024a 766079i bk3: 1024a 765760i bk4: 1016a 766776i bk5: 1016a 766256i bk6: 1024a 765917i bk7: 1024a 766293i bk8: 1024a 766593i bk9: 1024a 765512i bk10: 1024a 766518i bk11: 1024a 766139i bk12: 1024a 765639i bk13: 1024a 765919i bk14: 1024a 766620i bk15: 1024a 765466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.317766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 93
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 198
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 506
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.94008
	minimum = 6
	maximum = 36
Network latency average = 8.45245
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.41538
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0121341
	minimum = 0.0108887 (at node 0)
	maximum = 0.0136904 (at node 16)
Accepted packet rate average = 0.0121341
	minimum = 0.0108887 (at node 0)
	maximum = 0.0136904 (at node 16)
Injected flit rate average = 0.0364004
	minimum = 0.0326493 (at node 0)
	maximum = 0.0411712 (at node 16)
Accepted flit rate average= 0.0364004
	minimum = 0.0326793 (at node 0)
	maximum = 0.0409712 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94008 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Network latency average = 8.45245 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.41538 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0121341 (1 samples)
	minimum = 0.0108887 (1 samples)
	maximum = 0.0136904 (1 samples)
Accepted packet rate average = 0.0121341 (1 samples)
	minimum = 0.0108887 (1 samples)
	maximum = 0.0136904 (1 samples)
Injected flit rate average = 0.0364004 (1 samples)
	minimum = 0.0326493 (1 samples)
	maximum = 0.0411712 (1 samples)
Accepted flit rate average = 0.0364004 (1 samples)
	minimum = 0.0326793 (1 samples)
	maximum = 0.0409712 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 50 sec (230 sec)
gpgpu_simulation_rate = 102477 (inst/sec)
gpgpu_simulation_rate = 2608 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,599982)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,599982)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,599982)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,599982)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,599982)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,599982)
GPGPU-Sim uArch: cycles simulated: 600982  inst.: 23592096 (ipc=22.2) sim_rate=102130 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:43:30 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(6,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 603982  inst.: 23732192 (ipc=40.6) sim_rate=102293 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:43:31 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 606482  inst.: 24033088 (ipc=71.3) sim_rate=103146 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:43:32 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(11,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(4,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 608982  inst.: 24286939 (ipc=79.7) sim_rate=103790 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:43:33 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(11,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(5,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 611982  inst.: 24674439 (ipc=92.0) sim_rate=104997 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:43:34 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12606,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12607,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12656,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12657,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12756,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12757,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12793,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12794,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12821,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12822,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12932,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12933,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13004,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13005,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13029,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13030,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13192,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13193,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13206,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13207,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13236,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13237,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13241,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13242,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13291,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13292,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13305,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13306,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13313,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13314,599982)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(41,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 614482  inst.: 24825383 (ipc=86.6) sim_rate=105192 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:43:35 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(21,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(22,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 616982  inst.: 25090023 (ipc=89.4) sim_rate=105865 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:43:36 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(24,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(18,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(49,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(21,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 619482  inst.: 25435329 (ipc=95.7) sim_rate=106871 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:43:37 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(20,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 621982  inst.: 25760846 (ipc=99.6) sim_rate=107785 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:43:38 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(18,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22772,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22773,599982)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(44,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22959,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22960,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22966,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22967,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23053,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23054,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23196,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23197,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23311,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23312,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23328,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23329,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23384,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23385,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23448,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23449,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23497,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23498,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23540,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23541,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23542,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23543,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23589,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23590,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23594,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23595,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23641,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23642,599982)
GPGPU-Sim uArch: cycles simulated: 623982  inst.: 25929038 (ipc=98.3) sim_rate=108037 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:43:39 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(85,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(41,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(33,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 626982  inst.: 26165678 (ipc=96.1) sim_rate=108571 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:43:40 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(37,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(31,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(31,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 629482  inst.: 26529411 (ipc=100.3) sim_rate=109625 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:43:41 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(38,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(44,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(39,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(37,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 631982  inst.: 26845013 (ipc=102.3) sim_rate=110473 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 12:43:42 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(37,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33425,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33426,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33491,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33492,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33500,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33501,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33598,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33599,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33630,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33631,599982)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(92,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33776,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33777,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33809,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33810,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33841,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33842,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33993,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33994,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34030,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34031,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34035,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34036,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34124,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34125,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34127,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34128,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (34149,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(34150,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34171,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34172,599982)
GPGPU-Sim uArch: cycles simulated: 634482  inst.: 27072629 (ipc=101.5) sim_rate=110953 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:43:43 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(113,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(46,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 636982  inst.: 27237205 (ipc=99.1) sim_rate=111172 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:43:44 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(58,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(47,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(113,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 639482  inst.: 27606509 (ipc=102.2) sim_rate=112221 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:43:45 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(134,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(129,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(58,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(130,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 642482  inst.: 27986332 (ipc=103.9) sim_rate=113304 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:43:46 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(55,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43793,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43794,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44016,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44017,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44075,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44076,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44100,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(44101,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44169,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44170,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44285,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44286,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44325,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44326,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44349,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(44350,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44392,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44393,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44447,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(44448,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44530,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(44531,599982)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44694,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44695,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44716,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44717,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44738,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44739,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44766,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44767,599982)
GPGPU-Sim uArch: cycles simulated: 644982  inst.: 28215548 (ipc=103.2) sim_rate=113772 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:43:47 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(144,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 647982  inst.: 28452540 (ipc=101.7) sim_rate=114267 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:43:48 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(72,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(74,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(61,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(70,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 650482  inst.: 28785176 (ipc=103.3) sim_rate=115140 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:43:49 2016
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(68,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(63,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(63,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 653482  inst.: 29118083 (ipc=103.7) sim_rate=116008 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:43:50 2016
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(64,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54354,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54355,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54363,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54364,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54445,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(54446,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54541,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54542,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54559,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54560,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (54604,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(54605,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (54709,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(54710,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54741,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54742,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (54775,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(54776,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54781,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(54782,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (54874,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(54875,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54904,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54905,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54942,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54943,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (54989,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(54990,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55079,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55080,599982)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(86,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 655982  inst.: 29305379 (ipc=102.4) sim_rate=116291 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:43:51 2016
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(156,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(84,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(81,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 658982  inst.: 29617283 (ipc=102.5) sim_rate=117064 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:43:52 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(80,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(82,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(79,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 661482  inst.: 29893050 (ipc=102.8) sim_rate=117689 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:43:53 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(77,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(75,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(83,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 664482  inst.: 30255018 (ipc=103.6) sim_rate=118647 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:43:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65102,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65103,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (65141,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(65142,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65178,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(65179,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (65301,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(65302,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65331,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65332,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (65364,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(65365,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65442,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(65443,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65469,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(65470,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (65500,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(65501,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (65544,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(65545,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (65563,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(65564,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65574,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65575,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65585,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65586,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (65596,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(65597,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65634,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65635,599982)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(97,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 666982  inst.: 30374186 (ipc=101.6) sim_rate=118649 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:43:55 2016
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(176,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(99,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(93,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(100,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 669982  inst.: 30733298 (ipc=102.3) sim_rate=119584 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:43:56 2016
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(94,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(101,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(91,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 672982  inst.: 31037521 (ipc=102.3) sim_rate=120300 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:43:57 2016
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(103,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(97,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(104,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75408,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75409,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75478,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75479,599982)
GPGPU-Sim uArch: cycles simulated: 675482  inst.: 31336977 (ipc=102.9) sim_rate=120992 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 12:43:58 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75550,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75551,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75594,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(75595,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (75663,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(75664,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75681,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(75682,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75822,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75823,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75852,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(75853,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75894,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(75895,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75916,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75917,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75984,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75985,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (75989,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(75990,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76011,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76012,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76013,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(76014,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76028,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76029,599982)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(192,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(115,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 678482  inst.: 31483153 (ipc=100.8) sim_rate=121089 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:43:59 2016
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(113,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(115,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(113,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(119,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 681482  inst.: 31883875 (ipc=102.0) sim_rate=122160 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:44:00 2016
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(115,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(111,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(105,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 684482  inst.: 32203832 (ipc=102.2) sim_rate=122915 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:44:01 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(112,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (85906,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(85907,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (85916,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(85917,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (85971,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(85972,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85975,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85976,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (85984,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(85985,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (85995,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(85996,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (86188,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(86189,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (86236,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(86237,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (86258,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(86259,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (86371,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(86372,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (86447,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(86448,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (86478,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(86479,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (86520,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(86521,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (86550,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(86551,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (86572,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(86573,599982)
GPGPU-Sim uArch: cycles simulated: 686982  inst.: 32432792 (ipc=101.9) sim_rate=123318 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:44:02 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(125,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(123,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(126,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 689982  inst.: 32669304 (ipc=101.1) sim_rate=123747 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:44:03 2016
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(123,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(121,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(127,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 692482  inst.: 32996396 (ipc=101.9) sim_rate=124514 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:44:04 2016
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(126,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(132,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(123,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(123,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 695482  inst.: 33331007 (ipc=102.2) sim_rate=125304 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:44:05 2016
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(120,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (96340,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(96341,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (96460,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(96461,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (96500,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(96501,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (96616,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(96617,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (96653,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(96654,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (96694,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(96695,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (96707,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(96708,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (96839,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(96840,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (96855,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(96856,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (96916,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(96917,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (96952,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(96953,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (96991,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(96992,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (97013,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(97014,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (97035,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(97036,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (97060,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(97061,599982)
GPGPU-Sim uArch: cycles simulated: 697982  inst.: 33506399 (ipc=101.4) sim_rate=125492 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:44:06 2016
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(143,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(139,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(143,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(148,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 700982  inst.: 33811679 (ipc=101.4) sim_rate=126162 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:44:07 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(141,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(136,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 703482  inst.: 34095600 (ipc=101.7) sim_rate=126749 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:44:08 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(142,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(141,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(137,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(140,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 706482  inst.: 34454598 (ipc=102.2) sim_rate=127609 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:44:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (106761,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(106762,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (106797,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(106798,599982)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(149,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (106892,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(106893,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (106897,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(106898,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (106953,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(106954,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (106982,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(106983,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (107016,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(107017,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (107022,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(107023,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (107121,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(107122,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (107158,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(107159,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107164,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(107165,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (107207,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(107208,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (107232,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(107233,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (107238,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(107239,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (107288,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(107289,599982)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(226,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 708982  inst.: 34592230 (ipc=101.1) sim_rate=127646 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:44:10 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(152,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(156,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(162,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 711982  inst.: 34952582 (ipc=101.6) sim_rate=128502 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:44:11 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(158,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(162,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(153,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 714482  inst.: 35204613 (ipc=101.6) sim_rate=128954 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:44:12 2016
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(150,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(150,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(156,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (117015,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(117016,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (117061,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(117062,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117268,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(117269,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (117335,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(117336,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (117400,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(117401,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (117464,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(117465,599982)
GPGPU-Sim uArch: cycles simulated: 717482  inst.: 35548461 (ipc=101.9) sim_rate=129738 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:44:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (117569,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(117570,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (117616,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(117617,599982)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(247,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (117663,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(117664,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (117707,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(117708,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (117726,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(117727,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (117747,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(117748,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (117757,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(117758,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (117818,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(117819,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (117840,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(117841,599982)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(241,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 719982  inst.: 35679181 (ipc=100.9) sim_rate=129742 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 12:44:14 2016
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(178,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(176,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(171,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 722482  inst.: 36016893 (ipc=101.6) sim_rate=130495 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:44:15 2016
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(178,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(169,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 724482  inst.: 36220276 (ipc=101.6) sim_rate=130759 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:44:16 2016
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(173,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(170,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(172,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(177,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (127440,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(127441,599982)
GPGPU-Sim uArch: cycles simulated: 727482  inst.: 36587956 (ipc=102.1) sim_rate=131611 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:44:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (127529,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(127530,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (127550,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(127551,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (127629,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(127630,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (127660,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(127661,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (127736,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(127737,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (127821,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(127822,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (127852,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(127853,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (127938,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(127939,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (128015,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(128016,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (128088,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(128089,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (128109,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(128110,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (128145,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(128146,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (128152,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(128153,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (128219,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(128220,599982)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(183,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(182,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 729982  inst.: 36713332 (ipc=101.1) sim_rate=131589 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:44:18 2016
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(191,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(182,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(181,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 732482  inst.: 37030876 (ipc=101.6) sim_rate=132253 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:44:19 2016
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(180,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(185,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(190,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 735482  inst.: 37339211 (ipc=101.6) sim_rate=132879 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:44:20 2016
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(194,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(180,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(186,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (137628,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(137629,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (137688,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(137689,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (137798,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(137799,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (137922,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(137923,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137933,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(137934,599982)
GPGPU-Sim uArch: cycles simulated: 737982  inst.: 37650363 (ipc=102.0) sim_rate=133511 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:44:21 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (138007,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(138008,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (138041,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(138042,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (138072,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(138073,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (138100,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(138101,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138102,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(138103,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (138246,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(138247,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (138283,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(138284,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (138301,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(138302,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (138359,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (138359,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(138360,599982)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(138360,599982)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(203,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(272,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 740982  inst.: 37832827 (ipc=101.2) sim_rate=133684 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:44:22 2016
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(204,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(197,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(195,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(195,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 743482  inst.: 38179347 (ipc=101.8) sim_rate=134434 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(209,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(208,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 745982  inst.: 38429090 (ipc=101.8) sim_rate=134838 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:44:24 2016
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(197,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(198,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(196,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (147880,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(147881,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (147902,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(147903,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (147996,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(147997,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (148077,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(148078,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (148153,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(148154,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (148197,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(148198,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (148263,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(148264,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (148425,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(148426,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (148456,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(148457,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (148482,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(148483,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (148496,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(148497,599982)
GPGPU-Sim uArch: cycles simulated: 748482  inst.: 38712482 (ipc=102.0) sim_rate=135358 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:44:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (148518,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(148519,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (148603,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(148604,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (148611,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(148612,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (148634,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(148635,599982)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(224,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(291,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 750982  inst.: 38859714 (ipc=101.3) sim_rate=135399 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(218,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(212,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(214,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 753482  inst.: 39211540 (ipc=101.9) sim_rate=136151 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(212,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(214,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(218,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 755982  inst.: 39459225 (ipc=101.9) sim_rate=136537 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(212,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(213,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(222,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (158049,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(158050,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (158080,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(158081,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (158253,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(158254,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (158279,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(158280,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (158319,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(158320,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (158391,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(158392,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (158466,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(158467,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158472,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(158473,599982)
GPGPU-Sim uArch: cycles simulated: 758482  inst.: 39755977 (ipc=102.1) sim_rate=137089 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:44:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (158503,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(158504,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (158528,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(158529,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158591,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(158592,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158641,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(158642,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (158653,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(158654,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158700,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(158701,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (158744,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(158745,599982)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(300,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 760982  inst.: 39890185 (ipc=101.4) sim_rate=137079 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(232,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(234,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(226,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(230,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 763482  inst.: 40232399 (ipc=101.9) sim_rate=137782 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:44:31 2016
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(226,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(233,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 765982  inst.: 40481680 (ipc=101.9) sim_rate=138162 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(228,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(235,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (168279,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(168280,599982)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(252,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (168426,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(168427,599982)
GPGPU-Sim uArch: cycles simulated: 768482  inst.: 40801840 (ipc=102.3) sim_rate=138781 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:44:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (168550,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(168551,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (168608,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(168609,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (168634,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(168635,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (168658,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(168659,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (168671,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(168672,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (168694,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(168695,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (168757,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(168758,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (168819,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(168820,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (168881,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(168882,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168893,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(168894,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (168925,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(168926,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (168937,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(168938,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (168986,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(168987,599982)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(241,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 770982  inst.: 40931440 (ipc=101.5) sim_rate=138750 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(244,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(246,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(252,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(251,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 773482  inst.: 41269152 (ipc=102.0) sim_rate=139422 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(249,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(246,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 775982  inst.: 41520319 (ipc=102.0) sim_rate=139799 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:44:36 2016
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(241,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(248,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(241,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (178471,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(178472,599982)
GPGPU-Sim uArch: cycles simulated: 778482  inst.: 41843607 (ipc=102.4) sim_rate=140414 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(266,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (178721,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(178722,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (178752,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(178753,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (178814,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(178815,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (178896,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(178897,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (178925,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(178926,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (178927,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(178928,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (178956,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(178957,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (178989,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(178990,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (179064,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(179065,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (179107,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(179108,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (179129,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(179130,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (179155,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(179156,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (179203,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(179204,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (179225,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(179226,599982)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(259,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 780982  inst.: 41970039 (ipc=101.7) sim_rate=140368 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(265,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(266,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(276,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 783482  inst.: 42289071 (ipc=102.0) sim_rate=140963 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(259,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(268,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(266,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 785982  inst.: 42548146 (ipc=102.0) sim_rate=141355 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:44:40 2016
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(268,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(256,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(269,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 788482  inst.: 42856062 (ipc=102.3) sim_rate=141907 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 12:44:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (188743,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(188744,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (188855,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(188856,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (188906,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(188907,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (188946,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(188947,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (188985,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(188986,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (189060,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(189061,599982)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(274,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (189072,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(189073,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (189154,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(189155,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (189162,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(189163,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (189166,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(189167,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (189190,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(189191,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (189242,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(189243,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (189275,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(189276,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (189300,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(189301,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (189304,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(189305,599982)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(345,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 790982  inst.: 43008926 (ipc=101.8) sim_rate=141943 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(280,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(278,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(273,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 793482  inst.: 43312302 (ipc=102.0) sim_rate=142474 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(271,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(279,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 795982  inst.: 43580785 (ipc=102.1) sim_rate=142887 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 12:44:44 2016
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(277,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(282,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(274,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 798482  inst.: 43878629 (ipc=102.3) sim_rate=143394 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(280,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (199015,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(199016,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (199038,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(199039,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (199125,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(199126,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (199231,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(199232,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (199433,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(199434,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (199435,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(199436,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (199466,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(199467,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (199528,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(199529,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (199555,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(199556,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (199590,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(199591,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (199640,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(199641,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (199662,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(199663,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (199672,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(199673,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (199684,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(199685,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (199694,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(199695,599982)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(372,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 800982  inst.: 44044869 (ipc=101.9) sim_rate=143468 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 12:44:46 2016
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(297,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(295,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(295,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 803482  inst.: 44320709 (ipc=102.0) sim_rate=143898 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(299,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(290,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(290,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 805982  inst.: 44611404 (ipc=102.1) sim_rate=144373 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(287,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(293,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(294,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(298,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 808982  inst.: 44965548 (ipc=102.4) sim_rate=145050 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 12:44:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (209339,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(209340,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (209369,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(209370,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (209394,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(209395,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (209456,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(209457,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (209550,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(209551,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (209581,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(209582,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (209643,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(209644,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (209699,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(209700,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (209705,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(209706,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (209761,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(209762,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (209767,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(209768,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (209810,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(209811,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (209829,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(209830,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (209853,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(209854,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (209897,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(209898,599982)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(303,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 810982  inst.: 45087468 (ipc=102.0) sim_rate=144975 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(382,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(309,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 813482  inst.: 45327596 (ipc=101.9) sim_rate=145280 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 12:44:51 2016
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(312,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(379,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(312,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(313,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 815982  inst.: 45639483 (ipc=102.2) sim_rate=145813 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(301,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(306,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(308,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 818982  inst.: 45981651 (ipc=102.3) sim_rate=146438 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(300,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (219465,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(219466,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (219491,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(219492,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (219598,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(219599,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (219640,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(219641,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (219687,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(219688,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (219691,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(219692,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (219780,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(219781,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (219791,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(219792,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (219826,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(219827,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (219854,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(219855,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (219966,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(219967,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (219997,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(219998,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (220028,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(220029,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (220037,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(220038,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (220061,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(220062,599982)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(396,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 820982  inst.: 46131731 (ipc=102.1) sim_rate=146449 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 12:44:54 2016
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(403,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(329,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 823482  inst.: 46362035 (ipc=102.0) sim_rate=146715 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 12:44:55 2016
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(329,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(320,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(328,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 825982  inst.: 46681946 (ipc=102.3) sim_rate=147261 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 12:44:56 2016
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(324,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(315,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(322,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(329,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 828982  inst.: 47020666 (ipc=102.4) sim_rate=147863 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 12:44:57 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(327,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (229601,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(229602,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (229724,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(229725,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (229755,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(229756,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (229817,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(229818,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (229841,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(229842,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (229879,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(229880,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (229941,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(229942,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (229993,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(229994,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (230003,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(230004,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (230114,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(230115,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (230117,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(230118,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (230148,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(230149,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (230176,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(230177,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (230179,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(230180,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (230220,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(230221,599982)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(417,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 830982  inst.: 47176538 (ipc=102.2) sim_rate=147888 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 12:44:58 2016
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(331,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(333,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 833482  inst.: 47394906 (ipc=102.0) sim_rate=148109 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 12:44:59 2016
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(341,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(334,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(336,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 835982  inst.: 47723601 (ipc=102.3) sim_rate=148671 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 12:45:00 2016
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(335,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(342,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(332,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 838482  inst.: 47992513 (ipc=102.4) sim_rate=149045 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 12:45:01 2016
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(336,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(347,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (239723,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(239724,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (239780,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(239781,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (239802,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(239803,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (239897,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(239898,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (239928,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(239929,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (239995,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(239996,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (240000,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(240001,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (240039,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(240040,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (240074,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(240075,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (240110,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(240111,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (240142,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(240143,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (240148,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(240149,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (240159,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(240160,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (240196,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(240197,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (240205,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(240206,599982)
GPGPU-Sim uArch: cycles simulated: 840982  inst.: 48222689 (ipc=102.3) sim_rate=149296 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(349,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(357,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 843482  inst.: 48418753 (ipc=102.0) sim_rate=149440 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 12:45:03 2016
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(346,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(358,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(359,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(347,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 845982  inst.: 48755453 (ipc=102.4) sim_rate=150016 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 12:45:04 2016
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(351,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(357,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(357,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 848482  inst.: 49015656 (ipc=102.4) sim_rate=150354 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 12:45:05 2016
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(352,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (249844,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(249845,599982)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(345,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (249933,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(249934,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (250062,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(250063,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (250100,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(250101,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250169,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250170,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (250181,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(250182,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (250315,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(250316,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (250428,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(250429,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (250460,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(250461,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (250514,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(250515,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (250519,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(250520,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (250530,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(250531,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (250540,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(250541,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (250580,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(250581,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (250592,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(250593,599982)
GPGPU-Sim uArch: cycles simulated: 850982  inst.: 49260072 (ipc=102.4) sim_rate=150642 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 12:45:06 2016
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(435,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(365,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 853482  inst.: 49447016 (ipc=102.1) sim_rate=150753 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 12:45:07 2016
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(374,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(374,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(369,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(370,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 855982  inst.: 49786564 (ipc=102.4) sim_rate=151326 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 12:45:08 2016
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(363,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(371,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 858482  inst.: 50040079 (ipc=102.4) sim_rate=151636 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 12:45:09 2016
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(374,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(363,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (260065,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(260066,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (260188,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(260189,599982)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(451,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (260277,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(260278,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (260299,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(260300,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (260311,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(260312,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (260359,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(260360,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (260421,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(260422,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (260483,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(260484,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (260522,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(260523,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (260575,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(260576,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (260584,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(260585,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (260618,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(260619,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (260702,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(260703,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (260728,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(260729,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (260750,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(260751,599982)
GPGPU-Sim uArch: cycles simulated: 860982  inst.: 50302095 (ipc=102.4) sim_rate=151970 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(388,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(378,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 863482  inst.: 50476143 (ipc=102.1) sim_rate=152036 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 12:45:11 2016
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(381,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(375,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(381,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 865982  inst.: 50820272 (ipc=102.4) sim_rate=152613 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 12:45:12 2016
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(379,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(386,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(382,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 868482  inst.: 51071286 (ipc=102.4) sim_rate=152908 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 12:45:13 2016
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(384,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(382,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (270232,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(270233,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (270283,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(270284,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (270331,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(270332,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (270338,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(270339,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (270416,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(270417,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (270473,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(270474,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (270544,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(270545,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (270629,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(270630,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (270669,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(270670,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (270692,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(270693,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (270741,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(270742,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (270745,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(270746,599982)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(476,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (270781,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(270782,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (270798,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(270799,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (270799,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(270800,599982)
GPGPU-Sim uArch: cycles simulated: 870982  inst.: 51344150 (ipc=102.5) sim_rate=153266 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 12:45:14 2016
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(401,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 873482  inst.: 51506870 (ipc=102.1) sim_rate=153294 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 12:45:15 2016
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(400,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(397,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(399,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(396,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 875982  inst.: 51854514 (ipc=102.5) sim_rate=153870 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 12:45:16 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(404,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(401,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 878482  inst.: 52103261 (ipc=102.5) sim_rate=154151 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 12:45:17 2016
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(404,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(401,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(390,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (280406,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(280407,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (280485,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(280486,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (280512,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(280513,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (280524,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(280525,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (280643,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(280644,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (280679,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(280680,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (280737,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(280738,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (280803,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(280804,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (280919,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(280920,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (280930,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(280931,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (280984,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(280985,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (280985,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(280986,599982)
GPGPU-Sim uArch: cycles simulated: 880982  inst.: 52389309 (ipc=102.6) sim_rate=154540 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 12:45:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (281007,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(281008,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (281029,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(281030,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (281035,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(281036,599982)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(486,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(486,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 883482  inst.: 52543581 (ipc=102.2) sim_rate=154539 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 12:45:19 2016
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(408,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(418,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(408,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 885482  inst.: 52837413 (ipc=102.5) sim_rate=154948 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 12:45:20 2016
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(408,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(411,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(414,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 888482  inst.: 53141348 (ipc=102.5) sim_rate=155384 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 12:45:21 2016
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(415,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(419,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(417,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (290499,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(290500,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (290562,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(290563,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (290597,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(290598,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (290646,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(290647,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (290752,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(290753,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (290791,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(290792,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (290830,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(290831,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (290887,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(290888,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (290946,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(290947,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (290977,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(290978,599982)
GPGPU-Sim uArch: cycles simulated: 890982  inst.: 53432676 (ipc=102.6) sim_rate=155780 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 12:45:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (291039,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(291040,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (291064,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(291065,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (291125,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(291126,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (291149,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(291150,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (291195,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(291196,599982)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(424,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(508,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 893482  inst.: 53572644 (ipc=102.2) sim_rate=155734 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 12:45:23 2016
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(430,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(420,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(429,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 895982  inst.: 53922110 (ipc=102.5) sim_rate=156295 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 12:45:24 2016
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(429,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(423,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(423,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 898482  inst.: 54170715 (ipc=102.5) sim_rate=156562 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 12:45:25 2016
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(421,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(421,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(423,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (300729,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(300730,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (300766,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(300767,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (300795,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(300796,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (300848,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(300849,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (300874,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(300875,599982)
GPGPU-Sim uArch: cycles simulated: 900982  inst.: 54480427 (ipc=102.7) sim_rate=157004 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 12:45:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (301000,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(301001,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (301060,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(301061,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (301113,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(301114,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (301131,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(301132,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (301159,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(301160,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (301168,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(301169,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (301200,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(301201,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (301202,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(301203,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (301269,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(301270,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (301291,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(301292,599982)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(522,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 903482  inst.: 54613515 (ipc=102.3) sim_rate=156935 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 12:45:27 2016
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(448,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(441,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(446,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 905482  inst.: 54897331 (ipc=102.5) sim_rate=157298 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 12:45:28 2016
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(442,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(447,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(449,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 907982  inst.: 55160506 (ipc=102.6) sim_rate=157601 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 12:45:29 2016
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(442,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(444,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(445,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 910482  inst.: 55463634 (ipc=102.7) sim_rate=158016 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 12:45:30 2016
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(443,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (310854,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(310855,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (310898,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(310899,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (311031,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(311032,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (311093,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(311094,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (311178,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(311179,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (311209,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(311210,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (311271,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(311272,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (311301,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(311302,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (311364,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(311365,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (311406,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(311407,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (311427,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(311428,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (311463,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(311464,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (311502,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(311503,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (311512,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(311513,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (311524,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(311525,599982)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(454,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 912982  inst.: 55625682 (ipc=102.4) sim_rate=158027 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 12:45:31 2016
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(454,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(458,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(462,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 915482  inst.: 55922594 (ipc=102.5) sim_rate=158420 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 12:45:32 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(454,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(454,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(452,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 917982  inst.: 56194765 (ipc=102.6) sim_rate=158742 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 12:45:33 2016
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(461,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(453,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(461,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 920982  inst.: 56559225 (ipc=102.8) sim_rate=159321 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 12:45:34 2016
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(456,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (321066,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(321067,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (321079,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(321080,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (321187,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(321188,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (321294,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(321295,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (321330,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(321331,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (321397,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(321398,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (321417,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(321418,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (321453,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(321454,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (321541,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(321542,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (321577,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(321578,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (321605,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(321606,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (321659,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(321660,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (321689,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(321690,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (321703,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(321704,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (321711,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(321712,599982)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(472,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 922982  inst.: 56663225 (ipc=102.5) sim_rate=159166 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 12:45:35 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(478,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(477,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(466,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 925982  inst.: 57000153 (ipc=102.5) sim_rate=159664 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 12:45:36 2016
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(471,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(478,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(465,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 928482  inst.: 57263960 (ipc=102.6) sim_rate=159955 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 12:45:37 2016
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(478,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(476,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(468,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 930982  inst.: 57565728 (ipc=102.7) sim_rate=160350 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 12:45:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (331400,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(331401,599982)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(487,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (331432,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(331433,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (331609,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(331610,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (331696,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(331697,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (331715,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(331716,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (331735,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(331736,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (331753,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(331754,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (331764,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(331765,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (331912,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(331913,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (331919,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(331920,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (331943,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(331944,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (331966,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(331967,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (331988,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(331989,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (331991,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(331992,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (332015,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(332016,599982)
GPGPU-Sim uArch: cycles simulated: 932982  inst.: 57703424 (ipc=102.5) sim_rate=160287 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 12:45:39 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(564,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(494,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(490,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(490,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 935982  inst.: 58024000 (ipc=102.5) sim_rate=160731 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 12:45:40 2016
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(487,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(492,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 937982  inst.: 58254906 (ipc=102.6) sim_rate=160925 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 12:45:41 2016
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(482,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(490,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(488,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 940982  inst.: 58593351 (ipc=102.7) sim_rate=161414 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 12:45:42 2016
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(494,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (341653,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(341654,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (341716,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(341717,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (341809,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(341810,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (341840,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(341841,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (341888,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(341889,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (341919,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(341920,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (342006,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(342007,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (342012,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(342013,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (342043,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(342044,599982)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(570,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (342136,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(342137,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (342163,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(342164,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (342167,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(342168,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (342234,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(342235,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (342256,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(342257,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (342315,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(342316,599982)
GPGPU-Sim uArch: cycles simulated: 942982  inst.: 58740071 (ipc=102.5) sim_rate=161373 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 12:45:43 2016
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(508,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(506,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 945482  inst.: 58948199 (ipc=102.4) sim_rate=161501 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 12:45:44 2016
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(501,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(498,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(508,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(501,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 947982  inst.: 59280181 (ipc=102.6) sim_rate=161967 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 12:45:45 2016
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(500,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(499,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(504,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 950982  inst.: 59612878 (ipc=102.7) sim_rate=162432 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 12:45:46 2016
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(509,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (351831,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(351832,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (351907,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(351908,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (351956,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(351957,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (352013,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(352014,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (352119,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(352120,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (352121,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(352122,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (352197,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(352198,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (352217,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(352218,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (352257,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(352258,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (352284,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(352285,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (352286,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(352287,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (352295,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(352296,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (352350,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(352351,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (352377,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(352378,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (352383,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(352384,599982)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(518,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 952982  inst.: 59781230 (ipc=102.6) sim_rate=162448 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 12:45:47 2016
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(519,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(514,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 955982  inst.: 60040174 (ipc=102.4) sim_rate=162710 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 12:45:48 2016
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(512,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(521,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(517,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 957982  inst.: 60308163 (ipc=102.6) sim_rate=162995 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 12:45:49 2016
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(516,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(512,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(516,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(522,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 960982  inst.: 60632181 (ipc=102.7) sim_rate=163429 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 12:45:50 2016
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(511,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (362154,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(362155,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (362185,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(362186,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (362229,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(362230,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (362230,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(362231,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (362495,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(362496,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (362526,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(362527,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (362588,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(362589,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (362619,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(362620,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (362655,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(362656,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (362686,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(362687,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (362699,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(362700,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (362721,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(362722,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (362735,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(362736,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (362743,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(362744,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (362778,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(362779,599982)
GPGPU-Sim uArch: cycles simulated: 962982  inst.: 60818933 (ipc=102.6) sim_rate=163491 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 12:45:51 2016
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(536,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(526,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 965482  inst.: 60992373 (ipc=102.4) sim_rate=163518 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 12:45:52 2016
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(527,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(529,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(536,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(528,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 967982  inst.: 61336174 (ipc=102.6) sim_rate=164000 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 12:45:53 2016
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(527,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(536,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 970482  inst.: 61587260 (ipc=102.6) sim_rate=164232 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 12:45:54 2016
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(526,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(529,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(527,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (372287,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(372288,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (372344,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(372345,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (372382,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(372383,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (372388,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(372389,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (372485,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(372486,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (372549,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(372550,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (372609,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(372610,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (372673,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(372674,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (372766,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(372767,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (372797,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(372798,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (372841,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(372842,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (372855,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(372856,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (372906,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(372907,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (372917,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(372918,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (372928,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(372929,599982)
GPGPU-Sim uArch: cycles simulated: 972982  inst.: 61860476 (ipc=102.7) sim_rate=164522 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 12:45:55 2016
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(554,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(553,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 975482  inst.: 62012700 (ipc=102.4) sim_rate=164489 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 12:45:56 2016
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(547,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(546,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(551,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 977982  inst.: 62362005 (ipc=102.6) sim_rate=164978 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 12:45:57 2016
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(541,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(544,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(550,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(552,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 980982  inst.: 62673923 (ipc=102.6) sim_rate=165366 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 12:45:58 2016
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(543,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(543,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (382500,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(382501,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (382502,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(382503,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (382522,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(382523,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (382638,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(382639,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (382688,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(382689,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382763,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(382764,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (382800,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(382801,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (382841,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(382842,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (382860,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(382861,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (382864,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(382865,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (382926,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(382927,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (382958,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(382959,599982)
GPGPU-Sim uArch: cycles simulated: 982982  inst.: 62906019 (ipc=102.7) sim_rate=165542 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 12:45:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (383020,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(383021,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (383072,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(383073,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (383094,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(383095,599982)
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(558,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(560,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 985982  inst.: 63115683 (ipc=102.5) sim_rate=165657 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 12:46:00 2016
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(561,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(569,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(562,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(555,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 988482  inst.: 63454478 (ipc=102.7) sim_rate=166111 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 12:46:01 2016
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(555,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(568,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 990982  inst.: 63707402 (ipc=102.7) sim_rate=166337 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 12:46:02 2016
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(564,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(559,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(565,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (392728,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(392729,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (392750,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(392751,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (392781,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(392782,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (392844,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(392845,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (392906,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(392907,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (392966,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(392967,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (392968,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(392969,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (393090,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(393091,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (393092,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(393093,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (393131,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(393132,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (393138,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(393139,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (393185,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(393186,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (393231,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(393232,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (393306,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(393307,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (393337,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393338,599982)
GPGPU-Sim uArch: cycles simulated: 993482  inst.: 63973930 (ipc=102.7) sim_rate=166598 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 12:46:03 2016
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(581,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(582,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 995982  inst.: 64148266 (ipc=102.5) sim_rate=166618 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 12:46:04 2016
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(580,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(570,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(578,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 998482  inst.: 64494142 (ipc=102.7) sim_rate=167083 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 12:46:05 2016
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(583,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(571,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(573,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 1000982  inst.: 64745329 (ipc=102.7) sim_rate=167300 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 12:46:06 2016
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(575,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(577,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (402782,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(402783,599982)
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(579,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (402804,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(402805,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (402818,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(402819,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (402989,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(402990,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (403012,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(403013,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (403056,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(403057,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (403066,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(403067,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (403096,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(403097,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (403136,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(403137,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (403191,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(403192,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (403203,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(403204,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (403208,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(403209,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (403270,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(403271,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (403324,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(403325,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (403379,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(403380,599982)
GPGPU-Sim uArch: cycles simulated: 1003482  inst.: 65015729 (ipc=102.7) sim_rate=167566 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 12:46:07 2016
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(662,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 1005982  inst.: 65171601 (ipc=102.5) sim_rate=167536 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 12:46:08 2016
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(590,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(595,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(591,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(591,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 1008482  inst.: 65519043 (ipc=102.7) sim_rate=167997 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 12:46:09 2016
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(587,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(591,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(595,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1010982  inst.: 65768280 (ipc=102.7) sim_rate=168205 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 12:46:10 2016
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(594,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(586,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (412865,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(412866,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (412983,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(412984,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (413082,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(413083,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (413240,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(413241,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (413256,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(413257,599982)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(679,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (413323,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(413324,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (413325,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(413326,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (413336,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(413337,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (413398,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(413399,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (413460,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(413461,599982)
GPGPU-Sim uArch: cycles simulated: 1013482  inst.: 66059160 (ipc=102.8) sim_rate=168518 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 12:46:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (413516,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(413517,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (413522,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(413523,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (413564,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(413565,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (413597,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(413598,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (413624,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(413625,599982)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(612,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1015982  inst.: 66200952 (ipc=102.5) sim_rate=168450 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 12:46:12 2016
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(606,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(601,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(609,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(606,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 1018482  inst.: 66553228 (ipc=102.7) sim_rate=168916 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 12:46:13 2016
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(604,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(613,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(607,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 1021482  inst.: 66859615 (ipc=102.7) sim_rate=169264 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 12:46:14 2016
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(608,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(603,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (423087,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(423088,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (423160,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(423161,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (423331,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(423332,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (423394,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(423395,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (423442,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(423443,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (423456,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(423457,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (423513,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(423514,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (423577,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(423578,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (423684,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(423685,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (423709,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(423710,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (423725,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(423726,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (423740,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(423741,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (423788,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(423789,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (423802,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(423803,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (423825,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(423826,599982)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(702,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1023982  inst.: 67121919 (ipc=102.7) sim_rate=169499 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 12:46:15 2016
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(700,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 1026482  inst.: 67285279 (ipc=102.5) sim_rate=169484 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 12:46:16 2016
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(621,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(618,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(625,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(616,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 1028982  inst.: 67632092 (ipc=102.7) sim_rate=169929 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 12:46:17 2016
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(619,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(625,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 1031482  inst.: 67880806 (ipc=102.7) sim_rate=170127 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 12:46:18 2016
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(621,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(620,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(624,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (433356,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(433357,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (433508,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(433509,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (433592,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(433593,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (433627,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(433628,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (433678,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(433679,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (433702,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(433703,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (433765,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(433766,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (433770,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(433771,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (433840,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(433841,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (433878,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(433879,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (433881,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(433882,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (433902,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(433903,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (433912,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(433913,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (433918,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(433919,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (433947,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(433948,599982)
GPGPU-Sim uArch: cycles simulated: 1033982  inst.: 68166246 (ipc=102.8) sim_rate=170415 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 12:46:19 2016
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(631,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(636,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 1036482  inst.: 68304262 (ipc=102.5) sim_rate=170334 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 12:46:20 2016
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(630,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(644,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(644,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 1038482  inst.: 68597454 (ipc=102.7) sim_rate=170640 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 12:46:21 2016
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(634,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(633,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(631,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 1041482  inst.: 68903133 (ipc=102.7) sim_rate=170975 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 12:46:22 2016
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(635,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(638,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(636,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (443768,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(443769,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (443794,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(443795,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (443836,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(443837,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (443856,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(443857,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (443950,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(443951,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (443981,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(443982,599982)
GPGPU-Sim uArch: cycles simulated: 1043982  inst.: 69206061 (ipc=102.8) sim_rate=171302 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 12:46:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (444043,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(444044,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (444088,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(444089,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (444154,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(444155,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (444191,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(444192,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (444212,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(444213,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (444240,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(444241,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (444274,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(444275,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (444306,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(444307,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (444328,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(444329,599982)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(726,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(646,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1046482  inst.: 69340461 (ipc=102.5) sim_rate=171211 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 12:46:24 2016
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(646,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(659,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(650,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1048982  inst.: 69684629 (ipc=102.7) sim_rate=171637 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(652,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(652,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(650,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1051982  inst.: 69991444 (ipc=102.7) sim_rate=171969 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 12:46:26 2016
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(648,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(650,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(645,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (453852,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(453853,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (453894,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(453895,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (453956,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(453957,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (453962,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(453963,599982)
GPGPU-Sim uArch: cycles simulated: 1053982  inst.: 70256052 (ipc=102.8) sim_rate=172196 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 12:46:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (454069,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(454070,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (454126,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(454127,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (454225,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(454226,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454281,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(454282,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (454307,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(454308,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (454313,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(454314,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (454400,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(454401,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (454431,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(454432,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (454485,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(454486,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (454513,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(454514,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (454535,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(454536,599982)
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(745,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(667,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1056982  inst.: 70417684 (ipc=102.5) sim_rate=172170 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 12:46:28 2016
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(672,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(662,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(668,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1059482  inst.: 70767582 (ipc=102.7) sim_rate=172603 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(666,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(670,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(666,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1061982  inst.: 71016139 (ipc=102.7) sim_rate=172788 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 12:46:30 2016
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(669,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(667,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(663,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (464055,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(464056,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (464077,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(464078,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (464094,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(464095,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (464192,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(464193,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (464240,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(464241,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (464383,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(464384,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (464411,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(464412,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (464442,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(464443,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (464449,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(464450,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (464472,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(464473,599982)
GPGPU-Sim uArch: cycles simulated: 1064482  inst.: 71315003 (ipc=102.8) sim_rate=173094 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 12:46:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (464502,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(464503,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (464599,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464600,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (464621,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(464622,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (464647,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(464648,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (464669,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464670,599982)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(687,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 1066982  inst.: 71454875 (ipc=102.5) sim_rate=173014 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(677,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(688,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(686,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(683,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 1069482  inst.: 71806197 (ipc=102.7) sim_rate=173444 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 12:46:33 2016
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(686,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(677,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(676,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1072482  inst.: 72112482 (ipc=102.7) sim_rate=173765 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 12:46:34 2016
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(677,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(689,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(677,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (474259,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(474260,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (474290,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(474291,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (474294,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(474295,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (474343,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(474344,599982)
GPGPU-Sim uArch: cycles simulated: 1074482  inst.: 72361314 (ipc=102.8) sim_rate=173945 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 12:46:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (474550,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(474551,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (474586,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(474587,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (474616,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(474617,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (474649,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(474650,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (474677,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(474678,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (474710,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(474711,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (474821,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(474822,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474843,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(474844,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (474865,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(474866,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (474909,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(474910,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (474953,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(474954,599982)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(769,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(694,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 1077482  inst.: 72547394 (ipc=102.6) sim_rate=173974 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 12:46:36 2016
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(699,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(702,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(691,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1079482  inst.: 72837378 (ipc=102.7) sim_rate=174252 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 12:46:37 2016
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(698,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(699,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(701,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1082482  inst.: 73144137 (ipc=102.7) sim_rate=174568 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(696,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(691,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (484371,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(484372,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (484435,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(484436,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (484475,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(484476,599982)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(702,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (484497,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(484498,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (484637,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(484638,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (484702,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(484703,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (484771,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(484772,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (484867,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(484868,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (484885,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484886,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (484899,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(484900,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (484922,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(484923,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (484956,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(484957,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (484978,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(484979,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (484985,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(484986,599982)
GPGPU-Sim uArch: cycles simulated: 1084982  inst.: 73425065 (ipc=102.8) sim_rate=174821 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 12:46:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (485022,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(485023,599982)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(792,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 1087482  inst.: 73569449 (ipc=102.6) sim_rate=174749 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(716,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(718,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(707,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(719,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 1089982  inst.: 73920873 (ipc=102.8) sim_rate=175167 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(710,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(712,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 1092482  inst.: 74168256 (ipc=102.7) sim_rate=175338 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 12:46:42 2016
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(716,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(706,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(714,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (494549,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(494550,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (494670,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(494671,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (494788,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(494789,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (494815,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(494816,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (494842,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(494843,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (494885,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(494886,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (494904,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(494905,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (494955,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(494956,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (494957,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(494958,599982)
GPGPU-Sim uArch: cycles simulated: 1094982  inst.: 74469680 (ipc=102.8) sim_rate=175636 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 12:46:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (495019,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(495020,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (495075,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(495076,599982)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(731,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (495101,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(495102,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (495123,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(495124,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (495189,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(495190,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (495211,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(495212,599982)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(728,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1097482  inst.: 74605424 (ipc=102.6) sim_rate=175542 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 12:46:44 2016
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(722,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(721,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(730,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1099982  inst.: 74958224 (ipc=102.8) sim_rate=175958 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(730,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(726,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(727,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(726,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 1102982  inst.: 75262519 (ipc=102.8) sim_rate=176258 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 12:46:46 2016
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(721,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(723,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (504699,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(504700,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (504877,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(504878,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (504947,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(504948,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (505057,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(505058,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (505088,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(505089,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (505119,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(505120,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (505133,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(505134,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (505226,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(505227,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (505253,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(505254,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (505260,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(505261,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (505355,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(505356,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (505377,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(505378,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (505399,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(505400,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (505443,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(505444,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (505466,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(505467,599982)
GPGPU-Sim uArch: cycles simulated: 1105482  inst.: 75530327 (ipc=102.8) sim_rate=176472 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 12:46:47 2016
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(810,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(816,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 1107982  inst.: 75685175 (ipc=102.6) sim_rate=176422 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 12:46:48 2016
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(744,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(746,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(740,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(748,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 1110482  inst.: 76035113 (ipc=102.8) sim_rate=176825 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(742,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(737,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(745,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 1113482  inst.: 76347550 (ipc=102.8) sim_rate=177140 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(740,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(742,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (514902,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(514903,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (515176,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(515177,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (515247,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(515248,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (515256,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(515257,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (515323,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(515324,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (515408,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(515409,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (515417,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(515418,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (515469,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(515470,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (515487,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(515488,599982)
GPGPU-Sim uArch: cycles simulated: 1115482  inst.: 76570846 (ipc=102.8) sim_rate=177247 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 12:46:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (515511,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(515512,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (515527,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(515528,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (515563,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(515564,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (515569,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(515570,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (515595,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(515596,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (515620,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(515621,599982)
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(828,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(839,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 1118482  inst.: 76765854 (ipc=102.6) sim_rate=177288 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 12:46:52 2016
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(763,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(752,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(755,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(752,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 1120982  inst.: 77109494 (ipc=102.8) sim_rate=177671 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(758,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(764,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 1123482  inst.: 77359205 (ipc=102.7) sim_rate=177837 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 12:46:54 2016
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(753,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(761,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(764,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (525265,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(525266,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (525374,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(525375,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (525449,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(525450,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (525471,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(525472,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (525524,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(525525,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (525617,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(525618,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (525648,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(525649,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (525741,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(525742,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (525772,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(525773,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (525860,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(525861,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (525870,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(525871,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (525897,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(525898,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (525906,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(525907,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (525972,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(525973,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (525994,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(525995,599982)
GPGPU-Sim uArch: cycles simulated: 1125982  inst.: 77636517 (ipc=102.8) sim_rate=178065 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(768,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(778,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 1128482  inst.: 77798085 (ipc=102.6) sim_rate=178027 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 12:46:56 2016
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(769,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(767,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(767,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 1130982  inst.: 78146863 (ipc=102.8) sim_rate=178417 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 12:46:57 2016
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(769,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(777,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(770,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(777,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1133982  inst.: 78462412 (ipc=102.8) sim_rate=178729 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 12:46:58 2016
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(778,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(788,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (535434,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(535435,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (535497,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(535498,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (535552,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(535553,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (535581,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(535582,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (535658,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(535659,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (535740,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(535741,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (535787,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(535788,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (535835,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(535836,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (535875,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(535876,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (535938,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(535939,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (535959,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(535960,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (535969,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(535970,599982)
GPGPU-Sim uArch: cycles simulated: 1135982  inst.: 78680524 (ipc=102.8) sim_rate=178819 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 12:46:59 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (536034,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(536035,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (536056,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(536057,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (536100,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(536101,599982)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(855,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(789,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1138982  inst.: 78888556 (ipc=102.6) sim_rate=178885 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 12:47:00 2016
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(781,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(794,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(789,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(780,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1141482  inst.: 79228270 (ipc=102.8) sim_rate=179249 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 12:47:01 2016
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(792,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(780,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 1143982  inst.: 79480691 (ipc=102.8) sim_rate=179414 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 12:47:02 2016
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(788,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(786,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(780,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (545648,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(545649,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (545653,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(545654,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545683,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(545684,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (545858,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545859,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (545881,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(545882,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (545919,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(545920,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (545966,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(545967,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (546000,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(546001,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (546019,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(546020,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (546055,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(546056,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (546072,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(546073,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (546135,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(546136,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546197,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(546198,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (546201,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(546202,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (546223,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(546224,599982)
GPGPU-Sim uArch: cycles simulated: 1146482  inst.: 79753171 (ipc=102.8) sim_rate=179624 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 12:47:03 2016
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(798,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(806,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 1148982  inst.: 79919955 (ipc=102.6) sim_rate=179595 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 12:47:04 2016
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(799,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(801,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(798,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 1151482  inst.: 80264181 (ipc=102.8) sim_rate=179964 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 12:47:05 2016
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(809,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(799,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(803,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1153982  inst.: 80514362 (ipc=102.8) sim_rate=180121 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(795,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(808,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555828,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(555829,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (555851,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(555852,599982)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(797,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (555987,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(555988,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (556039,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(556040,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (556132,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(556133,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (556163,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(556164,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (556227,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(556228,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (556258,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(556259,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (556320,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(556321,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (556321,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(556322,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (556384,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(556385,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (556418,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(556419,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (556433,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(556434,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (556477,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(556478,599982)
GPGPU-Sim uArch: cycles simulated: 1156482  inst.: 80789562 (ipc=102.8) sim_rate=180333 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 12:47:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (556526,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(556527,599982)
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(887,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 1158982  inst.: 80947098 (ipc=102.6) sim_rate=180283 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 12:47:08 2016
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(817,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(820,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(888,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(814,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1161482  inst.: 81295777 (ipc=102.8) sim_rate=180657 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 12:47:09 2016
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(812,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(823,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(811,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1164482  inst.: 81609473 (ipc=102.8) sim_rate=180952 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 12:47:10 2016
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(812,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(812,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (565889,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(565890,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (566076,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(566077,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (566138,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(566139,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (566245,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(566246,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (566275,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(566276,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (566277,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(566278,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (566303,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(566304,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (566358,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(566359,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (566407,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(566408,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (566421,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(566422,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (566423,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(566424,599982)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(910,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (566463,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(566464,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (566491,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(566492,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (566502,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(566503,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (566538,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(566539,599982)
GPGPU-Sim uArch: cycles simulated: 1166982  inst.: 81863553 (ipc=102.8) sim_rate=181114 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 12:47:11 2016
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(837,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(832,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 1169482  inst.: 82038529 (ipc=102.7) sim_rate=181100 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 12:47:12 2016
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(826,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(828,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(825,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1171982  inst.: 82378696 (ipc=102.8) sim_rate=181450 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 12:47:13 2016
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(834,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(826,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(833,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1174982  inst.: 82700584 (ipc=102.8) sim_rate=181759 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 12:47:14 2016
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(833,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(839,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (576163,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(576164,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (576271,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(576272,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (576328,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(576329,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (576353,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(576354,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (576439,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(576440,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (576484,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(576485,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (576510,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(576511,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (576579,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(576580,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (576610,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(576611,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (576647,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(576648,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (576741,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (576741,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(576742,599982)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(576742,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (576772,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(576773,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (576813,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(576814,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (576835,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(576836,599982)
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(854,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1176982  inst.: 82901096 (ipc=102.8) sim_rate=181800 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 12:47:15 2016
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(926,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(850,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1179982  inst.: 83137640 (ipc=102.7) sim_rate=181920 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 12:47:16 2016
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(852,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(841,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(844,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1182482  inst.: 83468845 (ipc=102.8) sim_rate=182246 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 12:47:17 2016
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(849,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(849,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(850,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1184982  inst.: 83732623 (ipc=102.8) sim_rate=182424 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 12:47:18 2016
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(854,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(849,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (586435,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(586436,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (586523,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(586524,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (586556,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(586557,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (586604,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(586605,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (586616,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(586617,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (586666,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(586667,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (586729,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(586730,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (586736,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(586737,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (586960,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(586961,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (586964,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(586965,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (586986,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(586987,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (586988,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(586989,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (586994,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(586995,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (587010,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(587011,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (587016,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(587017,599982)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(938,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1187482  inst.: 83971567 (ipc=102.8) sim_rate=182546 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 12:47:19 2016
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(938,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(864,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 1189982  inst.: 84160143 (ipc=102.7) sim_rate=182559 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 12:47:20 2016
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(862,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(862,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(869,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 1192482  inst.: 84499427 (ipc=102.8) sim_rate=182899 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 12:47:21 2016
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(863,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(859,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(864,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1195482  inst.: 84824630 (ipc=102.9) sim_rate=183206 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 12:47:22 2016
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(864,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(864,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (596562,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(596563,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (596603,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(596604,599982)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (596669,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(596670,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (596708,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(596709,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (596753,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(596754,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (596770,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(596771,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (596841,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(596842,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (596966,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(596967,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (596967,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(596968,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (597060,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(597061,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (597063,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(597064,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (597078,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(597079,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (597085,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(597086,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (597105,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(597106,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (597106,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(597107,599982)
GPGPU-Sim uArch: cycles simulated: 1197482  inst.: 85015734 (ipc=102.8) sim_rate=183223 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 12:47:23 2016
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(956,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(874,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(881,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 1200482  inst.: 85247478 (ipc=102.7) sim_rate=183327 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 12:47:24 2016
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(876,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(873,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(870,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 1202982  inst.: 85576619 (ipc=102.8) sim_rate=183640 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 12:47:25 2016
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(874,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(874,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(870,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1205482  inst.: 85842045 (ipc=102.8) sim_rate=183815 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 12:47:26 2016
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(884,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(872,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (606746,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(606747,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (606826,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(606827,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (606978,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(606979,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (607009,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(607010,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (607175,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(607176,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (607209,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(607210,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (607226,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(607227,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (607415,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(607416,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (607446,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(607447,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (607450,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(607451,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (607463,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(607464,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (607472,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(607473,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (607485,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(607486,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (607494,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(607495,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (607529,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(607530,599982)
GPGPU-Sim uArch: cycles simulated: 1207982  inst.: 86074493 (ipc=102.8) sim_rate=183919 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 12:47:27 2016
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(971,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(887,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1210482  inst.: 86269053 (ipc=102.7) sim_rate=183942 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 12:47:28 2016
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(895,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(894,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(885,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(898,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 1212982  inst.: 86607368 (ipc=102.8) sim_rate=184270 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 12:47:29 2016
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(887,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(899,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1215482  inst.: 86861892 (ipc=102.8) sim_rate=184420 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 12:47:30 2016
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(891,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(887,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (616923,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(616924,599982)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(975,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (617060,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(617061,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (617103,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(617104,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (617184,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(617185,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (617297,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(617298,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (617342,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(617343,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (617427,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(617428,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (617454,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(617455,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (617522,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(617523,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (617613,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(617614,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (617635,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(617636,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (617638,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(617639,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (617667,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(617668,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (617725,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(617726,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (617747,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(617748,599982)
GPGPU-Sim uArch: cycles simulated: 1217982  inst.: 87116452 (ipc=102.8) sim_rate=184568 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 12:47:31 2016
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(984,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(907,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(905,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1220982  inst.: 87358052 (ipc=102.7) sim_rate=184689 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 12:47:32 2016
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(913,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(909,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(913,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 1223482  inst.: 87685871 (ipc=102.8) sim_rate=184991 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 12:47:33 2016
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(900,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(911,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(900,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 1225982  inst.: 87952715 (ipc=102.8) sim_rate=185163 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 12:47:34 2016
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(903,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (627087,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(627088,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (627211,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(627212,599982)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(903,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (627319,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(627320,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (627362,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(627363,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (627488,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(627489,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (627549,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(627550,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (627551,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(627552,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (627623,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(627624,599982)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (627625,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(627626,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (627631,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(627632,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (627689,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(627690,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (627696,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(627697,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (627740,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(627741,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (627788,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(627789,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (627830,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(627831,599982)
GPGPU-Sim uArch: cycles simulated: 1228482  inst.: 88188619 (ipc=102.8) sim_rate=185270 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 12:47:35 2016
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(999,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(916,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1230982  inst.: 88390507 (ipc=102.7) sim_rate=185305 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 12:47:36 2016
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(920,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(921,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(919,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(916,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 1233482  inst.: 88724218 (ipc=102.8) sim_rate=185615 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 12:47:37 2016
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(915,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(921,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(916,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1236482  inst.: 89054162 (ipc=102.9) sim_rate=185916 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 12:47:38 2016
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(924,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (637308,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(637309,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (637427,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(637428,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (637458,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(637459,599982)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (637619,599982), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(637620,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (637685,599982), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(637686,599982)
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(1008,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (637778,599982), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(637779,599982)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (637794,599982), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(637795,599982)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (637810,599982), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(637811,599982)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (637934,599982), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(637935,599982)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (637967,599982), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(637968,599982)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (637995,599982), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(637996,599982)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (638022,599982), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(638023,599982)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (638039,599982), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(638040,599982)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (638044,599982), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(638045,599982)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (638083,599982), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(638084,599982)
GPGPU-Sim uArch: cycles simulated: 1238482  inst.: 89227570 (ipc=102.8) sim_rate=185890 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 12:47:39 2016
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(1018,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(943,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(932,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 1241482  inst.: 89485810 (ipc=102.8) sim_rate=186041 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 12:47:40 2016
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(940,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(930,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(931,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1243982  inst.: 89807381 (ipc=102.9) sim_rate=186322 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 12:47:41 2016
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(931,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(937,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(930,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 1246482  inst.: 90078809 (ipc=102.9) sim_rate=186498 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 12:47:42 2016
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(932,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (647461,599982), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(647462,599982)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (647617,599982), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(647618,599982)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (647625,599982), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(647626,599982)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (647811,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (647922,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (647989,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (648029,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (648030,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (648038,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (648075,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (648127,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (648158,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (648184,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (648208,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (648233,599982), 5 CTAs running
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(956,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 1249482  inst.: 90289561 (ipc=102.7) sim_rate=186548 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 12:47:43 2016
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(957,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(950,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1251982  inst.: 90520185 (ipc=102.7) sim_rate=186639 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 12:47:44 2016
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(948,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(951,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(954,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(947,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1254982  inst.: 90860408 (ipc=102.7) sim_rate=186955 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 12:47:45 2016
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(959,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(949,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(956,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 1257482  inst.: 91164992 (ipc=102.8) sim_rate=187197 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 12:47:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (657749,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (657854,599982), 5 CTAs running
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(951,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (658029,599982), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (658040,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (658119,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (658134,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (658154,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (658163,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (658229,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (658287,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (658353,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (658373,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (658402,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (658404,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (658446,599982), 4 CTAs running
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(969,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1260982  inst.: 91331584 (ipc=102.5) sim_rate=187154 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 12:47:47 2016
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(968,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(964,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(963,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(960,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1263982  inst.: 91729939 (ipc=102.7) sim_rate=187586 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 12:47:48 2016
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(966,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(961,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 1266482  inst.: 91988391 (ipc=102.7) sim_rate=187731 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 12:47:49 2016
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(967,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(971,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (667983,599982), 4 CTAs running
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(970,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (668031,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (668133,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (668177,599982), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (668375,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (668406,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (668437,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (668468,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (668494,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (668531,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (668538,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (668575,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (668582,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (668648,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (668670,599982), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1269482  inst.: 92229095 (ipc=102.6) sim_rate=187839 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 12:47:50 2016
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(987,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(983,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(989,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 1272482  inst.: 92492167 (ipc=102.5) sim_rate=187992 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 12:47:51 2016
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(985,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(983,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(988,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 1275482  inst.: 92819994 (ipc=102.5) sim_rate=188275 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 12:47:52 2016
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(988,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(977,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(978,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 1277982  inst.: 93129006 (ipc=102.6) sim_rate=188520 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 12:47:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (678146,599982), 3 CTAs running
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(977,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (678252,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (678460,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (678497,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (678497,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (678567,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (678683,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (678685,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (678692,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (678701,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (678732,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (678741,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (678760,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (678803,599982), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (678808,599982), 2 CTAs running
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(990,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1281982  inst.: 93349134 (ipc=102.3) sim_rate=188584 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 12:47:54 2016
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1002,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(993,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(1001,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(994,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 1284982  inst.: 93727083 (ipc=102.4) sim_rate=188965 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 12:47:55 2016
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(1001,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(998,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(998,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(999,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1287982  inst.: 94072693 (ipc=102.5) sim_rate=189281 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 12:47:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (688334,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (688391,599982), 2 CTAs running
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(1008,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (688561,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (688598,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (688690,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (688750,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (688818,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (688975,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (689002,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (689024,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (689046,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (689072,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (689094,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (689116,599982), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (689138,599982), 1 CTAs running
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1007,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1291982  inst.: 94304725 (ipc=102.2) sim_rate=189366 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 12:47:57 2016
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1012,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(1016,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1014,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1013,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 1294982  inst.: 94689786 (ipc=102.3) sim_rate=189759 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 12:47:58 2016
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1005,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(1016,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1005,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1009,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1297982  inst.: 95028124 (ipc=102.4) sim_rate=190056 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 12:47:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (698530,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1007,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (698574,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (698704,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (698736,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (698788,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (698837,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (698887,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (698949,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (699012,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (699081,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (699113,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (699169,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (699214,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (699236,599982), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (699258,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1021,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 1305982  inst.: 95232027 (ipc=101.5) sim_rate=190083 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 12:48:00 2016
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1020,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (708895,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (709214,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (709260,599982), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 709261
gpu_sim_insn = 71733783
gpu_ipc =     101.1388
gpu_tot_sim_cycle = 1309243
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =      72.7930
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 1428
gpu_stall_icnt2sh    = 843
gpu_total_sim_rate=190226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 1230
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[4]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 8853, Miss = 5565, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[7]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82863
	L1D_total_cache_miss_rate = 0.6279
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 108378
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1838124
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1230
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 147344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6545	W0_Idle:4777105	W0_Scoreboard:30884914	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 810 
maxdqlatency = 0 
maxmflatency = 1048 
averagemflatency = 239 
max_icnt2mem_latency = 178 
max_icnt2sh_latency = 1309242 
mrq_lat_table:63785 	1632 	1301 	5805 	44912 	13580 	8200 	7577 	580 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50656 	78655 	2666 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	115551 	11560 	3633 	1364 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	63959 	1528 	0 	0 	0 	0 	0 	56 	129 	355 	720 	1409 	2819 	5394 	10742 	21482 	16963 	6426 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1322 	681 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        40        48        48        48        48        48        48        48        48        40        40        48        48        48        48 
dram[1]:        40        40        48        48        48        48        48        48        48        48        40        40        48        48        48        48 
dram[2]:        40        40        48        48        48        48        48        48        48        48        40        40        48        48        48        48 
dram[3]:        40        40        48        48        48        48        48        48        48        48        40        40        48        48        48        48 
dram[4]:        40        40        48        48        48        48        48        48        40        48        40        40        48        48        48        48 
dram[5]:        40        40        48        48        48        48        48        48        48        48        40        40        48        48        48        48 
maximum service time to same row:
dram[0]:     70581     69106     61824     63203     70328     68982     70063     68535     62047     68953     70341     68899     70498     69075     70373     68806 
dram[1]:     69880     68398     62522     63912     69628     68275     69362     67829     69603     68259     69640     68190     69804     68369     69672     68100 
dram[2]:     69180     70551     63206     61956     68929     70291     68662     69972     63468     70241     68931     70276     69109     70419     68973     70242 
dram[3]:     68474     69850     63890     62653     68222     69588     67956     69272     64175     69542     68225     69575     68414     69725     68266     69544 
dram[4]:     70503     69149     61794     63334     70383     68887     69936     68568     70343     68844     70298     68875     70478     69031     70207     68843 
dram[5]:     69806     68443     62501     64018     69683     68181     69236     67859     69648     64178     69599     68169     69775     68337     69507     68137 
average row accesses per activate:
dram[0]:  1.787663  1.863861  1.831912  1.863693  1.917275  2.028314  1.965602  1.995013  1.871345  2.029412  1.840881  1.935650  1.854501  1.847666  1.788347  1.938144 
dram[1]:  1.792857  1.870647  1.816425  1.866005  1.885167  2.028314  1.939394  1.995013  1.886659  2.034571  1.827461  1.930680  1.831912  1.852217  1.761124  1.906210 
dram[2]:  1.780142  1.859085  1.812048  1.836386  1.869514  1.984887  1.941748  2.007528  1.867526  1.924940  1.831912  1.918367  1.816425  1.875312  1.748837  1.834146 
dram[3]:  1.793802  1.854501  1.814234  1.840881  1.873960  1.970000  1.932367  2.007528  1.882979  1.920290  1.814234  1.901391  1.825243  1.866005  1.744780  1.831912 
dram[4]:  1.877653  1.852217  1.875312  1.836386  2.057441  1.950495  2.012579  2.005013  2.047619  1.916767  1.960887  1.906210  1.875312  1.856790  1.958333  1.823030 
dram[5]:  1.861557  1.859259  1.866005  1.840881  2.033548  1.960199  2.002503  1.995013  2.024204  1.892601  1.950713  1.891824  1.861386  1.847666  1.920817  1.823030 
average row locality = 147461/77925 = 1.892345
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       712       701       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       710       703       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       705       704       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       705       704       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       705       703       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       703       700       672       672       672       672       672       672 
total reads: 65575
bank skew: 712/672 = 1.06
chip skew: 10933/10923 = 1.00
average mf latency per bank:
dram[0]:        213       214       214       211       215       213       216       215       225       221       216       220       217       216       215       213
dram[1]:        208       213       209       210       211       212       212       214       220       220       212       219       211       216       210       213
dram[2]:        211       214       212       213       216       214       215       213       222       222       218       217       216       218       212       215
dram[3]:        211       210       211       209       215       210       214       209       222       217       217       213       214       213       212       210
dram[4]:        215       212       213       210       213       214       215       214       219       220       217       219       217       217       213       213
dram[5]:        211       211       209       210       210       213       211       213       215       219       212       218       212       217       210       213
maximum mf latency per bank:
dram[0]:        631       723       646       662       890      1048       729       871       754       845       744      1037       808       911       780       718
dram[1]:        586       659       634       581       934      1006       737       811       732       796       738       988       821       861       759       680
dram[2]:        632       730       665       631      1047       901       885       781       643       864       928       764       913       810       765       710
dram[3]:        601       680       620       596      1006       855       798       779       663       841       921       741       852       807       740       671
dram[4]:        729       692       812       642       925      1030       705       888       652       944       860       963       793       901       723       746
dram[5]:        684       672       578       615       951       992       682       847       711       813       831       970       729       859       680       689

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1653127 n_act=12968 n_pre=12952 n_req=24584 n_rd=27302 n_write=21850 bw_util=0.05688
n_activity=536406 dram_eff=0.1833
bk0: 1670a 1691808i bk1: 1668a 1692650i bk2: 1664a 1691753i bk3: 1664a 1692918i bk4: 1760a 1690835i bk5: 1760a 1692399i bk6: 1792a 1690667i bk7: 1792a 1691436i bk8: 1776a 1690083i bk9: 1772a 1692147i bk10: 1664a 1691504i bk11: 1664a 1693129i bk12: 1664a 1692345i bk13: 1664a 1692188i bk14: 1664a 1691255i bk15: 1664a 1693467i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.517461
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x81cf8b00, atomic=0 1 entries : 0x7f73d8eb5ad0 :  mf: uid=2153779, sid05:w22, part=1, addr=0x81cf8b00, load , size=128, unknown  status = IN_PARTITION_DRAM (1309238), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1653022 n_act=13024 n_pre=13008 n_req=24581 n_rd=27296 n_write=21849 bw_util=0.05687
n_activity=544566 dram_eff=0.1805
bk0: 1668a 1692789i bk1: 1664a 1693236i bk2: 1664a 1692550i bk3: 1664a 1693378i bk4: 1760a 1691458i bk5: 1760a 1693094i bk6: 1792a 1691298i bk7: 1792a 1691851i bk8: 1776a 1691158i bk9: 1772a 1692736i bk10: 1664a 1692428i bk11: 1664a 1693473i bk12: 1664a 1692636i bk13: 1664a 1692667i bk14: 1664a 1691577i bk15: 1664a 1693653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.479817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1652762 n_act=13156 n_pre=13140 n_req=24577 n_rd=27296 n_write=21845 bw_util=0.05687
n_activity=547419 dram_eff=0.1795
bk0: 1668a 1691999i bk1: 1664a 1692290i bk2: 1664a 1692176i bk3: 1664a 1692305i bk4: 1760a 1691064i bk5: 1760a 1691544i bk6: 1792a 1690986i bk7: 1792a 1691462i bk8: 1776a 1690590i bk9: 1772a 1690645i bk10: 1664a 1692009i bk11: 1664a 1692695i bk12: 1664a 1692504i bk13: 1664a 1692072i bk14: 1664a 1691447i bk15: 1664a 1691943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.514515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1652738 n_act=13169 n_pre=13153 n_req=24576 n_rd=27294 n_write=21845 bw_util=0.05687
n_activity=555220 dram_eff=0.177
bk0: 1666a 1692484i bk1: 1664a 1693094i bk2: 1664a 1692656i bk3: 1664a 1693235i bk4: 1760a 1691433i bk5: 1760a 1692595i bk6: 1792a 1691164i bk7: 1792a 1692442i bk8: 1776a 1690935i bk9: 1772a 1691264i bk10: 1664a 1692351i bk11: 1664a 1693511i bk12: 1664a 1692487i bk13: 1664a 1692755i bk14: 1664a 1691423i bk15: 1664a 1692587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.480146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1653547 n_act=12768 n_pre=12752 n_req=24572 n_rd=27288 n_write=21844 bw_util=0.05686
n_activity=542478 dram_eff=0.1811
bk0: 1664a 1692463i bk1: 1664a 1692641i bk2: 1664a 1692684i bk3: 1664a 1692629i bk4: 1760a 1692323i bk5: 1760a 1692048i bk6: 1792a 1691647i bk7: 1792a 1692121i bk8: 1772a 1692633i bk9: 1772a 1691447i bk10: 1664a 1693211i bk11: 1664a 1693131i bk12: 1664a 1692471i bk13: 1664a 1692733i bk14: 1664a 1693434i bk15: 1664a 1692109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.514897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f00, atomic=0 1 entries : 0x7f73d8eb5cf0 :  mf: uid=2153781, sid05:w22, part=5, addr=0x81cf8f00, load , size=128, unknown  status = IN_PARTITION_DRAM (1309239), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1728199 n_nop=1653398 n_act=12841 n_pre=12825 n_req=24571 n_rd=27296 n_write=21839 bw_util=0.05686
n_activity=550437 dram_eff=0.1785
bk0: 1668a 1693177i bk1: 1668a 1693145i bk2: 1664a 1693393i bk3: 1664a 1693089i bk4: 1760a 1693082i bk5: 1760a 1692384i bk6: 1792a 1692192i bk7: 1792a 1692317i bk8: 1772a 1693068i bk9: 1772a 1691604i bk10: 1664a 1694182i bk11: 1664a 1693436i bk12: 1664a 1692916i bk13: 1664a 1693144i bk14: 1664a 1693805i bk15: 1664a 1692551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.476694

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 18, Reservation_fails = 498
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 7, Reservation_fails = 202
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 14, Reservation_fails = 337
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 3, Reservation_fails = 8
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 9, Reservation_fails = 228
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 112
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 41
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 5, Reservation_fails = 3
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 3, Reservation_fails = 5
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 9, Reservation_fails = 216
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 6, Reservation_fails = 228
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 88
L2_total_cache_reservation_fails = 1878
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 401
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1384
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6596
	minimum = 6
	maximum = 85
Network latency average = 9.81131
	minimum = 6
	maximum = 71
Slowest packet = 201637
Flit latency average = 8.64212
	minimum = 6
	maximum = 67
Slowest flit = 604923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353983
	minimum = 0.00317655 (at node 0)
	maximum = 0.00406902 (at node 15)
Accepted packet rate average = 0.00353983
	minimum = 0.00317655 (at node 0)
	maximum = 0.00406902 (at node 15)
Injected flit rate average = 0.0104592
	minimum = 0.00940838 (at node 0)
	maximum = 0.0119307 (at node 15)
Accepted flit rate average= 0.0104592
	minimum = 0.00936327 (at node 0)
	maximum = 0.011942 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.79982 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60.5 (2 samples)
Network latency average = 9.13188 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52.5 (2 samples)
Flit latency average = 7.52875 (2 samples)
	minimum = 6 (2 samples)
	maximum = 50.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00783695 (2 samples)
	minimum = 0.0070326 (2 samples)
	maximum = 0.00887972 (2 samples)
Accepted packet rate average = 0.00783695 (2 samples)
	minimum = 0.0070326 (2 samples)
	maximum = 0.00887972 (2 samples)
Injected flit rate average = 0.0234298 (2 samples)
	minimum = 0.0210288 (2 samples)
	maximum = 0.026551 (2 samples)
Accepted flit rate average = 0.0234298 (2 samples)
	minimum = 0.0210213 (2 samples)
	maximum = 0.0264566 (2 samples)
Injected packet size average = 2.98966 (2 samples)
Accepted packet size average = 2.98966 (2 samples)
Hops average = 1 (2 samples)
