Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 18 11:34:21 2020
| Host         : AK113-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u3/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 66 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.145        0.000                      0                  123        0.106        0.000                      0                  123        3.000        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.145        0.000                      0                  123        0.201        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0                                                                                                                                                     97.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.148        0.000                      0                  123        0.201        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0_1                                                                                                                                                   97.845        0.000                       0                     2  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.145        0.000                      0                  123        0.106        0.000                      0                  123  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.145        0.000                      0                  123        0.106        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.531ns (31.983%)  route 3.256ns (68.017%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.414 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.597     1.183    u1/u2/hcount[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.321     1.504 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.833     2.338    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.356     2.694 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.826     3.519    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.376     3.895 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     3.895    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.047    39.040    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.572ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.934%)  route 2.991ns (77.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.623     2.989    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    38.561    u1/u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                 35.572    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.048    -0.254 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u1/u2/plusOp[3]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.131    -0.454    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u1/u2/plusOp[2]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120    -0.465    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.655%)  route 0.185ns (49.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.049    -0.224 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u1/u2/plusOp__0[4]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107    -0.457    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.169    -0.286    u1/u2/hcount[9]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.046    -0.240 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.478    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b4/clk_out1
    SLICE_X58Y26         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.294    b4/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.249 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.249    b4/out_i_1__2_n_0
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b4/clk_out1
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.092    -0.492    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.123%)  route 0.185ns (49.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.228 r  u1/u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u1/u2/plusOp__0[3]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092    -0.472    u1/u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.289    u3/SEL[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.247 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u3/SEL[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.491    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X64Y22         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.170    -0.262    u1/u2/hcount[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  u1/u2/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u1/u2/plusOp[8]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121    -0.464    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b3/clk_out1
    SLICE_X58Y26         FDCE                                         r  b3/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b3/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.291    b3/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    b3/out_i_1__1_n_0
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b3/clk_out1
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.091    -0.493    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    b1/clk_out1
    SLICE_X58Y22         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.289    b1/currState[0]
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.244 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    b1/out_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    b1/clk_out1
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.495    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y23     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y26     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y27     b4/out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y26     b3/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y27     b4/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y27     b4/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     u1/horPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     u1/horPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.148ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.531ns (31.983%)  route 3.256ns (68.017%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.414 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.597     1.183    u1/u2/hcount[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.321     1.504 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.833     2.338    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.356     2.694 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.826     3.519    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.376     3.895 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     3.895    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.091    38.996    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.047    39.043    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         39.043    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 35.148    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.091    38.980    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.551    u1/u2/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.091    38.980    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.551    u1/u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.091    38.980    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.551    u1/u2/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.091    38.980    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.551    u1/u2/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.536ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.091    38.980    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.551    u1/u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.551    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.536    

Slack (MET) :             35.575ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.934%)  route 2.991ns (77.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.623     2.989    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.091    38.993    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    38.564    u1/u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                 35.575    

Slack (MET) :             35.606ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.091    39.015    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.606    

Slack (MET) :             35.606ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.091    39.015    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.606    

Slack (MET) :             35.606ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.091    39.015    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.048    -0.254 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u1/u2/plusOp[3]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.131    -0.454    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u1/u2/plusOp[2]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120    -0.465    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.655%)  route 0.185ns (49.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.049    -0.224 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u1/u2/plusOp__0[4]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107    -0.457    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.169    -0.286    u1/u2/hcount[9]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.046    -0.240 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.478    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b4/clk_out1
    SLICE_X58Y26         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.294    b4/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.249 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.249    b4/out_i_1__2_n_0
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b4/clk_out1
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.092    -0.492    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.123%)  route 0.185ns (49.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.228 r  u1/u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u1/u2/plusOp__0[3]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092    -0.472    u1/u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.289    u3/SEL[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.247 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u3/SEL[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.491    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X64Y22         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.170    -0.262    u1/u2/hcount[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  u1/u2/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u1/u2/plusOp[8]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121    -0.464    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b3/clk_out1
    SLICE_X58Y26         FDCE                                         r  b3/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b3/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.291    b3/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    b3/out_i_1__1_n_0
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b3/clk_out1
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.091    -0.493    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    b1/clk_out1
    SLICE_X58Y22         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.289    b1/currState[0]
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.244 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    b1/out_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    b1/clk_out1
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.495    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y23     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y26     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y27     b4/out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y26     b3/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y27     b4/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y27     b4/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     u1/horPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y25     u1/horPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y22     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y23     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     b2/FSM_sequential_currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.531ns (31.983%)  route 3.256ns (68.017%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.414 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.597     1.183    u1/u2/hcount[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.321     1.504 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.833     2.338    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.356     2.694 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.826     3.519    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.376     3.895 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     3.895    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.047    39.040    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.572ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.934%)  route 2.991ns (77.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.623     2.989    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    38.561    u1/u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                 35.572    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.048    -0.254 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u1/u2/plusOp[3]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.131    -0.360    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u1/u2/plusOp[2]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120    -0.371    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.655%)  route 0.185ns (49.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.049    -0.224 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u1/u2/plusOp__0[4]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107    -0.363    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.169    -0.286    u1/u2/hcount[9]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.046    -0.240 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.384    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b4/clk_out1
    SLICE_X58Y26         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.294    b4/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.249 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.249    b4/out_i_1__2_n_0
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b4/clk_out1
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.092    -0.398    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.123%)  route 0.185ns (49.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.228 r  u1/u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u1/u2/plusOp__0[3]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092    -0.378    u1/u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.289    u3/SEL[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.247 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u3/SEL[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.397    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X64Y22         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.170    -0.262    u1/u2/hcount[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  u1/u2/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u1/u2/plusOp[8]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121    -0.370    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b3/clk_out1
    SLICE_X58Y26         FDCE                                         r  b3/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b3/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.291    b3/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    b3/out_i_1__1_n_0
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b3/clk_out1
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.091    -0.399    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    b1/clk_out1
    SLICE_X58Y22         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.289    b1/currState[0]
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.244 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    b1/out_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    b1/clk_out1
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.401    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.531ns (31.983%)  route 3.256ns (68.017%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.414 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.597     1.183    u1/u2/hcount[3]
    SLICE_X64Y24         LUT5 (Prop_lut5_I0_O)        0.321     1.504 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.833     2.338    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.356     2.694 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.826     3.519    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I3_O)        0.376     3.895 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     3.895    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.047    39.040    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         39.040    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[0]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[2]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[6]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.890ns (22.780%)  route 3.017ns (77.220%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.649     3.015    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.503    38.508    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[7]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.095    38.977    
    SLICE_X59Y23         FDRE (Setup_fdre_C_R)       -0.429    38.548    u1/u2/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                 35.532    

Slack (MET) :             35.572ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.890ns (22.934%)  route 2.991ns (77.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.620    -0.892    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.975     0.601    u1/u2/hcount[8]
    SLICE_X62Y22         LUT3 (Prop_lut3_I1_O)        0.124     0.725 r  u1/u2/vcounter[10]_i_9/O
                         net (fo=2, routed)           0.727     1.452    u1/u2/vcounter[10]_i_9_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.576 r  u1/u2/vcounter[10]_i_5/O
                         net (fo=1, routed)           0.667     2.243    u1/u2/vcounter[10]_i_5_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.124     2.367 r  u1/u2/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.623     2.989    u1/u2/vcounter[10]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X63Y24         FDRE                                         r  u1/u2/vcounter_reg[10]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.095    38.990    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    38.561    u1/u2/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                 35.572    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.118ns (29.583%)  route 2.661ns (70.417%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.618    -0.894    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          1.134     0.758    u1/u2/hcount[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I0_O)        0.150     0.908 f  u1/u2/vcounter[10]_i_8/O
                         net (fo=1, routed)           0.433     1.342    u1/u2/vcounter[10]_i_8_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.326     1.668 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.455     2.123    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.247 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.639     2.886    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.502    38.507    u1/u2/clk_out1
    SLICE_X64Y24         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.600    39.106    
                         clock uncertainty           -0.095    39.012    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    38.488    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 35.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.048    -0.254 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    u1/u2/plusOp[3]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.131    -0.360    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[1]/Q
                         net (fo=11, routed)          0.154    -0.302    u1/u2/hcount[1]
    SLICE_X64Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.257 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u1/u2/plusOp[2]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120    -0.371    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.655%)  route 0.185ns (49.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT5 (Prop_lut5_I1_O)        0.049    -0.224 r  u1/u2/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    u1/u2/plusOp__0[4]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[4]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107    -0.363    u1/u2/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y22         FDRE                                         r  u1/u2/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[9]/Q
                         net (fo=10, routed)          0.169    -0.286    u1/u2/hcount[9]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.046    -0.240 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    u1/u2/plusOp[10]
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X62Y22         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105    -0.384    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.012%)  route 0.165ns (46.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b4/clk_out1
    SLICE_X58Y26         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.294    b4/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.249 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.249    b4/out_i_1__2_n_0
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b4/clk_out1
    SLICE_X58Y27         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.092    -0.398    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.123%)  route 0.185ns (49.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    u1/u2/clk_out1
    SLICE_X59Y23         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.185    -0.273    u1/u2/vcount[1]
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.045    -0.228 r  u1/u2/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    u1/u2/plusOp__0[3]
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X63Y23         FDRE                                         r  u1/u2/vcounter_reg[3]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.092    -0.378    u1/u2/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u3/SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.583    -0.598    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  u3/SEL_reg[0]/Q
                         net (fo=12, routed)          0.168    -0.289    u3/SEL[0]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.247 r  u3/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    u3/SEL[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u3/clk_out1
    SLICE_X63Y26         FDRE                                         r  u3/SEL_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.095    -0.504    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.397    u3/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.085%)  route 0.170ns (44.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X64Y22         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.170    -0.262    u1/u2/hcount[6]
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  u1/u2/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u1/u2/plusOp[8]
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/u2/clk_out1
    SLICE_X64Y23         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.095    -0.491    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.121    -0.370    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.582    -0.599    b3/clk_out1
    SLICE_X58Y26         FDCE                                         r  b3/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  b3/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.291    b3/currState[0]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.045    -0.246 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.246    b3/out_i_1__1_n_0
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    b3/clk_out1
    SLICE_X58Y27         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.091    -0.399    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    b1/clk_out1
    SLICE_X58Y22         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.289    b1/currState[0]
    SLICE_X58Y23         LUT3 (Prop_lut3_I2_O)        0.045    -0.244 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.244    b1/out_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    b1/clk_out1
    SLICE_X58Y23         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091    -0.401    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.157    





