# James Sharman Pipelined CPU in Verilog
## Transfer Register V1
Transfer Register. 16 bit loadable counter. Loads/asserts main bus either high or low. Loads/asserts transfer bus. Assert to address bus. TXmode not used.

![Simulation Waveform](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/TransferRegister/TransferRegister_sim.png "Simulation Waveform")