// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module yuv_filter_entry_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        Y_scale,
        Y_scale_c_din,
        Y_scale_c_full_n,
        Y_scale_c_write,
        U_scale,
        U_scale_c_din,
        U_scale_c_full_n,
        U_scale_c_write,
        V_scale,
        V_scale_c_din,
        V_scale_c_full_n,
        V_scale_c_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] Y_scale;
output  [7:0] Y_scale_c_din;
input   Y_scale_c_full_n;
output   Y_scale_c_write;
input  [7:0] U_scale;
output  [7:0] U_scale_c_din;
input   U_scale_c_full_n;
output   U_scale_c_write;
input  [7:0] V_scale;
output  [7:0] V_scale_c_din;
input   V_scale_c_full_n;
output   V_scale_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Y_scale_c_write;
reg U_scale_c_write;
reg V_scale_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    Y_scale_c_blk_n;
reg    U_scale_c_blk_n;
reg    V_scale_c_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        U_scale_c_blk_n = U_scale_c_full_n;
    end else begin
        U_scale_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        U_scale_c_write = 1'b1;
    end else begin
        U_scale_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        V_scale_c_blk_n = V_scale_c_full_n;
    end else begin
        V_scale_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        V_scale_c_write = 1'b1;
    end else begin
        V_scale_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Y_scale_c_blk_n = Y_scale_c_full_n;
    end else begin
        Y_scale_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Y_scale_c_write = 1'b1;
    end else begin
        Y_scale_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign U_scale_c_din = U_scale;

assign V_scale_c_din = V_scale;

assign Y_scale_c_din = Y_scale;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (1'b0 == V_scale_c_full_n) | (1'b0 == U_scale_c_full_n) | (1'b0 == Y_scale_c_full_n) | (ap_done_reg == 1'b1));
end

endmodule //yuv_filter_entry_proc
