# ğŸš€ VSD RISC-V FPGA Labs

> **Learn to Think Like a Chip**  
> *Bringing RISC-V to the VSD Classroom*

---

## ğŸ“Œ Overview

This repository showcases a complete **RISC-V development workflow** using **GitHub Codespaces**, the **RISC-V GNU toolchain**, and the **Spike simulator**.  
It is part of the **VSD RISC-V / FPGA IP Development Labs**, covering environment setup, program execution, and firmware generation for FPGA integration.

---

## ğŸ› ï¸ Development Environment

The entire setup is hosted on **GitHub Codespaces**, enabling a cloud-based Linux development environment with zero local installation.

### ğŸ”§ Tools & Technologies
- GitHub Codespaces
- RISC-V GNU Toolchain (`riscv64-unknown-elf-gcc`)
- Spike RISC-V ISA Simulator
- Proxy Kernel (`pk`)
- Visual Studio Code (Web)

---

## ğŸ“‚ Project Structure

images/  
samples/  
 â”œâ”€â”€ sum1ton.c  
 â”œâ”€â”€ sum1ton.o  
 â”œâ”€â”€ Makefile  
 â””â”€â”€ load.S  
vsdfpga_labs/  
 â””â”€â”€ basicRISCv/  
     â””â”€â”€ Firmware/  
README.md  

---

## ğŸ§ª RISC-V Program Execution

A sample C program is used to compute the **sum of numbers from 1 to N**, validating both native and RISC-V execution flows.

### â–¶ï¸ Execution Flow
- Compile and run on host system
- Cross-compile for RISC-V
- Execute on Spike simulator

Commands used:
gcc sum1ton.c  
./a.out  

riscv64-unknown-elf-gcc -o sum1ton.o sum1ton.c  
spike pk sum1ton.o  

---

## ğŸ§  Firmware Build & BRAM HEX Generation

The **Basic RISC-V core firmware** is compiled to generate a **BRAM-compatible HEX file**, which can be directly used for FPGA memory initialization.

Steps followed:
cd vsdfpga_labs/basicRISCv/Firmware  
make riscv_logo.bram.hex  

Generated outputs:
- riscv_logo.bram.elf  
- riscv_logo.bram.hex  

---

## â˜ï¸ GitHub Codespaces Workflow

- Launch Codespaces from GitHub dashboard
- Open repository in VS Code (Web)
- Build and run RISC-V programs via terminal
- Verify successful execution and firmware generation

---

## ğŸ–¼ï¸ Screenshots

The following screenshots are included to document the workflow:
- GitHub Codespaces dashboard
- RISC-V build and execution flow
- Spike simulator output
- BRAM HEX file generation
- VSD RISC-V welcome banner

---

## âœ… Conclusion

This project demonstrates a **complete end-to-end RISC-V development pipeline**, from cloud-based environment setup to FPGA-ready firmware generation, using industry-standard open-source tools.

---

## ğŸ“š References

- https://github.com/vsdip/vsd-riscv2  
- https://github.com/github/codespaces  
- https://github.com/riscv
