# ğŸŒ¸ Neeharikaâ€™s Silicon Saga ğŸŒ¸  
*A journey from RTL scribbles to silicon reality*  

![Status](https://img.shields.io/badge/Progress-Chapter0-green) ![Yosys](https://img.shields.io/badge/Tool-Yosys-blue) ![Icarus Verilog](https://img.shields.io/badge/Tool-IcarusVerilog-blueviolet) ![GTKWave](https://img.shields.io/badge/Tool-GTKWave-skyblue)  

---

## ğŸŒ¼ Prelude  
Iâ€™m Neeharika, an explorer in the world of **VLSI & semiconductors**.  
For me, this repository is more than just assignments...itâ€™s a living journal where I learn, make mistakes, fix them, and grow.  
Think of it as a notebook where circuits meet creativity. âœ¨  

---

## ğŸ“‚ Chapters of My Journey  
Instead of "Weeks", Iâ€™m calling each stage a **Chapter**, because this feels like writing my own book.  

| Chapter | Theme | Whatâ€™s Inside | Status |
|---------|-------|---------------|--------|
| ğŸŒ± Chapter 0 | Foundations | Setting up Yosys, Icarus Verilog, GTKWave â€” first brush with open-source EDA | âœ… Completed |
| âœï¸ Chapter 1 | RTL Sketches | Writing hardware with code, exploring basic modules | â¬œ Upcoming |
| âš™ï¸ Chapter 2 | Logic Forging | Synthesis and gate-level understanding | â¬œ Upcoming |
| ğŸ§© Chapter 3 | Silicon Puzzle | Physical design flow adventures â€” placement & routing | â¬œ Upcoming |
| ğŸš€ Finale | Tapeout | Turning ideas into real silicon | â¬œ Upcoming |

> **Progress:** Chapter 0 âœ… | Chapter 1 â¬œ | Chapter 2 â¬œ | Chapter 3 â¬œ | Finale â¬œ  

---

## ğŸ¨ Repo Organization  
- ğŸ“¸ **Snapshots/** â†’ images of simulations, tools, and outputs  
- ğŸ’¡ **Reflections/** â†’ notes and learnings per chapter  
- âœ¨ **Quotes.md** â†’ inspirational lines for motivation  
- ğŸ¯ **Structure-focused** â€” every folder and file shows progress and dedication

- ## ğŸŒŸ Reflections Log  

**Chapter 0 â€“ Foundations**  
> Installing tools felt like building my own lab inside a virtual world.  
> The first "yosys" command I ran... it wasnâ€™t just text on a screen, it was the start of a story.  


---
## ğŸ™ Gratitude  
To the mentors and the entire VSD initiative: thank you for opening the doors of silicon design to students like me.  

---


## ğŸ”§ Toolbox & Installation Proofs  

### 1ï¸âƒ£ GTK Wave

```bash
sudo apt install gtkwave
gtkwave --version
```
## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/gtk%20wave.png"
       alt="Yosys Installed" width="600"/>
</p>


### 2ï¸âƒ£ Yosys
Open-source synthesis tool:  
```bash
sudo apt install yosys
yosys --version
```
## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/yosys.png"
       alt="Yosys Installed" width="600"/>
</p>


### 3ï¸âƒ£ Icarus Verilog
RTL simulation tool:
```bash
sudo apt install iverilog
iverilog -v
```
## ğŸ“· **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/iverilog%20(1).png"
       alt="Yosys Installed" width="600"/>
</p>

## ğŸ’« Closing Note  
This repo is not just tasks.  
Itâ€™s **my silicon diary**.  
Every commit here is a step closer to my dream of becoming a designer who can turn equations into chips and ideas into impact.  

ğŸŒ¸ *â€” Neeharika Chauhan*  


