# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/University/Computer\ Architicture\ 2/Project/Computer-Org-2-Project/Design\ Template\ and\ Sample\ Test\ Benches {D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# 
vlog -reportprogress 300 -work work {D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module registerFile
# -- Compiling module testbench_RegisterFile
# 
# Top level modules:
# 	testbench_RegisterFile
vsim work.testbench_RegisterFile
# vsim work.testbench_RegisterFile 
# Loading work.testbench_RegisterFile
# Loading work.registerFile
run -all
# t0 is 00000a12
# s1 is 0000ffff
# t0 is 00000a12
# S1 is 0000ffff
# f[6] is 00000000000000ee
# f[6] is 00000000000000ee
# f[0] is 000000ffffffffff
# HILO is ffffffff00000000
# HILO is ffffffff00000000
# R[30] is 00000001 
# FP 1
# R[31] return address is 000abcde
# load byte R[17] is 00000022
# store byte value is 000000ff 
# address value is 00000a12
# store value is 000000ffffffffff 
# baseaddress value is 00000a12
