// Seed: 3335459511
`timescale 1ps / 1ps `resetall
`define pp_12 0
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input id_10,
    input logic id_11
);
  type_16(
      .id_0(id_5), .id_1(1)
  );
endmodule
