/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_28z;
  reg [6:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_2z[3] : in_data[31];
  assign celloutsig_1_19z = celloutsig_1_8z ? celloutsig_1_9z[1] : celloutsig_1_5z;
  assign celloutsig_0_9z = !(celloutsig_0_8z[1] ? celloutsig_0_2z[0] : celloutsig_0_6z[2]);
  assign celloutsig_0_37z = ~((celloutsig_0_11z[1] | celloutsig_0_17z) & celloutsig_0_28z[16]);
  assign celloutsig_1_0z = ~((in_data[187] | in_data[137]) & in_data[163]);
  assign celloutsig_1_8z = celloutsig_1_6z ^ celloutsig_1_1z[1];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[62:58], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[10:7], celloutsig_1_4z[19:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z[19:11], celloutsig_1_4z[9:1], celloutsig_1_4z[1], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } == { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z[19:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[27:21], celloutsig_0_1z } === in_data[46:39];
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_3z } === celloutsig_0_12z[7:0];
  assign celloutsig_1_2z = in_data[129:122] >= { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z[2:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } >= { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_0_17z = celloutsig_0_8z[6] & ~(celloutsig_0_15z[2]);
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[107:104] : { in_data[141:139], 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_0z ? { celloutsig_1_4z[16:6], celloutsig_1_5z } : { celloutsig_1_4z[10:5], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_13z = ~ { celloutsig_0_10z[6:0], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_2z[4], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } | { celloutsig_0_10z[1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[111:110] };
  assign celloutsig_0_38z = | celloutsig_0_29z[6:1];
  assign celloutsig_0_21z = | celloutsig_0_2z[4:2];
  assign celloutsig_1_5z = ~^ celloutsig_1_4z[8:1];
  assign celloutsig_1_11z = ~^ { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_3z = { in_data[10:8], celloutsig_0_0z, celloutsig_0_1z } << { in_data[35:33], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_8z[2:0] << celloutsig_0_13z[2:0];
  assign celloutsig_1_12z = in_data[105:101] >> { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_10z = { in_data[65:61], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z } >> { in_data[67:57], celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z } <<< { in_data[16:13], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z } >>> { celloutsig_1_1z[1:0], celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[127:116], celloutsig_1_3z } >>> { celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_6z = { celloutsig_0_2z[2:1], celloutsig_0_0z } - celloutsig_0_2z[3:1];
  assign celloutsig_0_12z = { in_data[76:66], celloutsig_0_7z } - celloutsig_0_10z[12:1];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } ^ celloutsig_1_4z[19:15];
  assign celloutsig_0_8z = { in_data[30:29], celloutsig_0_2z } ^ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_0z = ~((in_data[42] & in_data[1]) | in_data[51]);
  always_latch
    if (clkin_data[96]) celloutsig_1_16z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_16z = { celloutsig_1_9z[4:3], celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_20z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_20z = { celloutsig_0_13z[8:0], celloutsig_0_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_29z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_13z[8:3], celloutsig_0_19z };
  assign celloutsig_1_15z = ~((celloutsig_1_3z & celloutsig_1_11z) | (celloutsig_1_9z[4] & celloutsig_1_9z[3]));
  assign celloutsig_1_17z = ~((celloutsig_1_3z & celloutsig_1_5z) | (celloutsig_1_12z[1] & celloutsig_1_14z[5]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[95] & celloutsig_0_0z));
  assign { celloutsig_1_4z[1], celloutsig_1_4z[19:2] } = ~ { celloutsig_1_2z, in_data[165:148] };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
