
*** Running vivado
    with args -log tenMaxTree.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tenMaxTree.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tenMaxTree.tcl -notrace
Command: synth_design -top tenMaxTree -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31680 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 432.824 ; gain = 99.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tenMaxTree' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:48]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c0' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:65]
INFO: [Synth 8-638] synthesizing module 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'compareBlock' (1#1) [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:40]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c1' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:70]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c2' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:75]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c3' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:80]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c4' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:85]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c5' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:90]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c6' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:95]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c7' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:100]
INFO: [Synth 8-3491] module 'compareBlock' declared at 'D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/compareBlock.vhd:34' bound to instance 'c8' of component 'compareBlock' [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'tenMaxTree' (2#1) [D:/University/VHDL/maxTree/maxTree.srcs/sources_1/new/tenMaxTree.vhd:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 488.895 ; gain = 155.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 488.895 ; gain = 155.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 488.895 ; gain = 155.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 488.895 ; gain = 155.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module compareBlock 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT3   |    44|
|3     |LUT4   |    48|
|4     |LUT5   |    32|
|5     |LUT6   |    24|
|6     |IBUF   |    80|
|7     |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   245|
|2     |  c0     |compareBlock   |    33|
|3     |  c1     |compareBlock_0 |     9|
|4     |  c2     |compareBlock_1 |    37|
|5     |  c3     |compareBlock_2 |     9|
|6     |  c4     |compareBlock_3 |    25|
|7     |  c5     |compareBlock_4 |     1|
|8     |  c6     |compareBlock_5 |     1|
|9     |  c7     |compareBlock_6 |     1|
|10    |  c8     |compareBlock_7 |    41|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.641 ; gain = 495.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 908.793 ; gain = 588.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/University/VHDL/maxTree/maxTree.runs/synth_1/tenMaxTree.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tenMaxTree_utilization_synth.rpt -pb tenMaxTree_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 22:19:15 2025...
