#Welcome To a Mimas V2 GitHub

## News

## Info

I will keep all my files for the Mimas V2 on here

Try to keep projects to minimal
- vhdl, .ucf

## Settings 
1. Open the Xilinx ISE Project Navigator
2. Create a new project (File -> New Project...)
    -   The "Top-level source type" is "HDL"
    -   Family: Spartan6
    -   Device: XC6SLX9
    -   Package: CSG324
    -   Speed: -2
    -   Preferred Language: VHDL
3. Open the properties for the "Generate Programming File" process
    -   Under "General Options", enable "Create Binary Configuration File"
4. Run the "Generate Programming File" process