

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Fri Dec 21 17:12:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  277297|  277297|  277297|  277297|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  277296|  277296|     11554|          -|          -|    24|    no    |
        | + Loop 1.1              |   11552|   11552|       722|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |     720|     720|        45|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      42|      42|        14|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     532|    256|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     155|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     837|    424|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_eOg_x_U199  |ShuffleNetV2_mux_eOg  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U200  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_6_fu_568_p2       |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_635_p2        |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_668_p2        |     +    |      0|  11|   8|           1|           2|
    |n_6_fu_740_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp1_fu_674_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_746_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_152_fu_556_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_153_fu_578_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_154_fu_603_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_155_fu_619_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_156_fu_645_p2    |     +    |      0|  32|  14|           9|           9|
    |tmp_160_fu_714_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_161_fu_724_p2    |     +    |      0|  32|  14|           9|           9|
    |tmp_162_fu_766_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_1_fu_756_p2      |     +    |      0|  20|  10|           5|           5|
    |tmp_s_fu_684_p2      |     +    |      0|  20|  10|           5|           5|
    |w_6_fu_859_p2        |     +    |      0|  20|  10|           5|           1|
    |tmp_149_fu_522_p2    |     -    |      0|  29|  13|           8|           8|
    |tmp_157_fu_656_p2    |     -    |      0|  32|  14|           9|           9|
    |exitcond5_fu_562_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_609_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_629_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond8_fu_662_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_734_p2   |   icmp   |      0|   0|   1|           2|           2|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 532| 256|         162|         150|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  60|         11|    1|         11|
    |co_reg_419      |   9|          2|    5|         10|
    |h_reg_431       |   9|          2|    5|         10|
    |m_reg_467       |   9|          2|    2|          4|
    |n_reg_490       |   9|          2|    2|          4|
    |p_09_1_reg_478  |   9|          2|    8|         16|
    |p_s_reg_455     |   9|          2|    8|         16|
    |w_reg_443       |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 123|         25|   36|         81|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |bias_V_addr_reg_889     |   5|   0|    5|          0|
    |co_6_reg_884            |   5|   0|    5|          0|
    |co_reg_419              |   5|   0|    5|          0|
    |h_reg_431               |   5|   0|    5|          0|
    |m_6_reg_923             |   2|   0|    2|          0|
    |m_reg_467               |   2|   0|    2|          0|
    |n_6_reg_941             |   2|   0|    2|          0|
    |n_reg_490               |   2|   0|    2|          0|
    |output_V_addr_reg_902   |  13|   0|   13|          0|
    |p_09_1_reg_478          |   8|   0|    8|          0|
    |p_s_reg_455             |   8|   0|    8|          0|
    |tmp_152_reg_876         |   9|   0|   10|          1|
    |tmp_154_reg_894         |  13|   0|   14|          1|
    |tmp_157_reg_915         |   9|   0|    9|          0|
    |tmp_160_reg_928         |   9|   0|   10|          1|
    |tmp_162_reg_946         |  10|   0|   10|          0|
    |tmp_190_cast_reg_871    |   9|   0|    9|          0|
    |tmp_reg_1076            |   8|   0|    8|          0|
    |w_reg_443               |   5|   0|    5|          0|
    |weight_V_addr_reg_933   |   8|   0|    8|          0|
    |weight_V_load_reg_1071  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 155|   0|  158|          3|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   subconv_3x3_16_no_re  | return value |
|weight_V_address0                 | out |    8|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    5|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_24_16x16_p_23_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_23_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_23_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_23 |     array    |
|buffer1_1_24_16x16_p_22_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_22_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_22_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_22 |     array    |
|buffer1_1_24_16x16_p_11_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_11_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_11_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_11 |     array    |
|buffer1_1_24_16x16_p_6_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0     | out |    9|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0          | out |    1|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0           |  in |    8|  ap_memory |   buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_21_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_21_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_21_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_21 |     array    |
|buffer1_1_24_16x16_p_20_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_20_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_20_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_20 |     array    |
|buffer1_1_24_16x16_p_19_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_19_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_19_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_19 |     array    |
|buffer1_1_24_16x16_p_18_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_18_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_18_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_18 |     array    |
|buffer1_1_24_16x16_p_17_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_17_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_17_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_17 |     array    |
|buffer1_1_24_16x16_p_16_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_16_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_16_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_16 |     array    |
|buffer1_1_24_16x16_p_15_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_15_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_15_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_15 |     array    |
|buffer1_1_24_16x16_p_14_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_14_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_14_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_14 |     array    |
|buffer1_1_24_16x16_p_13_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_13_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_13_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_13 |     array    |
|buffer1_1_24_16x16_p_12_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_12_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_12_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_12 |     array    |
|buffer1_1_24_16x16_p_10_address0  | out |    9|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_10_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_10_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_10 |     array    |
|buffer1_1_24_16x16_p_9_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_9_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_9_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_9 |     array    |
|buffer1_1_24_16x16_p_8_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_8_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_8_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_8 |     array    |
|buffer1_1_24_16x16_p_7_address0   | out |    9|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0        | out |    1|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0         |  in |    8|  ap_memory |  buffer1_1_24_16x16_p_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

