Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun May  6 10:21:09 2018
| Host             : MACCHI running 64-bit major release  (build 9200)
| Command          : report_power -file mse_mandelbrot_power_routed.rpt -pb mse_mandelbrot_power_summary_routed.pb -rpx mse_mandelbrot_power_routed.rpx
| Design           : mse_mandelbrot
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.322        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.176        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |        7 |       --- |             --- |
| Slice Logic    |     0.002 |     1011 |       --- |             --- |
|   LUT as Logic |     0.002 |      485 |    133800 |            0.36 |
|   CARRY4       |    <0.001 |       26 |     33450 |            0.08 |
|   Register     |    <0.001 |      219 |    267600 |            0.08 |
|   F7/F8 Muxes  |    <0.001 |        6 |    133800 |           <0.01 |
|   Others       |     0.000 |      188 |       --- |             --- |
| Signals        |     0.009 |      992 |       --- |             --- |
| Block RAM      |     0.012 |    131.5 |       365 |           36.03 |
| MMCM           |     0.125 |        1 |        10 |           10.00 |
| DSPs           |     0.004 |        4 |       740 |            0.54 |
| I/O            |     0.012 |       11 |       285 |            3.86 |
| Static Power   |     0.145 |          |           |                 |
| Total          |     0.322 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.041 |      0.034 |
| Vccaux    |       1.800 |     0.100 |       0.070 |      0.031 |
| Vcco33    |       3.300 |     0.008 |       0.003 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                                                | Constraint (ns) |
+---------------------------------+---------------------------------------------------------------------------------------+-----------------+
| ClkHdmixC_clk_vga_hdmi_1024x600 | HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkHdmixC_clk_vga_hdmi_1024x600 |             3.9 |
| ClkVgaxC_clk_vga_hdmi_1024x600  | HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600  |            19.5 |
| clkfbout_clk_vga_hdmi_1024x600  | HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkfbout_clk_vga_hdmi_1024x600  |            10.0 |
| sys_clk_pin                     | ClkSys100MhzxC                                                                        |            10.0 |
| sys_clk_pin                     | HdmixI/ClkSys100MhzBufgxC                                                             |            10.0 |
+---------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| mse_mandelbrot                                    |     0.176 |
|   ComplexValueGeneratorxB.ComplexValueGeneratorxI |     0.001 |
|   HdmixI                                          |     0.144 |
|     ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI     |     0.127 |
|       inst                                        |     0.127 |
|     VgaToHdmixI                                   |     0.014 |
|       SerializerChannel0xI                        |    <0.001 |
|       SerializerChannel1xI                        |    <0.001 |
|       SerializerChannel2xI                        |    <0.001 |
|       SerializerChannel3xI                        |    <0.001 |
|       TmdsEncoderC0xI                             |    <0.001 |
|       TmdsEncoderC1xI                             |    <0.001 |
|       TmdsEncoderC2xI                             |    <0.001 |
|     VgaxI                                         |     0.002 |
|       VgaControlerxI                              |     0.002 |
|   mandelbrot_calculatorxB.mandelbrot_calculatorxI |     0.013 |
|   ram_dual_portxB.ram_dual_portxI                 |     0.018 |
|     U0                                            |     0.018 |
|       inst_blk_mem_gen                            |     0.018 |
|         gnbram.gnativebmg.native_blk_mem_gen      |     0.018 |
|           valid.cstr                              |     0.018 |
|             has_mux_b.B                           |    <0.001 |
|             ramloop[0].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[10].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[11].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[12].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[13].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[14].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[15].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[16].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[17].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[18].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[19].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[1].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[20].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[21].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[22].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[23].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[24].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[25].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[26].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[27].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[28].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[29].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[2].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[30].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[31].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[32].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[33].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[34].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[35].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[36].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[37].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[38].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[39].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[3].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[40].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[41].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[42].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[43].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[44].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[45].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[46].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[47].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[48].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[49].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[4].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[50].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[51].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[52].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[53].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[54].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[55].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[56].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[57].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[58].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[59].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[5].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[60].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[61].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[62].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[63].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[64].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[65].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[66].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[67].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[68].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[69].ram.r                     |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[6].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[7].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[8].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
|             ramloop[9].ram.r                      |    <0.001 |
|               prim_noinit.ram                     |    <0.001 |
+---------------------------------------------------+-----------+


