cocci_test_suite() {
	u32 cocci_id/* arch/arm/mach-socfpga/pm.c 92 */;
	unsigned long cocci_id/* arch/arm/mach-socfpga/pm.c 90 */;
	void *cocci_id/* arch/arm/mach-socfpga/pm.c 75 */;
	void __iomem *cocci_id/* arch/arm/mach-socfpga/pm.c 32 */;
	struct gen_pool *cocci_id/* arch/arm/mach-socfpga/pm.c 30 */;
	struct device_node *cocci_id/* arch/arm/mach-socfpga/pm.c 29 */;
	phys_addr_t cocci_id/* arch/arm/mach-socfpga/pm.c 28 */;
	struct platform_device *cocci_id/* arch/arm/mach-socfpga/pm.c 27 */;
	u32 (*cocci_id/* arch/arm/mach-socfpga/pm.c 23 */)(u32 sdr_base);
	int __init cocci_id/* arch/arm/mach-socfpga/pm.c 124 */;
	void cocci_id/* arch/arm/mach-socfpga/pm.c 124 */;
	const struct platform_suspend_ops cocci_id/* arch/arm/mach-socfpga/pm.c 119 */;
	suspend_state_t cocci_id/* arch/arm/mach-socfpga/pm.c 105 */;
	int cocci_id/* arch/arm/mach-socfpga/pm.c 105 */;
}
