
---------- Begin Simulation Statistics ----------
final_tick                                58993184500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215843                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691180                       # Number of bytes of host memory used
host_op_rate                                   218223                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   463.30                       # Real time elapsed on the host
host_tick_rate                              127332845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058993                       # Number of seconds simulated
sim_ticks                                 58993184500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.204112                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851617                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5096643                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102854                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573420                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502958                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  311931                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37631                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.179864                       # CPI: cycles per instruction
system.cpu.discardedOps                        975758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48941126                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609289                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267216                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2362257                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.847556                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117986369                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115624112                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1611                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          878                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        57154                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                676                       # Transaction distribution
system.membus.trans_dist::ReadExReq               935                       # Transaction distribution
system.membus.trans_dist::ReadExResp              935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       412416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  412416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1611                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1611                       # Request fanout histogram
system.membus.respLayer1.occupancy           28031750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2051500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             14105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6561                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        19939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        65984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 85923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3392000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10943232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14335232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030832                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.172865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27882     96.92%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    887      3.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          137489000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99363493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30102496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 6186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20964                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27150                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6186                       # number of overall hits
system.l2.overall_hits::.cpu.data               20964                       # number of overall hits
system.l2.overall_hits::total                   27150                       # number of overall hits
system.l2.demand_misses::.cpu.inst                503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1116                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               503                       # number of overall misses
system.l2.overall_misses::.cpu.data              1116                       # number of overall misses
system.l2.overall_misses::total                  1619                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    109945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        157136500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47191000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    109945500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       157136500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            22080                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28769                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           22080                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28769                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.075198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.050543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056276                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.075198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.050543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056276                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93819.085487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98517.473118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97057.751699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93819.085487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98517.473118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97057.751699                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1611                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42157000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     98273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140430000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42157000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     98273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140430000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.075049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.050226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.075049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.050226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83978.087649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88614.066727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87169.459963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83978.087649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88614.066727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87169.459963                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20667                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6317                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             13729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 935                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     91855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      91855500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.063762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98241.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98241.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     82505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     82505500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.063762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88241.176471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88241.176471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.075198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.075198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93819.085487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93819.085487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42157000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42157000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.075049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.075049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83978.087649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83978.087649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7235                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.024407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99944.751381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99944.751381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          174                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15767500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90617.816092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90617.816092                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1561.784332                       # Cycle average of tags in use
system.l2.tags.total_refs                       56268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1611                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.927374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       500.798377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1060.985955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.030566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.064757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.095324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1611                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.098328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    451819                       # Number of tag accesses
system.l2.tags.data_accesses                   451819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         283904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             412416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1611                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2178421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4812488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6990909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2178421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2178421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2178421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4812488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6990909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    127206000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   32220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               248031000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19740.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38490.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.257697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.116109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.973783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          561     63.97%     63.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      9.01%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           56      6.39%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          181     20.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          877                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 412416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  412416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7946839500                       # Total gap between requests
system.mem_ctrls.avgGap                    4932861.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       128512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2178421.136089034379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4812488.127336133271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     70930000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    177101000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35323.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39923.58                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3155880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1677390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23476320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4656512640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1233022860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21615048000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27532893090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.713118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56181881000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1969760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    841543500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3105900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1650825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22533840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4656512640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1236587070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21612046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27532436835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.705384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56174497000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1969760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    848927500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14282953                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14282953                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14282953                       # number of overall hits
system.cpu.icache.overall_hits::total        14282953                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6689                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6689                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6689                       # number of overall misses
system.cpu.icache.overall_misses::total          6689                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134783500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134783500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134783500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134783500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14289642                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14289642                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14289642                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14289642                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000468                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000468                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20150.022425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20150.022425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20150.022425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20150.022425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6561                       # number of writebacks
system.cpu.icache.writebacks::total              6561                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         6689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000468                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000468                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000468                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000468                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19150.022425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19150.022425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19150.022425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19150.022425                       # average overall mshr miss latency
system.cpu.icache.replacements                   6561                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14282953                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14282953                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6689                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6689                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134783500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134783500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14289642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14289642                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20150.022425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20150.022425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000468                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19150.022425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19150.022425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.966557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14289642                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6689                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2136.289729                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.966557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28585973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28585973                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43878609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43878609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43887263                       # number of overall hits
system.cpu.dcache.overall_hits::total        43887263                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23878                       # number of overall misses
system.cpu.dcache.overall_misses::total         23878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    468238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    468238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    468238500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    468238500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43902430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43902430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43911141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43911141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000543                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000543                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000544                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19656.542546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19656.542546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19609.619734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19609.619734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20667                       # number of writebacks
system.cpu.dcache.writebacks::total             20667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1770                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22080                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    364486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    364486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    367197500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    367197500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16529.250374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16529.250374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16630.321558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16630.321558                       # average overall mshr miss latency
system.cpu.dcache.replacements                  21824                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37573980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37573980                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    118528000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    118528000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37581638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37581638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15477.670410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15477.670410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14371.260322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14371.260322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6304629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6304629                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    349710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    349710500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21636.484564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21636.484564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1499                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1499                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    258326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    258326000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002320                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17616.339334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17616.339334                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8654                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8654                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           57                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8711                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8711                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006543                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006543                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2711000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2711000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003329                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003329                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93482.758621                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93482.758621                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.541870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43909675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22080                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1988.662817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.541870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994304                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87845026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87845026                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  58993184500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
