// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [13:0] data_0_V_read;
input  [13:0] data_1_V_read;
input  [13:0] data_2_V_read;
input  [13:0] data_3_V_read;
input  [13:0] data_4_V_read;
input  [13:0] data_5_V_read;
input  [13:0] data_6_V_read;
input  [13:0] data_7_V_read;
input  [13:0] data_8_V_read;
input  [13:0] data_9_V_read;
input  [13:0] data_10_V_read;
input  [13:0] data_11_V_read;
input  [13:0] data_12_V_read;
input  [13:0] data_13_V_read;
input  [13:0] data_14_V_read;
input  [13:0] data_15_V_read;
input  [13:0] data_16_V_read;
input  [13:0] data_17_V_read;
input  [13:0] data_18_V_read;
input  [13:0] data_19_V_read;
output  [2:0] ap_return_0;
output  [2:0] ap_return_1;
output  [2:0] ap_return_2;
output  [2:0] ap_return_3;
output  [2:0] ap_return_4;
output  [2:0] ap_return_5;
output  [2:0] ap_return_6;
output  [2:0] ap_return_7;
output  [2:0] ap_return_8;
output  [2:0] ap_return_9;
output  [2:0] ap_return_10;
output  [2:0] ap_return_11;
output  [2:0] ap_return_12;
output  [2:0] ap_return_13;
output  [2:0] ap_return_14;
output  [2:0] ap_return_15;
output  [2:0] ap_return_16;
output  [2:0] ap_return_17;
output  [2:0] ap_return_18;
output  [2:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] ap_return_0;
reg[2:0] ap_return_1;
reg[2:0] ap_return_2;
reg[2:0] ap_return_3;
reg[2:0] ap_return_4;
reg[2:0] ap_return_5;
reg[2:0] ap_return_6;
reg[2:0] ap_return_7;
reg[2:0] ap_return_8;
reg[2:0] ap_return_9;
reg[2:0] ap_return_10;
reg[2:0] ap_return_11;
reg[2:0] ap_return_12;
reg[2:0] ap_return_13;
reg[2:0] ap_return_14;
reg[2:0] ap_return_15;
reg[2:0] ap_return_16;
reg[2:0] ap_return_17;
reg[2:0] ap_return_18;
reg[2:0] ap_return_19;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [0:0] tmp_2381_fu_230_p3;
wire   [2:0] zext_ln415_fu_238_p1;
wire   [2:0] trunc_ln_fu_212_p4;
wire   [2:0] add_ln415_fu_242_p2;
wire   [0:0] tmp_2382_fu_248_p3;
wire   [0:0] tmp_2380_fu_222_p3;
wire   [0:0] xor_ln416_fu_256_p2;
wire   [2:0] tmp_s_fu_268_p4;
wire   [0:0] and_ln416_fu_262_p2;
wire   [0:0] icmp_ln879_fu_278_p2;
wire   [0:0] icmp_ln768_fu_284_p2;
wire   [0:0] select_ln777_fu_290_p3;
wire   [0:0] icmp_ln1494_fu_206_p2;
wire   [2:0] select_ln340_fu_298_p3;
wire   [0:0] tmp_2384_fu_338_p3;
wire   [2:0] zext_ln415_784_fu_346_p1;
wire   [2:0] trunc_ln708_s_fu_320_p4;
wire   [2:0] add_ln415_784_fu_350_p2;
wire   [0:0] tmp_2385_fu_356_p3;
wire   [0:0] tmp_2383_fu_330_p3;
wire   [0:0] xor_ln416_784_fu_364_p2;
wire   [2:0] tmp_9_fu_376_p4;
wire   [0:0] and_ln416_784_fu_370_p2;
wire   [0:0] icmp_ln879_1_fu_386_p2;
wire   [0:0] icmp_ln768_784_fu_392_p2;
wire   [0:0] select_ln777_1_fu_398_p3;
wire   [0:0] icmp_ln1494_1_fu_314_p2;
wire   [2:0] select_ln340_1_fu_406_p3;
wire   [0:0] tmp_2387_fu_446_p3;
wire   [2:0] zext_ln415_785_fu_454_p1;
wire   [2:0] trunc_ln708_783_fu_428_p4;
wire   [2:0] add_ln415_785_fu_458_p2;
wire   [0:0] tmp_2388_fu_464_p3;
wire   [0:0] tmp_2386_fu_438_p3;
wire   [0:0] xor_ln416_785_fu_472_p2;
wire   [2:0] tmp_1_fu_484_p4;
wire   [0:0] and_ln416_785_fu_478_p2;
wire   [0:0] icmp_ln879_2_fu_494_p2;
wire   [0:0] icmp_ln768_785_fu_500_p2;
wire   [0:0] select_ln777_2_fu_506_p3;
wire   [0:0] icmp_ln1494_2_fu_422_p2;
wire   [2:0] select_ln340_2_fu_514_p3;
wire   [0:0] tmp_2390_fu_554_p3;
wire   [2:0] zext_ln415_786_fu_562_p1;
wire   [2:0] trunc_ln708_784_fu_536_p4;
wire   [2:0] add_ln415_786_fu_566_p2;
wire   [0:0] tmp_2391_fu_572_p3;
wire   [0:0] tmp_2389_fu_546_p3;
wire   [0:0] xor_ln416_786_fu_580_p2;
wire   [2:0] tmp_2_fu_592_p4;
wire   [0:0] and_ln416_786_fu_586_p2;
wire   [0:0] icmp_ln879_3_fu_602_p2;
wire   [0:0] icmp_ln768_786_fu_608_p2;
wire   [0:0] select_ln777_3_fu_614_p3;
wire   [0:0] icmp_ln1494_3_fu_530_p2;
wire   [2:0] select_ln340_3_fu_622_p3;
wire   [0:0] tmp_2393_fu_662_p3;
wire   [2:0] zext_ln415_787_fu_670_p1;
wire   [2:0] trunc_ln708_785_fu_644_p4;
wire   [2:0] add_ln415_787_fu_674_p2;
wire   [0:0] tmp_2394_fu_680_p3;
wire   [0:0] tmp_2392_fu_654_p3;
wire   [0:0] xor_ln416_787_fu_688_p2;
wire   [2:0] tmp_3_fu_700_p4;
wire   [0:0] and_ln416_787_fu_694_p2;
wire   [0:0] icmp_ln879_4_fu_710_p2;
wire   [0:0] icmp_ln768_787_fu_716_p2;
wire   [0:0] select_ln777_4_fu_722_p3;
wire   [0:0] icmp_ln1494_4_fu_638_p2;
wire   [2:0] select_ln340_4_fu_730_p3;
wire   [0:0] tmp_2396_fu_770_p3;
wire   [2:0] zext_ln415_788_fu_778_p1;
wire   [2:0] trunc_ln708_786_fu_752_p4;
wire   [2:0] add_ln415_788_fu_782_p2;
wire   [0:0] tmp_2397_fu_788_p3;
wire   [0:0] tmp_2395_fu_762_p3;
wire   [0:0] xor_ln416_788_fu_796_p2;
wire   [2:0] tmp_4_fu_808_p4;
wire   [0:0] and_ln416_788_fu_802_p2;
wire   [0:0] icmp_ln879_5_fu_818_p2;
wire   [0:0] icmp_ln768_788_fu_824_p2;
wire   [0:0] select_ln777_5_fu_830_p3;
wire   [0:0] icmp_ln1494_5_fu_746_p2;
wire   [2:0] select_ln340_5_fu_838_p3;
wire   [0:0] tmp_2399_fu_878_p3;
wire   [2:0] zext_ln415_789_fu_886_p1;
wire   [2:0] trunc_ln708_787_fu_860_p4;
wire   [2:0] add_ln415_789_fu_890_p2;
wire   [0:0] tmp_2400_fu_896_p3;
wire   [0:0] tmp_2398_fu_870_p3;
wire   [0:0] xor_ln416_789_fu_904_p2;
wire   [2:0] tmp_5_fu_916_p4;
wire   [0:0] and_ln416_789_fu_910_p2;
wire   [0:0] icmp_ln879_6_fu_926_p2;
wire   [0:0] icmp_ln768_789_fu_932_p2;
wire   [0:0] select_ln777_6_fu_938_p3;
wire   [0:0] icmp_ln1494_6_fu_854_p2;
wire   [2:0] select_ln340_6_fu_946_p3;
wire   [0:0] tmp_2402_fu_986_p3;
wire   [2:0] zext_ln415_790_fu_994_p1;
wire   [2:0] trunc_ln708_788_fu_968_p4;
wire   [2:0] add_ln415_790_fu_998_p2;
wire   [0:0] tmp_2403_fu_1004_p3;
wire   [0:0] tmp_2401_fu_978_p3;
wire   [0:0] xor_ln416_790_fu_1012_p2;
wire   [2:0] tmp_6_fu_1024_p4;
wire   [0:0] and_ln416_790_fu_1018_p2;
wire   [0:0] icmp_ln879_7_fu_1034_p2;
wire   [0:0] icmp_ln768_790_fu_1040_p2;
wire   [0:0] select_ln777_7_fu_1046_p3;
wire   [0:0] icmp_ln1494_7_fu_962_p2;
wire   [2:0] select_ln340_7_fu_1054_p3;
wire   [0:0] tmp_2405_fu_1094_p3;
wire   [2:0] zext_ln415_791_fu_1102_p1;
wire   [2:0] trunc_ln708_789_fu_1076_p4;
wire   [2:0] add_ln415_791_fu_1106_p2;
wire   [0:0] tmp_2406_fu_1112_p3;
wire   [0:0] tmp_2404_fu_1086_p3;
wire   [0:0] xor_ln416_791_fu_1120_p2;
wire   [2:0] tmp_7_fu_1132_p4;
wire   [0:0] and_ln416_791_fu_1126_p2;
wire   [0:0] icmp_ln879_8_fu_1142_p2;
wire   [0:0] icmp_ln768_791_fu_1148_p2;
wire   [0:0] select_ln777_8_fu_1154_p3;
wire   [0:0] icmp_ln1494_8_fu_1070_p2;
wire   [2:0] select_ln340_8_fu_1162_p3;
wire   [0:0] tmp_2408_fu_1202_p3;
wire   [2:0] zext_ln415_792_fu_1210_p1;
wire   [2:0] trunc_ln708_790_fu_1184_p4;
wire   [2:0] add_ln415_792_fu_1214_p2;
wire   [0:0] tmp_2409_fu_1220_p3;
wire   [0:0] tmp_2407_fu_1194_p3;
wire   [0:0] xor_ln416_792_fu_1228_p2;
wire   [2:0] tmp_8_fu_1240_p4;
wire   [0:0] and_ln416_792_fu_1234_p2;
wire   [0:0] icmp_ln879_9_fu_1250_p2;
wire   [0:0] icmp_ln768_792_fu_1256_p2;
wire   [0:0] select_ln777_9_fu_1262_p3;
wire   [0:0] icmp_ln1494_9_fu_1178_p2;
wire   [2:0] select_ln340_9_fu_1270_p3;
wire   [0:0] tmp_2411_fu_1310_p3;
wire   [2:0] zext_ln415_793_fu_1318_p1;
wire   [2:0] trunc_ln708_791_fu_1292_p4;
wire   [2:0] add_ln415_793_fu_1322_p2;
wire   [0:0] tmp_2412_fu_1328_p3;
wire   [0:0] tmp_2410_fu_1302_p3;
wire   [0:0] xor_ln416_793_fu_1336_p2;
wire   [2:0] tmp_10_fu_1348_p4;
wire   [0:0] and_ln416_793_fu_1342_p2;
wire   [0:0] icmp_ln879_10_fu_1358_p2;
wire   [0:0] icmp_ln768_793_fu_1364_p2;
wire   [0:0] select_ln777_10_fu_1370_p3;
wire   [0:0] icmp_ln1494_10_fu_1286_p2;
wire   [2:0] select_ln340_10_fu_1378_p3;
wire   [0:0] tmp_2414_fu_1418_p3;
wire   [2:0] zext_ln415_794_fu_1426_p1;
wire   [2:0] trunc_ln708_792_fu_1400_p4;
wire   [2:0] add_ln415_794_fu_1430_p2;
wire   [0:0] tmp_2415_fu_1436_p3;
wire   [0:0] tmp_2413_fu_1410_p3;
wire   [0:0] xor_ln416_794_fu_1444_p2;
wire   [2:0] tmp_11_fu_1456_p4;
wire   [0:0] and_ln416_794_fu_1450_p2;
wire   [0:0] icmp_ln879_11_fu_1466_p2;
wire   [0:0] icmp_ln768_794_fu_1472_p2;
wire   [0:0] select_ln777_11_fu_1478_p3;
wire   [0:0] icmp_ln1494_11_fu_1394_p2;
wire   [2:0] select_ln340_11_fu_1486_p3;
wire   [0:0] tmp_2417_fu_1526_p3;
wire   [2:0] zext_ln415_795_fu_1534_p1;
wire   [2:0] trunc_ln708_793_fu_1508_p4;
wire   [2:0] add_ln415_795_fu_1538_p2;
wire   [0:0] tmp_2418_fu_1544_p3;
wire   [0:0] tmp_2416_fu_1518_p3;
wire   [0:0] xor_ln416_795_fu_1552_p2;
wire   [2:0] tmp_12_fu_1564_p4;
wire   [0:0] and_ln416_795_fu_1558_p2;
wire   [0:0] icmp_ln879_12_fu_1574_p2;
wire   [0:0] icmp_ln768_795_fu_1580_p2;
wire   [0:0] select_ln777_12_fu_1586_p3;
wire   [0:0] icmp_ln1494_12_fu_1502_p2;
wire   [2:0] select_ln340_12_fu_1594_p3;
wire   [0:0] tmp_2420_fu_1634_p3;
wire   [2:0] zext_ln415_796_fu_1642_p1;
wire   [2:0] trunc_ln708_794_fu_1616_p4;
wire   [2:0] add_ln415_796_fu_1646_p2;
wire   [0:0] tmp_2421_fu_1652_p3;
wire   [0:0] tmp_2419_fu_1626_p3;
wire   [0:0] xor_ln416_796_fu_1660_p2;
wire   [2:0] tmp_13_fu_1672_p4;
wire   [0:0] and_ln416_796_fu_1666_p2;
wire   [0:0] icmp_ln879_13_fu_1682_p2;
wire   [0:0] icmp_ln768_796_fu_1688_p2;
wire   [0:0] select_ln777_13_fu_1694_p3;
wire   [0:0] icmp_ln1494_13_fu_1610_p2;
wire   [2:0] select_ln340_13_fu_1702_p3;
wire   [0:0] tmp_2423_fu_1742_p3;
wire   [2:0] zext_ln415_797_fu_1750_p1;
wire   [2:0] trunc_ln708_795_fu_1724_p4;
wire   [2:0] add_ln415_797_fu_1754_p2;
wire   [0:0] tmp_2424_fu_1760_p3;
wire   [0:0] tmp_2422_fu_1734_p3;
wire   [0:0] xor_ln416_797_fu_1768_p2;
wire   [2:0] tmp_14_fu_1780_p4;
wire   [0:0] and_ln416_797_fu_1774_p2;
wire   [0:0] icmp_ln879_14_fu_1790_p2;
wire   [0:0] icmp_ln768_797_fu_1796_p2;
wire   [0:0] select_ln777_14_fu_1802_p3;
wire   [0:0] icmp_ln1494_14_fu_1718_p2;
wire   [2:0] select_ln340_14_fu_1810_p3;
wire   [0:0] tmp_2426_fu_1850_p3;
wire   [2:0] zext_ln415_798_fu_1858_p1;
wire   [2:0] trunc_ln708_796_fu_1832_p4;
wire   [2:0] add_ln415_798_fu_1862_p2;
wire   [0:0] tmp_2427_fu_1868_p3;
wire   [0:0] tmp_2425_fu_1842_p3;
wire   [0:0] xor_ln416_798_fu_1876_p2;
wire   [2:0] tmp_15_fu_1888_p4;
wire   [0:0] and_ln416_798_fu_1882_p2;
wire   [0:0] icmp_ln879_15_fu_1898_p2;
wire   [0:0] icmp_ln768_798_fu_1904_p2;
wire   [0:0] select_ln777_15_fu_1910_p3;
wire   [0:0] icmp_ln1494_15_fu_1826_p2;
wire   [2:0] select_ln340_15_fu_1918_p3;
wire   [0:0] tmp_2429_fu_1958_p3;
wire   [2:0] zext_ln415_799_fu_1966_p1;
wire   [2:0] trunc_ln708_797_fu_1940_p4;
wire   [2:0] add_ln415_799_fu_1970_p2;
wire   [0:0] tmp_2430_fu_1976_p3;
wire   [0:0] tmp_2428_fu_1950_p3;
wire   [0:0] xor_ln416_799_fu_1984_p2;
wire   [2:0] tmp_16_fu_1996_p4;
wire   [0:0] and_ln416_799_fu_1990_p2;
wire   [0:0] icmp_ln879_16_fu_2006_p2;
wire   [0:0] icmp_ln768_799_fu_2012_p2;
wire   [0:0] select_ln777_16_fu_2018_p3;
wire   [0:0] icmp_ln1494_16_fu_1934_p2;
wire   [2:0] select_ln340_16_fu_2026_p3;
wire   [0:0] tmp_2432_fu_2066_p3;
wire   [2:0] zext_ln415_800_fu_2074_p1;
wire   [2:0] trunc_ln708_798_fu_2048_p4;
wire   [2:0] add_ln415_800_fu_2078_p2;
wire   [0:0] tmp_2433_fu_2084_p3;
wire   [0:0] tmp_2431_fu_2058_p3;
wire   [0:0] xor_ln416_800_fu_2092_p2;
wire   [2:0] tmp_17_fu_2104_p4;
wire   [0:0] and_ln416_800_fu_2098_p2;
wire   [0:0] icmp_ln879_17_fu_2114_p2;
wire   [0:0] icmp_ln768_800_fu_2120_p2;
wire   [0:0] select_ln777_17_fu_2126_p3;
wire   [0:0] icmp_ln1494_17_fu_2042_p2;
wire   [2:0] select_ln340_17_fu_2134_p3;
wire   [0:0] tmp_2435_fu_2174_p3;
wire   [2:0] zext_ln415_801_fu_2182_p1;
wire   [2:0] trunc_ln708_799_fu_2156_p4;
wire   [2:0] add_ln415_801_fu_2186_p2;
wire   [0:0] tmp_2436_fu_2192_p3;
wire   [0:0] tmp_2434_fu_2166_p3;
wire   [0:0] xor_ln416_801_fu_2200_p2;
wire   [2:0] tmp_18_fu_2212_p4;
wire   [0:0] and_ln416_801_fu_2206_p2;
wire   [0:0] icmp_ln879_18_fu_2222_p2;
wire   [0:0] icmp_ln768_801_fu_2228_p2;
wire   [0:0] select_ln777_18_fu_2234_p3;
wire   [0:0] icmp_ln1494_18_fu_2150_p2;
wire   [2:0] select_ln340_18_fu_2242_p3;
wire   [0:0] tmp_2438_fu_2282_p3;
wire   [2:0] zext_ln415_802_fu_2290_p1;
wire   [2:0] trunc_ln708_800_fu_2264_p4;
wire   [2:0] add_ln415_802_fu_2294_p2;
wire   [0:0] tmp_2439_fu_2300_p3;
wire   [0:0] tmp_2437_fu_2274_p3;
wire   [0:0] xor_ln416_802_fu_2308_p2;
wire   [2:0] tmp_19_fu_2320_p4;
wire   [0:0] and_ln416_802_fu_2314_p2;
wire   [0:0] icmp_ln879_19_fu_2330_p2;
wire   [0:0] icmp_ln768_802_fu_2336_p2;
wire   [0:0] select_ln777_19_fu_2342_p3;
wire   [0:0] icmp_ln1494_19_fu_2258_p2;
wire   [2:0] select_ln340_19_fu_2350_p3;
wire   [2:0] select_ln1494_fu_306_p3;
wire   [2:0] select_ln1494_1568_fu_414_p3;
wire   [2:0] select_ln1494_1569_fu_522_p3;
wire   [2:0] select_ln1494_1570_fu_630_p3;
wire   [2:0] select_ln1494_1571_fu_738_p3;
wire   [2:0] select_ln1494_1572_fu_846_p3;
wire   [2:0] select_ln1494_1573_fu_954_p3;
wire   [2:0] select_ln1494_1574_fu_1062_p3;
wire   [2:0] select_ln1494_1575_fu_1170_p3;
wire   [2:0] select_ln1494_1576_fu_1278_p3;
wire   [2:0] select_ln1494_1577_fu_1386_p3;
wire   [2:0] select_ln1494_1578_fu_1494_p3;
wire   [2:0] select_ln1494_1579_fu_1602_p3;
wire   [2:0] select_ln1494_1580_fu_1710_p3;
wire   [2:0] select_ln1494_1581_fu_1818_p3;
wire   [2:0] select_ln1494_1582_fu_1926_p3;
wire   [2:0] select_ln1494_1583_fu_2034_p3;
wire   [2:0] select_ln1494_1584_fu_2142_p3;
wire   [2:0] select_ln1494_1585_fu_2250_p3;
wire   [2:0] select_ln1494_1586_fu_2358_p3;
reg   [2:0] ap_return_0_preg;
reg   [2:0] ap_return_1_preg;
reg   [2:0] ap_return_2_preg;
reg   [2:0] ap_return_3_preg;
reg   [2:0] ap_return_4_preg;
reg   [2:0] ap_return_5_preg;
reg   [2:0] ap_return_6_preg;
reg   [2:0] ap_return_7_preg;
reg   [2:0] ap_return_8_preg;
reg   [2:0] ap_return_9_preg;
reg   [2:0] ap_return_10_preg;
reg   [2:0] ap_return_11_preg;
reg   [2:0] ap_return_12_preg;
reg   [2:0] ap_return_13_preg;
reg   [2:0] ap_return_14_preg;
reg   [2:0] ap_return_15_preg;
reg   [2:0] ap_return_16_preg;
reg   [2:0] ap_return_17_preg;
reg   [2:0] ap_return_18_preg;
reg   [2:0] ap_return_19_preg;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_return_0_preg = 3'd0;
#0 ap_return_1_preg = 3'd0;
#0 ap_return_2_preg = 3'd0;
#0 ap_return_3_preg = 3'd0;
#0 ap_return_4_preg = 3'd0;
#0 ap_return_5_preg = 3'd0;
#0 ap_return_6_preg = 3'd0;
#0 ap_return_7_preg = 3'd0;
#0 ap_return_8_preg = 3'd0;
#0 ap_return_9_preg = 3'd0;
#0 ap_return_10_preg = 3'd0;
#0 ap_return_11_preg = 3'd0;
#0 ap_return_12_preg = 3'd0;
#0 ap_return_13_preg = 3'd0;
#0 ap_return_14_preg = 3'd0;
#0 ap_return_15_preg = 3'd0;
#0 ap_return_16_preg = 3'd0;
#0 ap_return_17_preg = 3'd0;
#0 ap_return_18_preg = 3'd0;
#0 ap_return_19_preg = 3'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_0_preg <= select_ln1494_fu_306_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_10_preg <= select_ln1494_1577_fu_1386_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_11_preg <= select_ln1494_1578_fu_1494_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_12_preg <= select_ln1494_1579_fu_1602_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_13_preg <= select_ln1494_1580_fu_1710_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_14_preg <= select_ln1494_1581_fu_1818_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_15_preg <= select_ln1494_1582_fu_1926_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_16_preg <= select_ln1494_1583_fu_2034_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_17_preg <= select_ln1494_1584_fu_2142_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_18_preg <= select_ln1494_1585_fu_2250_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_19_preg <= select_ln1494_1586_fu_2358_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_1_preg <= select_ln1494_1568_fu_414_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_2_preg <= select_ln1494_1569_fu_522_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_3_preg <= select_ln1494_1570_fu_630_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_4_preg <= select_ln1494_1571_fu_738_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_5_preg <= select_ln1494_1572_fu_846_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_6_preg <= select_ln1494_1573_fu_954_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_7_preg <= select_ln1494_1574_fu_1062_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_8_preg <= select_ln1494_1575_fu_1170_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 3'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_9_preg <= select_ln1494_1576_fu_1278_p3;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_0 = select_ln1494_fu_306_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_1 = select_ln1494_1568_fu_414_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_10 = select_ln1494_1577_fu_1386_p3;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_11 = select_ln1494_1578_fu_1494_p3;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_12 = select_ln1494_1579_fu_1602_p3;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_13 = select_ln1494_1580_fu_1710_p3;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_14 = select_ln1494_1581_fu_1818_p3;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_15 = select_ln1494_1582_fu_1926_p3;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_16 = select_ln1494_1583_fu_2034_p3;
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_17 = select_ln1494_1584_fu_2142_p3;
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_18 = select_ln1494_1585_fu_2250_p3;
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_19 = select_ln1494_1586_fu_2358_p3;
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_2 = select_ln1494_1569_fu_522_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_3 = select_ln1494_1570_fu_630_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_4 = select_ln1494_1571_fu_738_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_5 = select_ln1494_1572_fu_846_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_6 = select_ln1494_1573_fu_954_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_7 = select_ln1494_1574_fu_1062_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_8 = select_ln1494_1575_fu_1170_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return_9 = select_ln1494_1576_fu_1278_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln415_784_fu_350_p2 = (zext_ln415_784_fu_346_p1 + trunc_ln708_s_fu_320_p4);

assign add_ln415_785_fu_458_p2 = (zext_ln415_785_fu_454_p1 + trunc_ln708_783_fu_428_p4);

assign add_ln415_786_fu_566_p2 = (zext_ln415_786_fu_562_p1 + trunc_ln708_784_fu_536_p4);

assign add_ln415_787_fu_674_p2 = (zext_ln415_787_fu_670_p1 + trunc_ln708_785_fu_644_p4);

assign add_ln415_788_fu_782_p2 = (zext_ln415_788_fu_778_p1 + trunc_ln708_786_fu_752_p4);

assign add_ln415_789_fu_890_p2 = (zext_ln415_789_fu_886_p1 + trunc_ln708_787_fu_860_p4);

assign add_ln415_790_fu_998_p2 = (zext_ln415_790_fu_994_p1 + trunc_ln708_788_fu_968_p4);

assign add_ln415_791_fu_1106_p2 = (zext_ln415_791_fu_1102_p1 + trunc_ln708_789_fu_1076_p4);

assign add_ln415_792_fu_1214_p2 = (zext_ln415_792_fu_1210_p1 + trunc_ln708_790_fu_1184_p4);

assign add_ln415_793_fu_1322_p2 = (zext_ln415_793_fu_1318_p1 + trunc_ln708_791_fu_1292_p4);

assign add_ln415_794_fu_1430_p2 = (zext_ln415_794_fu_1426_p1 + trunc_ln708_792_fu_1400_p4);

assign add_ln415_795_fu_1538_p2 = (zext_ln415_795_fu_1534_p1 + trunc_ln708_793_fu_1508_p4);

assign add_ln415_796_fu_1646_p2 = (zext_ln415_796_fu_1642_p1 + trunc_ln708_794_fu_1616_p4);

assign add_ln415_797_fu_1754_p2 = (zext_ln415_797_fu_1750_p1 + trunc_ln708_795_fu_1724_p4);

assign add_ln415_798_fu_1862_p2 = (zext_ln415_798_fu_1858_p1 + trunc_ln708_796_fu_1832_p4);

assign add_ln415_799_fu_1970_p2 = (zext_ln415_799_fu_1966_p1 + trunc_ln708_797_fu_1940_p4);

assign add_ln415_800_fu_2078_p2 = (zext_ln415_800_fu_2074_p1 + trunc_ln708_798_fu_2048_p4);

assign add_ln415_801_fu_2186_p2 = (zext_ln415_801_fu_2182_p1 + trunc_ln708_799_fu_2156_p4);

assign add_ln415_802_fu_2294_p2 = (zext_ln415_802_fu_2290_p1 + trunc_ln708_800_fu_2264_p4);

assign add_ln415_fu_242_p2 = (zext_ln415_fu_238_p1 + trunc_ln_fu_212_p4);

assign and_ln416_784_fu_370_p2 = (xor_ln416_784_fu_364_p2 & tmp_2383_fu_330_p3);

assign and_ln416_785_fu_478_p2 = (xor_ln416_785_fu_472_p2 & tmp_2386_fu_438_p3);

assign and_ln416_786_fu_586_p2 = (xor_ln416_786_fu_580_p2 & tmp_2389_fu_546_p3);

assign and_ln416_787_fu_694_p2 = (xor_ln416_787_fu_688_p2 & tmp_2392_fu_654_p3);

assign and_ln416_788_fu_802_p2 = (xor_ln416_788_fu_796_p2 & tmp_2395_fu_762_p3);

assign and_ln416_789_fu_910_p2 = (xor_ln416_789_fu_904_p2 & tmp_2398_fu_870_p3);

assign and_ln416_790_fu_1018_p2 = (xor_ln416_790_fu_1012_p2 & tmp_2401_fu_978_p3);

assign and_ln416_791_fu_1126_p2 = (xor_ln416_791_fu_1120_p2 & tmp_2404_fu_1086_p3);

assign and_ln416_792_fu_1234_p2 = (xor_ln416_792_fu_1228_p2 & tmp_2407_fu_1194_p3);

assign and_ln416_793_fu_1342_p2 = (xor_ln416_793_fu_1336_p2 & tmp_2410_fu_1302_p3);

assign and_ln416_794_fu_1450_p2 = (xor_ln416_794_fu_1444_p2 & tmp_2413_fu_1410_p3);

assign and_ln416_795_fu_1558_p2 = (xor_ln416_795_fu_1552_p2 & tmp_2416_fu_1518_p3);

assign and_ln416_796_fu_1666_p2 = (xor_ln416_796_fu_1660_p2 & tmp_2419_fu_1626_p3);

assign and_ln416_797_fu_1774_p2 = (xor_ln416_797_fu_1768_p2 & tmp_2422_fu_1734_p3);

assign and_ln416_798_fu_1882_p2 = (xor_ln416_798_fu_1876_p2 & tmp_2425_fu_1842_p3);

assign and_ln416_799_fu_1990_p2 = (xor_ln416_799_fu_1984_p2 & tmp_2428_fu_1950_p3);

assign and_ln416_800_fu_2098_p2 = (xor_ln416_800_fu_2092_p2 & tmp_2431_fu_2058_p3);

assign and_ln416_801_fu_2206_p2 = (xor_ln416_801_fu_2200_p2 & tmp_2434_fu_2166_p3);

assign and_ln416_802_fu_2314_p2 = (xor_ln416_802_fu_2308_p2 & tmp_2437_fu_2274_p3);

assign and_ln416_fu_262_p2 = (xor_ln416_fu_256_p2 & tmp_2380_fu_222_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign icmp_ln1494_10_fu_1286_p2 = (($signed(data_10_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1394_p2 = (($signed(data_11_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_1502_p2 = (($signed(data_12_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_1610_p2 = (($signed(data_13_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1718_p2 = (($signed(data_14_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_1826_p2 = (($signed(data_15_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_1934_p2 = (($signed(data_16_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_2042_p2 = (($signed(data_17_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_2150_p2 = (($signed(data_18_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_2258_p2 = (($signed(data_19_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_314_p2 = (($signed(data_1_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_422_p2 = (($signed(data_2_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_530_p2 = (($signed(data_3_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_638_p2 = (($signed(data_4_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_746_p2 = (($signed(data_5_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_854_p2 = (($signed(data_6_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_962_p2 = (($signed(data_7_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1070_p2 = (($signed(data_8_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1178_p2 = (($signed(data_9_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_206_p2 = (($signed(data_0_V_read) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln768_784_fu_392_p2 = ((tmp_9_fu_376_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_785_fu_500_p2 = ((tmp_1_fu_484_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_786_fu_608_p2 = ((tmp_2_fu_592_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_787_fu_716_p2 = ((tmp_3_fu_700_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_788_fu_824_p2 = ((tmp_4_fu_808_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_789_fu_932_p2 = ((tmp_5_fu_916_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_790_fu_1040_p2 = ((tmp_6_fu_1024_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_791_fu_1148_p2 = ((tmp_7_fu_1132_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_792_fu_1256_p2 = ((tmp_8_fu_1240_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_793_fu_1364_p2 = ((tmp_10_fu_1348_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_794_fu_1472_p2 = ((tmp_11_fu_1456_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_795_fu_1580_p2 = ((tmp_12_fu_1564_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_796_fu_1688_p2 = ((tmp_13_fu_1672_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_797_fu_1796_p2 = ((tmp_14_fu_1780_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_798_fu_1904_p2 = ((tmp_15_fu_1888_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_799_fu_2012_p2 = ((tmp_16_fu_1996_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_800_fu_2120_p2 = ((tmp_17_fu_2104_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_801_fu_2228_p2 = ((tmp_18_fu_2212_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_802_fu_2336_p2 = ((tmp_19_fu_2320_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_284_p2 = ((tmp_s_fu_268_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1358_p2 = ((tmp_10_fu_1348_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1466_p2 = ((tmp_11_fu_1456_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1574_p2 = ((tmp_12_fu_1564_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1682_p2 = ((tmp_13_fu_1672_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1790_p2 = ((tmp_14_fu_1780_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1898_p2 = ((tmp_15_fu_1888_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2006_p2 = ((tmp_16_fu_1996_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2114_p2 = ((tmp_17_fu_2104_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_2222_p2 = ((tmp_18_fu_2212_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_2330_p2 = ((tmp_19_fu_2320_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_386_p2 = ((tmp_9_fu_376_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_494_p2 = ((tmp_1_fu_484_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_602_p2 = ((tmp_2_fu_592_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_710_p2 = ((tmp_3_fu_700_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_818_p2 = ((tmp_4_fu_808_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_926_p2 = ((tmp_5_fu_916_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1034_p2 = ((tmp_6_fu_1024_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1142_p2 = ((tmp_7_fu_1132_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1250_p2 = ((tmp_8_fu_1240_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_278_p2 = ((tmp_s_fu_268_p4 == 3'd7) ? 1'b1 : 1'b0);

assign select_ln1494_1568_fu_414_p3 = ((icmp_ln1494_1_fu_314_p2[0:0] === 1'b1) ? select_ln340_1_fu_406_p3 : 3'd0);

assign select_ln1494_1569_fu_522_p3 = ((icmp_ln1494_2_fu_422_p2[0:0] === 1'b1) ? select_ln340_2_fu_514_p3 : 3'd0);

assign select_ln1494_1570_fu_630_p3 = ((icmp_ln1494_3_fu_530_p2[0:0] === 1'b1) ? select_ln340_3_fu_622_p3 : 3'd0);

assign select_ln1494_1571_fu_738_p3 = ((icmp_ln1494_4_fu_638_p2[0:0] === 1'b1) ? select_ln340_4_fu_730_p3 : 3'd0);

assign select_ln1494_1572_fu_846_p3 = ((icmp_ln1494_5_fu_746_p2[0:0] === 1'b1) ? select_ln340_5_fu_838_p3 : 3'd0);

assign select_ln1494_1573_fu_954_p3 = ((icmp_ln1494_6_fu_854_p2[0:0] === 1'b1) ? select_ln340_6_fu_946_p3 : 3'd0);

assign select_ln1494_1574_fu_1062_p3 = ((icmp_ln1494_7_fu_962_p2[0:0] === 1'b1) ? select_ln340_7_fu_1054_p3 : 3'd0);

assign select_ln1494_1575_fu_1170_p3 = ((icmp_ln1494_8_fu_1070_p2[0:0] === 1'b1) ? select_ln340_8_fu_1162_p3 : 3'd0);

assign select_ln1494_1576_fu_1278_p3 = ((icmp_ln1494_9_fu_1178_p2[0:0] === 1'b1) ? select_ln340_9_fu_1270_p3 : 3'd0);

assign select_ln1494_1577_fu_1386_p3 = ((icmp_ln1494_10_fu_1286_p2[0:0] === 1'b1) ? select_ln340_10_fu_1378_p3 : 3'd0);

assign select_ln1494_1578_fu_1494_p3 = ((icmp_ln1494_11_fu_1394_p2[0:0] === 1'b1) ? select_ln340_11_fu_1486_p3 : 3'd0);

assign select_ln1494_1579_fu_1602_p3 = ((icmp_ln1494_12_fu_1502_p2[0:0] === 1'b1) ? select_ln340_12_fu_1594_p3 : 3'd0);

assign select_ln1494_1580_fu_1710_p3 = ((icmp_ln1494_13_fu_1610_p2[0:0] === 1'b1) ? select_ln340_13_fu_1702_p3 : 3'd0);

assign select_ln1494_1581_fu_1818_p3 = ((icmp_ln1494_14_fu_1718_p2[0:0] === 1'b1) ? select_ln340_14_fu_1810_p3 : 3'd0);

assign select_ln1494_1582_fu_1926_p3 = ((icmp_ln1494_15_fu_1826_p2[0:0] === 1'b1) ? select_ln340_15_fu_1918_p3 : 3'd0);

assign select_ln1494_1583_fu_2034_p3 = ((icmp_ln1494_16_fu_1934_p2[0:0] === 1'b1) ? select_ln340_16_fu_2026_p3 : 3'd0);

assign select_ln1494_1584_fu_2142_p3 = ((icmp_ln1494_17_fu_2042_p2[0:0] === 1'b1) ? select_ln340_17_fu_2134_p3 : 3'd0);

assign select_ln1494_1585_fu_2250_p3 = ((icmp_ln1494_18_fu_2150_p2[0:0] === 1'b1) ? select_ln340_18_fu_2242_p3 : 3'd0);

assign select_ln1494_1586_fu_2358_p3 = ((icmp_ln1494_19_fu_2258_p2[0:0] === 1'b1) ? select_ln340_19_fu_2350_p3 : 3'd0);

assign select_ln1494_fu_306_p3 = ((icmp_ln1494_fu_206_p2[0:0] === 1'b1) ? select_ln340_fu_298_p3 : 3'd0);

assign select_ln340_10_fu_1378_p3 = ((select_ln777_10_fu_1370_p3[0:0] === 1'b1) ? add_ln415_793_fu_1322_p2 : 3'd7);

assign select_ln340_11_fu_1486_p3 = ((select_ln777_11_fu_1478_p3[0:0] === 1'b1) ? add_ln415_794_fu_1430_p2 : 3'd7);

assign select_ln340_12_fu_1594_p3 = ((select_ln777_12_fu_1586_p3[0:0] === 1'b1) ? add_ln415_795_fu_1538_p2 : 3'd7);

assign select_ln340_13_fu_1702_p3 = ((select_ln777_13_fu_1694_p3[0:0] === 1'b1) ? add_ln415_796_fu_1646_p2 : 3'd7);

assign select_ln340_14_fu_1810_p3 = ((select_ln777_14_fu_1802_p3[0:0] === 1'b1) ? add_ln415_797_fu_1754_p2 : 3'd7);

assign select_ln340_15_fu_1918_p3 = ((select_ln777_15_fu_1910_p3[0:0] === 1'b1) ? add_ln415_798_fu_1862_p2 : 3'd7);

assign select_ln340_16_fu_2026_p3 = ((select_ln777_16_fu_2018_p3[0:0] === 1'b1) ? add_ln415_799_fu_1970_p2 : 3'd7);

assign select_ln340_17_fu_2134_p3 = ((select_ln777_17_fu_2126_p3[0:0] === 1'b1) ? add_ln415_800_fu_2078_p2 : 3'd7);

assign select_ln340_18_fu_2242_p3 = ((select_ln777_18_fu_2234_p3[0:0] === 1'b1) ? add_ln415_801_fu_2186_p2 : 3'd7);

assign select_ln340_19_fu_2350_p3 = ((select_ln777_19_fu_2342_p3[0:0] === 1'b1) ? add_ln415_802_fu_2294_p2 : 3'd7);

assign select_ln340_1_fu_406_p3 = ((select_ln777_1_fu_398_p3[0:0] === 1'b1) ? add_ln415_784_fu_350_p2 : 3'd7);

assign select_ln340_2_fu_514_p3 = ((select_ln777_2_fu_506_p3[0:0] === 1'b1) ? add_ln415_785_fu_458_p2 : 3'd7);

assign select_ln340_3_fu_622_p3 = ((select_ln777_3_fu_614_p3[0:0] === 1'b1) ? add_ln415_786_fu_566_p2 : 3'd7);

assign select_ln340_4_fu_730_p3 = ((select_ln777_4_fu_722_p3[0:0] === 1'b1) ? add_ln415_787_fu_674_p2 : 3'd7);

assign select_ln340_5_fu_838_p3 = ((select_ln777_5_fu_830_p3[0:0] === 1'b1) ? add_ln415_788_fu_782_p2 : 3'd7);

assign select_ln340_6_fu_946_p3 = ((select_ln777_6_fu_938_p3[0:0] === 1'b1) ? add_ln415_789_fu_890_p2 : 3'd7);

assign select_ln340_7_fu_1054_p3 = ((select_ln777_7_fu_1046_p3[0:0] === 1'b1) ? add_ln415_790_fu_998_p2 : 3'd7);

assign select_ln340_8_fu_1162_p3 = ((select_ln777_8_fu_1154_p3[0:0] === 1'b1) ? add_ln415_791_fu_1106_p2 : 3'd7);

assign select_ln340_9_fu_1270_p3 = ((select_ln777_9_fu_1262_p3[0:0] === 1'b1) ? add_ln415_792_fu_1214_p2 : 3'd7);

assign select_ln340_fu_298_p3 = ((select_ln777_fu_290_p3[0:0] === 1'b1) ? add_ln415_fu_242_p2 : 3'd7);

assign select_ln777_10_fu_1370_p3 = ((and_ln416_793_fu_1342_p2[0:0] === 1'b1) ? icmp_ln879_10_fu_1358_p2 : icmp_ln768_793_fu_1364_p2);

assign select_ln777_11_fu_1478_p3 = ((and_ln416_794_fu_1450_p2[0:0] === 1'b1) ? icmp_ln879_11_fu_1466_p2 : icmp_ln768_794_fu_1472_p2);

assign select_ln777_12_fu_1586_p3 = ((and_ln416_795_fu_1558_p2[0:0] === 1'b1) ? icmp_ln879_12_fu_1574_p2 : icmp_ln768_795_fu_1580_p2);

assign select_ln777_13_fu_1694_p3 = ((and_ln416_796_fu_1666_p2[0:0] === 1'b1) ? icmp_ln879_13_fu_1682_p2 : icmp_ln768_796_fu_1688_p2);

assign select_ln777_14_fu_1802_p3 = ((and_ln416_797_fu_1774_p2[0:0] === 1'b1) ? icmp_ln879_14_fu_1790_p2 : icmp_ln768_797_fu_1796_p2);

assign select_ln777_15_fu_1910_p3 = ((and_ln416_798_fu_1882_p2[0:0] === 1'b1) ? icmp_ln879_15_fu_1898_p2 : icmp_ln768_798_fu_1904_p2);

assign select_ln777_16_fu_2018_p3 = ((and_ln416_799_fu_1990_p2[0:0] === 1'b1) ? icmp_ln879_16_fu_2006_p2 : icmp_ln768_799_fu_2012_p2);

assign select_ln777_17_fu_2126_p3 = ((and_ln416_800_fu_2098_p2[0:0] === 1'b1) ? icmp_ln879_17_fu_2114_p2 : icmp_ln768_800_fu_2120_p2);

assign select_ln777_18_fu_2234_p3 = ((and_ln416_801_fu_2206_p2[0:0] === 1'b1) ? icmp_ln879_18_fu_2222_p2 : icmp_ln768_801_fu_2228_p2);

assign select_ln777_19_fu_2342_p3 = ((and_ln416_802_fu_2314_p2[0:0] === 1'b1) ? icmp_ln879_19_fu_2330_p2 : icmp_ln768_802_fu_2336_p2);

assign select_ln777_1_fu_398_p3 = ((and_ln416_784_fu_370_p2[0:0] === 1'b1) ? icmp_ln879_1_fu_386_p2 : icmp_ln768_784_fu_392_p2);

assign select_ln777_2_fu_506_p3 = ((and_ln416_785_fu_478_p2[0:0] === 1'b1) ? icmp_ln879_2_fu_494_p2 : icmp_ln768_785_fu_500_p2);

assign select_ln777_3_fu_614_p3 = ((and_ln416_786_fu_586_p2[0:0] === 1'b1) ? icmp_ln879_3_fu_602_p2 : icmp_ln768_786_fu_608_p2);

assign select_ln777_4_fu_722_p3 = ((and_ln416_787_fu_694_p2[0:0] === 1'b1) ? icmp_ln879_4_fu_710_p2 : icmp_ln768_787_fu_716_p2);

assign select_ln777_5_fu_830_p3 = ((and_ln416_788_fu_802_p2[0:0] === 1'b1) ? icmp_ln879_5_fu_818_p2 : icmp_ln768_788_fu_824_p2);

assign select_ln777_6_fu_938_p3 = ((and_ln416_789_fu_910_p2[0:0] === 1'b1) ? icmp_ln879_6_fu_926_p2 : icmp_ln768_789_fu_932_p2);

assign select_ln777_7_fu_1046_p3 = ((and_ln416_790_fu_1018_p2[0:0] === 1'b1) ? icmp_ln879_7_fu_1034_p2 : icmp_ln768_790_fu_1040_p2);

assign select_ln777_8_fu_1154_p3 = ((and_ln416_791_fu_1126_p2[0:0] === 1'b1) ? icmp_ln879_8_fu_1142_p2 : icmp_ln768_791_fu_1148_p2);

assign select_ln777_9_fu_1262_p3 = ((and_ln416_792_fu_1234_p2[0:0] === 1'b1) ? icmp_ln879_9_fu_1250_p2 : icmp_ln768_792_fu_1256_p2);

assign select_ln777_fu_290_p3 = ((and_ln416_fu_262_p2[0:0] === 1'b1) ? icmp_ln879_fu_278_p2 : icmp_ln768_fu_284_p2);

assign tmp_10_fu_1348_p4 = {{data_10_V_read[13:11]}};

assign tmp_11_fu_1456_p4 = {{data_11_V_read[13:11]}};

assign tmp_12_fu_1564_p4 = {{data_12_V_read[13:11]}};

assign tmp_13_fu_1672_p4 = {{data_13_V_read[13:11]}};

assign tmp_14_fu_1780_p4 = {{data_14_V_read[13:11]}};

assign tmp_15_fu_1888_p4 = {{data_15_V_read[13:11]}};

assign tmp_16_fu_1996_p4 = {{data_16_V_read[13:11]}};

assign tmp_17_fu_2104_p4 = {{data_17_V_read[13:11]}};

assign tmp_18_fu_2212_p4 = {{data_18_V_read[13:11]}};

assign tmp_19_fu_2320_p4 = {{data_19_V_read[13:11]}};

assign tmp_1_fu_484_p4 = {{data_2_V_read[13:11]}};

assign tmp_2380_fu_222_p3 = data_0_V_read[32'd10];

assign tmp_2381_fu_230_p3 = data_0_V_read[32'd7];

assign tmp_2382_fu_248_p3 = add_ln415_fu_242_p2[32'd2];

assign tmp_2383_fu_330_p3 = data_1_V_read[32'd10];

assign tmp_2384_fu_338_p3 = data_1_V_read[32'd7];

assign tmp_2385_fu_356_p3 = add_ln415_784_fu_350_p2[32'd2];

assign tmp_2386_fu_438_p3 = data_2_V_read[32'd10];

assign tmp_2387_fu_446_p3 = data_2_V_read[32'd7];

assign tmp_2388_fu_464_p3 = add_ln415_785_fu_458_p2[32'd2];

assign tmp_2389_fu_546_p3 = data_3_V_read[32'd10];

assign tmp_2390_fu_554_p3 = data_3_V_read[32'd7];

assign tmp_2391_fu_572_p3 = add_ln415_786_fu_566_p2[32'd2];

assign tmp_2392_fu_654_p3 = data_4_V_read[32'd10];

assign tmp_2393_fu_662_p3 = data_4_V_read[32'd7];

assign tmp_2394_fu_680_p3 = add_ln415_787_fu_674_p2[32'd2];

assign tmp_2395_fu_762_p3 = data_5_V_read[32'd10];

assign tmp_2396_fu_770_p3 = data_5_V_read[32'd7];

assign tmp_2397_fu_788_p3 = add_ln415_788_fu_782_p2[32'd2];

assign tmp_2398_fu_870_p3 = data_6_V_read[32'd10];

assign tmp_2399_fu_878_p3 = data_6_V_read[32'd7];

assign tmp_2400_fu_896_p3 = add_ln415_789_fu_890_p2[32'd2];

assign tmp_2401_fu_978_p3 = data_7_V_read[32'd10];

assign tmp_2402_fu_986_p3 = data_7_V_read[32'd7];

assign tmp_2403_fu_1004_p3 = add_ln415_790_fu_998_p2[32'd2];

assign tmp_2404_fu_1086_p3 = data_8_V_read[32'd10];

assign tmp_2405_fu_1094_p3 = data_8_V_read[32'd7];

assign tmp_2406_fu_1112_p3 = add_ln415_791_fu_1106_p2[32'd2];

assign tmp_2407_fu_1194_p3 = data_9_V_read[32'd10];

assign tmp_2408_fu_1202_p3 = data_9_V_read[32'd7];

assign tmp_2409_fu_1220_p3 = add_ln415_792_fu_1214_p2[32'd2];

assign tmp_2410_fu_1302_p3 = data_10_V_read[32'd10];

assign tmp_2411_fu_1310_p3 = data_10_V_read[32'd7];

assign tmp_2412_fu_1328_p3 = add_ln415_793_fu_1322_p2[32'd2];

assign tmp_2413_fu_1410_p3 = data_11_V_read[32'd10];

assign tmp_2414_fu_1418_p3 = data_11_V_read[32'd7];

assign tmp_2415_fu_1436_p3 = add_ln415_794_fu_1430_p2[32'd2];

assign tmp_2416_fu_1518_p3 = data_12_V_read[32'd10];

assign tmp_2417_fu_1526_p3 = data_12_V_read[32'd7];

assign tmp_2418_fu_1544_p3 = add_ln415_795_fu_1538_p2[32'd2];

assign tmp_2419_fu_1626_p3 = data_13_V_read[32'd10];

assign tmp_2420_fu_1634_p3 = data_13_V_read[32'd7];

assign tmp_2421_fu_1652_p3 = add_ln415_796_fu_1646_p2[32'd2];

assign tmp_2422_fu_1734_p3 = data_14_V_read[32'd10];

assign tmp_2423_fu_1742_p3 = data_14_V_read[32'd7];

assign tmp_2424_fu_1760_p3 = add_ln415_797_fu_1754_p2[32'd2];

assign tmp_2425_fu_1842_p3 = data_15_V_read[32'd10];

assign tmp_2426_fu_1850_p3 = data_15_V_read[32'd7];

assign tmp_2427_fu_1868_p3 = add_ln415_798_fu_1862_p2[32'd2];

assign tmp_2428_fu_1950_p3 = data_16_V_read[32'd10];

assign tmp_2429_fu_1958_p3 = data_16_V_read[32'd7];

assign tmp_2430_fu_1976_p3 = add_ln415_799_fu_1970_p2[32'd2];

assign tmp_2431_fu_2058_p3 = data_17_V_read[32'd10];

assign tmp_2432_fu_2066_p3 = data_17_V_read[32'd7];

assign tmp_2433_fu_2084_p3 = add_ln415_800_fu_2078_p2[32'd2];

assign tmp_2434_fu_2166_p3 = data_18_V_read[32'd10];

assign tmp_2435_fu_2174_p3 = data_18_V_read[32'd7];

assign tmp_2436_fu_2192_p3 = add_ln415_801_fu_2186_p2[32'd2];

assign tmp_2437_fu_2274_p3 = data_19_V_read[32'd10];

assign tmp_2438_fu_2282_p3 = data_19_V_read[32'd7];

assign tmp_2439_fu_2300_p3 = add_ln415_802_fu_2294_p2[32'd2];

assign tmp_2_fu_592_p4 = {{data_3_V_read[13:11]}};

assign tmp_3_fu_700_p4 = {{data_4_V_read[13:11]}};

assign tmp_4_fu_808_p4 = {{data_5_V_read[13:11]}};

assign tmp_5_fu_916_p4 = {{data_6_V_read[13:11]}};

assign tmp_6_fu_1024_p4 = {{data_7_V_read[13:11]}};

assign tmp_7_fu_1132_p4 = {{data_8_V_read[13:11]}};

assign tmp_8_fu_1240_p4 = {{data_9_V_read[13:11]}};

assign tmp_9_fu_376_p4 = {{data_1_V_read[13:11]}};

assign tmp_s_fu_268_p4 = {{data_0_V_read[13:11]}};

assign trunc_ln708_783_fu_428_p4 = {{data_2_V_read[10:8]}};

assign trunc_ln708_784_fu_536_p4 = {{data_3_V_read[10:8]}};

assign trunc_ln708_785_fu_644_p4 = {{data_4_V_read[10:8]}};

assign trunc_ln708_786_fu_752_p4 = {{data_5_V_read[10:8]}};

assign trunc_ln708_787_fu_860_p4 = {{data_6_V_read[10:8]}};

assign trunc_ln708_788_fu_968_p4 = {{data_7_V_read[10:8]}};

assign trunc_ln708_789_fu_1076_p4 = {{data_8_V_read[10:8]}};

assign trunc_ln708_790_fu_1184_p4 = {{data_9_V_read[10:8]}};

assign trunc_ln708_791_fu_1292_p4 = {{data_10_V_read[10:8]}};

assign trunc_ln708_792_fu_1400_p4 = {{data_11_V_read[10:8]}};

assign trunc_ln708_793_fu_1508_p4 = {{data_12_V_read[10:8]}};

assign trunc_ln708_794_fu_1616_p4 = {{data_13_V_read[10:8]}};

assign trunc_ln708_795_fu_1724_p4 = {{data_14_V_read[10:8]}};

assign trunc_ln708_796_fu_1832_p4 = {{data_15_V_read[10:8]}};

assign trunc_ln708_797_fu_1940_p4 = {{data_16_V_read[10:8]}};

assign trunc_ln708_798_fu_2048_p4 = {{data_17_V_read[10:8]}};

assign trunc_ln708_799_fu_2156_p4 = {{data_18_V_read[10:8]}};

assign trunc_ln708_800_fu_2264_p4 = {{data_19_V_read[10:8]}};

assign trunc_ln708_s_fu_320_p4 = {{data_1_V_read[10:8]}};

assign trunc_ln_fu_212_p4 = {{data_0_V_read[10:8]}};

assign xor_ln416_784_fu_364_p2 = (tmp_2385_fu_356_p3 ^ 1'd1);

assign xor_ln416_785_fu_472_p2 = (tmp_2388_fu_464_p3 ^ 1'd1);

assign xor_ln416_786_fu_580_p2 = (tmp_2391_fu_572_p3 ^ 1'd1);

assign xor_ln416_787_fu_688_p2 = (tmp_2394_fu_680_p3 ^ 1'd1);

assign xor_ln416_788_fu_796_p2 = (tmp_2397_fu_788_p3 ^ 1'd1);

assign xor_ln416_789_fu_904_p2 = (tmp_2400_fu_896_p3 ^ 1'd1);

assign xor_ln416_790_fu_1012_p2 = (tmp_2403_fu_1004_p3 ^ 1'd1);

assign xor_ln416_791_fu_1120_p2 = (tmp_2406_fu_1112_p3 ^ 1'd1);

assign xor_ln416_792_fu_1228_p2 = (tmp_2409_fu_1220_p3 ^ 1'd1);

assign xor_ln416_793_fu_1336_p2 = (tmp_2412_fu_1328_p3 ^ 1'd1);

assign xor_ln416_794_fu_1444_p2 = (tmp_2415_fu_1436_p3 ^ 1'd1);

assign xor_ln416_795_fu_1552_p2 = (tmp_2418_fu_1544_p3 ^ 1'd1);

assign xor_ln416_796_fu_1660_p2 = (tmp_2421_fu_1652_p3 ^ 1'd1);

assign xor_ln416_797_fu_1768_p2 = (tmp_2424_fu_1760_p3 ^ 1'd1);

assign xor_ln416_798_fu_1876_p2 = (tmp_2427_fu_1868_p3 ^ 1'd1);

assign xor_ln416_799_fu_1984_p2 = (tmp_2430_fu_1976_p3 ^ 1'd1);

assign xor_ln416_800_fu_2092_p2 = (tmp_2433_fu_2084_p3 ^ 1'd1);

assign xor_ln416_801_fu_2200_p2 = (tmp_2436_fu_2192_p3 ^ 1'd1);

assign xor_ln416_802_fu_2308_p2 = (tmp_2439_fu_2300_p3 ^ 1'd1);

assign xor_ln416_fu_256_p2 = (tmp_2382_fu_248_p3 ^ 1'd1);

assign zext_ln415_784_fu_346_p1 = tmp_2384_fu_338_p3;

assign zext_ln415_785_fu_454_p1 = tmp_2387_fu_446_p3;

assign zext_ln415_786_fu_562_p1 = tmp_2390_fu_554_p3;

assign zext_ln415_787_fu_670_p1 = tmp_2393_fu_662_p3;

assign zext_ln415_788_fu_778_p1 = tmp_2396_fu_770_p3;

assign zext_ln415_789_fu_886_p1 = tmp_2399_fu_878_p3;

assign zext_ln415_790_fu_994_p1 = tmp_2402_fu_986_p3;

assign zext_ln415_791_fu_1102_p1 = tmp_2405_fu_1094_p3;

assign zext_ln415_792_fu_1210_p1 = tmp_2408_fu_1202_p3;

assign zext_ln415_793_fu_1318_p1 = tmp_2411_fu_1310_p3;

assign zext_ln415_794_fu_1426_p1 = tmp_2414_fu_1418_p3;

assign zext_ln415_795_fu_1534_p1 = tmp_2417_fu_1526_p3;

assign zext_ln415_796_fu_1642_p1 = tmp_2420_fu_1634_p3;

assign zext_ln415_797_fu_1750_p1 = tmp_2423_fu_1742_p3;

assign zext_ln415_798_fu_1858_p1 = tmp_2426_fu_1850_p3;

assign zext_ln415_799_fu_1966_p1 = tmp_2429_fu_1958_p3;

assign zext_ln415_800_fu_2074_p1 = tmp_2432_fu_2066_p3;

assign zext_ln415_801_fu_2182_p1 = tmp_2435_fu_2174_p3;

assign zext_ln415_802_fu_2290_p1 = tmp_2438_fu_2282_p3;

assign zext_ln415_fu_238_p1 = tmp_2381_fu_230_p3;

endmodule //relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s
