INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Intel_interview/rtl-model/Sin_aprox/Sin_aprox.srcs/sim_1/new/square_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near 'ck_t' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:6]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:6]
ERROR: [VRFC 10-4982] syntax error near 'rs_t' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:7]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:7]
ERROR: [VRFC 10-4982] syntax error near 'dv_t' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:8]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:8]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:15]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:16]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:17]
ERROR: [VRFC 10-4982] syntax error near 'x_t' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:19]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:19]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:22]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:23]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:24]
ERROR: [VRFC 10-4982] syntax error near 'signed' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:26]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'signed' used in incorrect context [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:26]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:26]
ERROR: [VRFC 10-4982] syntax error near 'x1_t' [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:34]
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [../../../../Sin_aprox.srcs/sources_1/imports/src/quadra.vh:34]
INFO: [#UNDEF] Sorry, too many errors..
