{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627684282051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627684282052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 31 08:31:21 2021 " "Processing started: Sat Jul 31 08:31:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627684282052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684282052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684282052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627684282503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627684282503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/serial_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/serial_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Found entity 1: serial_adder" {  } { { "../hdl/serial_adder.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/serial_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../hdl/shift_register.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/shift_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/shift_register_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/shift_register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_tb " "Found entity 1: shift_register_tb" {  } { { "../testbench/shift_register_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/testbench/shift_register_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/tld.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/tld.v" { { "Info" "ISGN_ENTITY_NAME" "1 tld " "Found entity 1: tld" {  } { { "../hdl/tld.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/tld.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/serial_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/serial_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_adder_tb " "Found entity 1: serial_adder_tb" {  } { { "../testbench/serial_adder_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/testbench/serial_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/tld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/testbench/tld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tld_tb " "Found entity 1: tld_tb" {  } { { "../testbench/tld_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/testbench/tld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../hdl/controller.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_3/project/serial_adder/hdl/input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_controller " "Found entity 1: input_controller" {  } { { "../hdl/input_controller.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/input_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627684290392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684290392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tld " "Elaborating entity \"tld\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627684290427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_adder serial_adder:adder " "Elaborating entity \"serial_adder\" for hierarchy \"serial_adder:adder\"" {  } { { "../hdl/tld.v" "adder" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/tld.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627684290436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register serial_adder:adder\|shift_register:sr_x " "Elaborating entity \"shift_register\" for hierarchy \"serial_adder:adder\|shift_register:sr_x\"" {  } { { "../hdl/serial_adder.v" "sr_x" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/serial_adder.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627684290438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl\"" {  } { { "../hdl/tld.v" "ctrl" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/tld.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627684290441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controller input_controller:input_ctrl " "Elaborating entity \"input_controller\" for hierarchy \"input_controller:input_ctrl\"" {  } { { "../hdl/tld.v" "input_ctrl" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/tld.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627684290442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_cur_selection input_controller.v(16) " "Verilog HDL or VHDL warning at input_controller.v(16): object \"r_cur_selection\" assigned a value but never read" {  } { { "../hdl/input_controller.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_3/project/serial_adder/hdl/input_controller.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627684290443 "|tld|input_controller:input_ctrl"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627684290801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627684290884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627684291400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627684291400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627684291427 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627684291427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627684291427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627684291427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627684291443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 31 08:31:31 2021 " "Processing ended: Sat Jul 31 08:31:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627684291443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627684291443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627684291443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627684291443 ""}
