#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct  6 15:34:21 2020
# Process ID: 372305
# Current directory: /home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.runs/synth_1
# Command line: vivado -log led_blink_hdl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_blink_hdl.tcl
# Log file: /home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.runs/synth_1/led_blink_hdl.vds
# Journal file: /home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source led_blink_hdl.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2081.223 ; gain = 0.023 ; free physical = 303 ; free virtual = 3178
Command: synth_design -top led_blink_hdl -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 373167
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2089.160 ; gain = 7.805 ; free physical = 119 ; free virtual = 2400
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_blink_hdl' [/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.srcs/sources_1/new/led_blink_hdl.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'led_blink_hdl' (1#1) [/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.srcs/sources_1/new/led_blink_hdl.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2128.098 ; gain = 46.742 ; free physical = 754 ; free virtual = 3081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2142.941 ; gain = 61.586 ; free physical = 745 ; free virtual = 3075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2142.941 ; gain = 61.586 ; free physical = 745 ; free virtual = 3075
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2142.941 ; gain = 0.000 ; free physical = 731 ; free virtual = 3064
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-Master.xdc]
Finished Parsing XDC File [/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_blink_hdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_blink_hdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.645 ; gain = 0.000 ; free physical = 574 ; free virtual = 2953
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.645 ; gain = 0.000 ; free physical = 575 ; free virtual = 2954
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 836 ; free virtual = 3279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 836 ; free virtual = 3279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 835 ; free virtual = 3279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 831 ; free virtual = 3279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 783 ; free virtual = 3256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 631 ; free virtual = 3179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 638 ; free virtual = 3187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 639 ; free virtual = 3189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 548 ; free virtual = 3192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 548 ; free virtual = 3191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 549 ; free virtual = 3193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 549 ; free virtual = 3193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 549 ; free virtual = 3193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 549 ; free virtual = 3193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT6   |     6|
|6     |FDRE   |    24|
|7     |FDSE   |     1|
|8     |IBUF   |     1|
|9     |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.645 ; gain = 169.289 ; free physical = 549 ; free virtual = 3193
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 2250.645 ; gain = 61.586 ; free physical = 598 ; free virtual = 3245
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2250.652 ; gain = 169.289 ; free physical = 598 ; free virtual = 3245
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.652 ; gain = 0.000 ; free physical = 583 ; free virtual = 3240
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.582 ; gain = 0.000 ; free physical = 604 ; free virtual = 3273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 2257.582 ; gain = 176.359 ; free physical = 737 ; free virtual = 3408
INFO: [Common 17-1381] The checkpoint '/home/guillaume/Documents/git/EVEEX-FPGA/get_started/get_started.runs/synth_1/led_blink_hdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_blink_hdl_utilization_synth.rpt -pb led_blink_hdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 15:36:46 2020...
