// Seed: 2057925246
module module_0 (
    input supply0 id_0
    , id_18,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    output uwire id_15,
    output tri id_16
);
  wire id_19;
  assign id_16 = id_3;
  always @(id_0 or negedge 1) id_9 = ~module_0;
  assign id_18 = id_18;
  assign id_10 = 1;
  wire id_20;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    output wand id_4
);
  id_6(
      .id_0(1),
      .id_1({1'd0 + id_0 + 1 - id_0, 1}),
      .id_2(1),
      .id_3(id_0),
      .id_4(1'b0),
      .id_5(id_4++),
      .id_6(id_7),
      .id_7(1),
      .id_8(((1)))
  );
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_4,
      id_4
  );
endmodule
