
---------- Begin Simulation Statistics ----------
simSeconds                                   0.065845                       # Number of seconds simulated (Second)
simTicks                                  65845084998                       # Number of ticks simulated (Tick)
finalTick                                 65845084998                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1407.55                       # Real time elapsed on the host (Second)
hostTickRate                                 46779946                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     784852                       # Number of bytes of host memory used (Byte)
simInsts                                    430066556                       # Number of instructions simulated (Count)
simOps                                      647121143                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   305543                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     459750                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       178395120                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      390142931                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   12117                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     383637801                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 62080                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            19905354                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         36414124                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               4908                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          178087407                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.154211                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.533906                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 83597808     46.94%     46.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 12286560      6.90%     53.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 13082004      7.35%     61.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 16628496      9.34%     70.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 13246468      7.44%     77.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 14214869      7.98%     85.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 10708414      6.01%     91.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  7591260      4.26%     96.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  6731528      3.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            178087407                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1448743     73.14%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     73.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                  6698      0.34%     73.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     73.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   148      0.01%     73.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                 1084      0.05%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd               36      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                2      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     73.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult          262588     13.26%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     86.79% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                125397      6.33%     93.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                52890      2.67%     95.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            65907      3.33%     99.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           17383      0.88%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       505892      0.13%      0.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    183160487     47.74%     47.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       442159      0.12%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       138109      0.04%     48.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     34335032      8.95%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          378      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       228993      0.06%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        51092      0.01%     57.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       160619      0.04%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          186      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     41999534     10.95%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            2      0.00%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       113423      0.03%     68.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv        58287      0.02%     68.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     41509668     10.82%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt         1968      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     22484577      5.86%     84.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      9025624      2.35%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     36631658      9.55%     96.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     12790113      3.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     383637801                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.150495                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1980876                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.005163                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               533904262                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              201481936                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      175659078                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                413501703                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               208586556                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       206291897                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  178185375                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   206927410                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        382780644                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     58894100                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   857157                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          80671687                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      19962932                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    21777587                       # Number of stores executed (Count)
system.cpu0.numRate                          2.145690                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1758                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         307713                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     6044895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  240582047                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    370249688                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.741515                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.741515                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.348591                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.348591                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 290948464                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                127987048                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  341852299                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 193506905                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   97642543                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  82020263                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                126330869                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads      60507412                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     22686135                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     14301038                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     12034107                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               22540717                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         21338557                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           352465                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            16030735                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               16021006                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999393                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 368822                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                24                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          13162                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              9241                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3921                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          396                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       19793609                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           7209                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           346869                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    175388530                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.111026                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.064726                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      103009913     58.73%     58.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        9125449      5.20%     63.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10462125      5.97%     69.90% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        7177916      4.09%     73.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2409398      1.37%     75.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        7975815      4.55%     79.91% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        5474827      3.12%     83.04% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        1724084      0.98%     84.02% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       28029003     15.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    175388530                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           240582047                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             370249688                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   77979841                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     56787640                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       4804                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  19027163                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 205554048                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  213235655                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               336873                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       378204      0.10%      0.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    173228736     46.79%     46.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       434723      0.12%     47.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       137296      0.04%     47.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     34066384      9.20%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          374      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       212882      0.06%     56.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     56.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        50184      0.01%     56.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       158246      0.04%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          186      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     56.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     41985753     11.34%     67.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            2      0.00%     67.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       110170      0.03%     67.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv        56109      0.02%     67.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     41448642     11.19%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt         1956      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     20491323      5.53%     84.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      8579714      2.32%     86.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     36296317      9.80%     96.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     12612487      3.41%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    370249688                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     28029003                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     74934466                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         74934466                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     74965842                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        74965842                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3036381                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3036381                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3037465                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3037465                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  99310558046                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  99310558046                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  99310558046                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  99310558046                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     77970847                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     77970847                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     78003307                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     78003307                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.038943                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.038943                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.038940                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.038940                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 32706.882979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 32706.882979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 32695.210660                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 32695.210660                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       161795                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          401                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        12457                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     12.988280                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    80.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks      1569595                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          1569595                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1307154                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1307154                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1307154                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1307154                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1729227                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1729227                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1730306                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1730306                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  46843488631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  46843488631                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  46852735645                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  46852735645                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.022178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.022178                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.022182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.022182                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 27089.265106                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 27089.265106                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 27077.716684                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 27077.716684                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1726318                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data         2285                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total         2285                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data          117                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total          117                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      3147312                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      3147312                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data         2402                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total         2402                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.048709                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.048709                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 26900.102564                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 26900.102564                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data          117                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total          117                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data     13647396                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total     13647396                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.048709                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.048709                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 116644.410256                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 116644.410256                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data         2402                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total         2402                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data         2402                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total         2402                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     54062360                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       54062360                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2720464                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2720464                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  76890849924                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  76890849924                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     56782824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     56782824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.047910                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.047910                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 28263.873341                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 28263.873341                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1307104                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1307104                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1413360                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1413360                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  24649737588                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  24649737588                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.024891                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.024891                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 17440.523001                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 17440.523001                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data        31376                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        31376                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data         1084                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total         1084                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data        32460                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        32460                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.033395                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.033395                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data         1079                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total         1079                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data      9247014                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total      9247014                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.033241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.033241                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data  8569.985171                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total  8569.985171                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     20872106                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      20872106                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       315917                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       315917                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  22419708122                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  22419708122                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     21188023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     21188023                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.014910                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.014910                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 70967.083512                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 70967.083512                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           50                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           50                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       315867                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       315867                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  22193751043                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  22193751043                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.014908                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.014908                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 70262.962079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 70262.962079                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.783906                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            76702995                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1727679                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             44.396555                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             190995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.783906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           28                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          877                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         625792567                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        625792567                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                21522210                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            100931571                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 44856518                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             10413098                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                364010                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            15568952                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 5861                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             395119558                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                22513                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          21872585                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     258636289                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   22540717                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          16399069                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    155843388                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 739612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 222                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1340                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 21673274                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                55714                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         178087407                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.253823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.329619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               116707420     65.53%     65.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1619825      0.91%     66.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2866349      1.61%     68.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2885888      1.62%     69.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 4035688      2.27%     71.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2434609      1.37%     73.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                10407779      5.84%     79.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2434011      1.37%     80.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                34695838     19.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           178087407                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.126353                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.449795                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     21669864                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         21669864                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     21669864                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        21669864                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3410                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3410                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3410                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3410                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    282110682                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    282110682                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    282110682                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    282110682                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     21673274                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     21673274                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     21673274                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     21673274                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000157                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000157                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000157                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000157                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 82730.405279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 82730.405279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 82730.405279                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 82730.405279                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1879                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    125.266667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2064                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2064                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          834                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          834                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          834                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          834                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2576                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2576                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2576                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    221243967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    221243967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    221243967                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    221243967                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 85886.633152                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 85886.633152                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 85886.633152                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 85886.633152                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2064                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     21669864                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       21669864                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3410                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3410                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    282110682                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    282110682                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     21673274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     21673274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000157                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 82730.405279                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 82730.405279                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          834                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          834                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2576                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2576                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    221243967                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    221243967                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000119                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000119                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 85886.633152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 85886.633152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.395348                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            21672440                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2576                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           8413.214286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              94248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.395348                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.998819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          256                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           96                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses         173388768                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses        173388768                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   364010                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3478472                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                10265415                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             390155048                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               77984                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                60507412                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               22686135                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 4097                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    44433                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                10204886                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          8182                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        238202                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       155893                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              394095                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               382286280                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              381950975                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                279122771                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                466619764                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.141039                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.598180                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5712                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.demandHits::cpu0.inst              258                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::cpu0.data          1290699                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::total              1290957                       # number of demand (read+write) hits (Count)
system.cpu0.l2.overallHits::cpu0.inst             258                       # number of overall hits (Count)
system.cpu0.l2.overallHits::cpu0.data         1290699                       # number of overall hits (Count)
system.cpu0.l2.overallHits::total             1290957                       # number of overall hits (Count)
system.cpu0.l2.demandMisses::cpu0.inst           2317                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::cpu0.data         436978                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::total             439295                       # number of demand (read+write) misses (Count)
system.cpu0.l2.overallMisses::cpu0.inst          2317                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::cpu0.data        436978                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::total            439295                       # number of overall misses (Count)
system.cpu0.l2.demandMissLatency::cpu0.inst    216464451                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::cpu0.data  35264543538                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::total   35481007989                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.inst    216464451                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.data  35264543538                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::total  35481007989                       # number of overall miss ticks (Tick)
system.cpu0.l2.demandAccesses::cpu0.inst         2575                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::cpu0.data      1727677                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::total          1730252                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.inst         2575                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.data      1727677                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::total         1730252                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.demandMissRate::cpu0.inst     0.899806                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::cpu0.data     0.252928                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::total         0.253891                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.inst     0.899806                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.data     0.252928                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::total        0.253891                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.demandAvgMissLatency::cpu0.inst 93424.450151                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::cpu0.data 80700.958716                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::total 80768.066991                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.inst 93424.450151                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.data 80700.958716                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::total 80768.066991                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu0.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.writebacks::writebacks          311502                       # number of writebacks (Count)
system.cpu0.l2.writebacks::total               311502                       # number of writebacks (Count)
system.cpu0.l2.demandMshrMisses::cpu0.inst         2317                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::cpu0.data       436978                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::total         439295                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.inst         2317                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.data       436978                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::total        439295                       # number of overall MSHR misses (Count)
system.cpu0.l2.demandMshrMissLatency::cpu0.inst    199921071                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::cpu0.data  32144506338                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::total  32344427409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.inst    199921071                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.data  32144506338                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::total  32344427409                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissRate::cpu0.inst     0.899806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::cpu0.data     0.252928                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::total     0.253891                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.inst     0.899806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.data     0.252928                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::total     0.253891                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.inst 86284.450151                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.data 73560.926037                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::total 73628.034485                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.inst 86284.450151                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.data 73560.926037                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::total 73628.034485                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.replacements                    406900                       # number of replacements (Count)
system.cpu0.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2.ReadCleanReq.hits::cpu0.inst          258                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.hits::total           258                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.misses::cpu0.inst         2317                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.misses::total         2317                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.missLatency::cpu0.inst    216464451                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.missLatency::total    216464451                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.accesses::cpu0.inst         2575                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.accesses::total         2575                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.missRate::cpu0.inst     0.899806                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.missRate::total     0.899806                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMissLatency::cpu0.inst 93424.450151                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMissLatency::total 93424.450151                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.mshrMisses::cpu0.inst         2317                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMisses::total         2317                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    199921071                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::total    199921071                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.899806                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.mshrMissRate::total     0.899806                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 86284.450151                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::total 86284.450151                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.hits::cpu0.data        68264                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.hits::total            68264                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.misses::cpu0.data       244976                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.misses::total         244976                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.missLatency::cpu0.data  21316055166                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.missLatency::total  21316055166                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.accesses::cpu0.data       313240                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.accesses::total       313240                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.missRate::cpu0.data     0.782071                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.missRate::total     0.782071                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMissLatency::cpu0.data 87012.830506                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMissLatency::total 87012.830506                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.mshrMisses::cpu0.data       244976                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMisses::total       244976                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMissLatency::cpu0.data  19566912246                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissLatency::total  19566912246                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissRate::cpu0.data     0.782071                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.mshrMissRate::total     0.782071                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMshrMissLatency::cpu0.data 79872.772214                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMshrMissLatency::total 79872.772214                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.hits::cpu0.data      1222435                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.hits::total      1222435                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.misses::cpu0.data       192002                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.misses::total       192002                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.missLatency::cpu0.data  13948488372                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.missLatency::total  13948488372                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.accesses::cpu0.data      1414437                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.accesses::total      1414437                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.missRate::cpu0.data     0.135744                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.missRate::total     0.135744                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMissLatency::cpu0.data 72647.620191                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMissLatency::total 72647.620191                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.mshrMisses::cpu0.data       192002                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMisses::total       192002                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::cpu0.data  12577594092                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::total  12577594092                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.135744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.mshrMissRate::total     0.135744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 65507.620191                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::total 65507.620191                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.hits::cpu0.data         2379                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.hits::total            2379                       # number of UpgradeReq hits (Count)
system.cpu0.l2.UpgradeReq.misses::cpu0.data          368                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.misses::total           368                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.missLatency::cpu0.data      9973152                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.missLatency::total      9973152                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.accesses::cpu0.data         2747                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.accesses::total         2747                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.missRate::cpu0.data     0.133964                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.missRate::total     0.133964                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMissLatency::cpu0.data 27100.956522                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMissLatency::total 27100.956522                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.mshrMisses::cpu0.data          368                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMisses::total          368                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMissLatency::cpu0.data      7359912                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissLatency::total      7359912                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissRate::cpu0.data     0.133964                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.mshrMissRate::total     0.133964                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 19999.760870                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::total 19999.760870                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.WritebackClean.hits::writebacks         2063                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.hits::total         2063                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.accesses::writebacks         2063                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackClean.accesses::total         2063                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.hits::writebacks      1569595                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.hits::total      1569595                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.accesses::writebacks      1569595                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.accesses::total      1569595                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.tags.tagsInUse            31196.850611                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2.tags.totalRefs                 3461374                       # Total number of references to valid blocks. (Count)
system.cpu0.l2.tags.sampledRefs                440260                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2.tags.avgRefs                  7.862113                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2.tags.warmupTick                  86751                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2.tags.occupancies::writebacks    61.239895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.inst   197.502667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.data 30938.108049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.avgOccs::writebacks      0.001869                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.inst       0.006027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.data       0.944156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::total           0.952052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.occupanciesTaskId::1024        32761                       # Occupied blocks per task id (Count)
system.cpu0.l2.tags.ageTaskId_1024::0             142                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::1            1076                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::2            1266                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::3           19552                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::4           10725                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ratioOccsTaskId::1024     0.999786                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2.tags.tagAccesses              55822244                       # Number of tag accesses (Count)
system.cpu0.l2.tags.dataAccesses             55822244                       # Number of data accesses (Count)
system.cpu0.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2034888                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                3719772                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                3144                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               8182                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               1493934                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  72                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 10321                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          56784682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             6.715213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           29.190338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              54314466     95.65%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              217947      0.38%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1425567      2.51%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               30663      0.05%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               29101      0.05%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               36601      0.06%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               85661      0.15%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               15091      0.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                6126      0.01%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                9095      0.02%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             11388      0.02%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             12000      0.02%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             13885      0.02%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             16534      0.03%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             13163      0.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              7454      0.01%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             13784      0.02%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5721      0.01%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              7192      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              6440      0.01%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             12030      0.02%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             44369      0.08%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            234308      0.41%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            110459      0.19%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              5122      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              5930      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             14419      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              3050      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              4691      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              3955      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           68470      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            56784682                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               58853867                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21781744                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    17103                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    54388                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               21673506                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      388                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             60                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 71934607.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 121570432.151854                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        23205                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    584067708                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           30                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  63687046773                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2158038225                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                364010                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                25015980                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               22876051                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1148                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 51308422                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             78521796                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             393228360                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents             10636398                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               5424235                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents              29465635                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              37536065                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          565149504                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1144032528                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               307081993                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                343520089                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            525739504                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                39409991                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 14                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 49468873                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       537278024                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      782797085                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               240582047                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 370249688                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.tol2bus.transDist::ReadResp       1418261                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackDirty      1881100                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackClean         2064                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::CleanEvict       285976                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeReq         3247                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeResp         2858                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExReq       313339                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExResp       313334                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadCleanReq         2576                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadSharedReq      1425697                       # Transaction distribution (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port         7215                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port      5188619                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount::total           5195834                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port       296896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port    211111296                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize::total          211408192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.snoops                     454071                       # Total snoops (Count)
system.cpu0.tol2bus.snoopTraffic             20022144                       # Total snoop traffic (Byte)
system.cpu0.tol2bus.snoopFanout::samples      2185617                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::mean        0.002203                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::stdev       0.046890                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::0            2180801     99.78%     99.78% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::1               4816      0.22%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::total        2185617                       # Request fanout histogram (Count)
system.cpu0.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.tol2bus.reqLayer0.occupancy    2357878256                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer0.occupancy      2761032                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer1.occupancy   1851324174                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoopLayer0.occupancy      1475837                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoop_filter.totRequests      3461382                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleRequests      1731134                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.totSnoops         4809                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleSnoops         4809                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  184                       # Number of system calls (Count)
system.cpu1.numCycles                        89582014                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      278918682                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    8207                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     278227409                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  3615                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             2055434                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          3294330                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved               2777                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           89536067                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.107434                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.589516                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 23129766     25.83%     25.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  7821960      8.74%     34.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  8702553      9.72%     44.29% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 11888109     13.28%     57.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  8773003      9.80%     67.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 10468532     11.69%     79.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  7429583      8.30%     87.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  5256642      5.87%     93.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  6065919      6.77%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             89536067                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 677160     64.14%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd               24      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                2      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     64.14% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult          297874     28.22%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     92.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 24455      2.32%     94.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                15722      1.49%     96.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            39470      3.74%     99.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite            1021      0.10%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        80417      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    101270269     36.40%     36.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        36645      0.01%     36.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         5912      0.00%     36.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     35465188     12.75%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          378      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu         3815      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           68      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          166      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          188      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     44471129     15.98%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt         3810      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv         7361      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     44137871     15.86%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt         2009      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2164256      0.78%     81.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1354119      0.49%     82.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     37555827     13.50%     95.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     11667981      4.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     278227409                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.105840                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1055728                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003794                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               218167714                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               65191588                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       63812163                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                428882514                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               215796399                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       214010808                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   64592377                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   214610343                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        277978216                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     39662651                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   249193                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          52679739                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       6993045                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    13017088                       # Number of stores executed (Count)
system.cpu1.numRate                          3.103058                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            420                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          45947                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    94773158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  189484509                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    276871455                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.472767                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.472767                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.115207                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.115207                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 152437332                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 48521988                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  359385326                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 202367992                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   34567458                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  43658521                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 66837683                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      39800759                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     13076483                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     10802032                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      8965076                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7138156                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          6985286                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            91550                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             6836472                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                6834939                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999776                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  47203                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            124                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             124                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           10                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        2052341                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           5430                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            88275                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     89240556                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.102529                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.384184                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       40004864     44.83%     44.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        3192883      3.58%     48.41% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        8469698      9.49%     57.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1507818      1.69%     59.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1475292      1.65%     61.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        6535060      7.32%     68.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        4956079      5.55%     74.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         888116      1.00%     75.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       22210746     24.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     89240556                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           189484509                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             276871455                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   52395248                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     39420602                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                       3620                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   6956642                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 213601877                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  112160394                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                39965                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        76834      0.03%      0.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    100578741     36.33%     36.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        36304      0.01%     36.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         5166      0.00%     36.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     35218990     12.72%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          374      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu         3608      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           64      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          166      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          186      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     49.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     44461529     16.06%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt         3792      0.00%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv         7305      0.00%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     44081153     15.92%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt         1995      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2068054      0.75%     81.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      1323238      0.48%     82.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     37352548     13.49%     95.79% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     11651408      4.21%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    276871455                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     22210746                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     50706005                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         50706005                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     50706005                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        50706005                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      1650284                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1650284                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      1650284                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1650284                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  22221028667                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  22221028667                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  22221028667                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  22221028667                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     52356289                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     52356289                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     52356289                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     52356289                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.031520                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.031520                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.031520                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.031520                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 13464.972494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 13464.972494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 13464.972494                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 13464.972494                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       150118                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        13943                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     10.766550                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks      1283812                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total          1283812                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       318936                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       318936                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       318936                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       318936                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1331348                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1331348                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1331348                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1331348                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  17744460011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  17744460011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  17744460011                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  17744460011                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.025429                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.025429                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.025429                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.025429                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 13328.190684                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 13328.190684                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 13328.190684                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 13328.190684                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1327041                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data         1622                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total         1622                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data          188                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total          188                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      5200419                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      5200419                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data         1810                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total         1810                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.103867                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.103867                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 27661.803191                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 27661.803191                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data          188                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total          188                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data     15705144                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total     15705144                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.103867                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.103867                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data        83538                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total        83538                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data         1810                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total         1810                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data         1810                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total         1810                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     37781706                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       37781706                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      1601747                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1601747                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  19644169545                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  19644169545                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     39383453                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     39383453                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.040671                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.040671                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 12264.214976                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 12264.214976                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       318924                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       318924                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data      1282823                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      1282823                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  15202311642                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  15202311642                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.032573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.032573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 11850.669689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 11850.669689                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     12924299                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      12924299                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        48537                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        48537                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2576859122                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2576859122                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     12972836                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     12972836                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.003741                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.003741                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 53090.613800                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 53090.613800                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        48525                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        48525                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2542148369                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2542148369                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.003741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.003741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 52388.425945                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 52388.425945                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          498.180469                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            52043720                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1328311                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             39.180373                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        33754602399                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   498.180469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.486504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.486504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1016                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          974                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         420207583                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        420207583                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                15539756                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             34931051                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 33100846                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              5870715                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 93699                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             6775353                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 3433                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             280057691                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                12949                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          17276066                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     192373861                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7138156                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6882142                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     72161938                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 194210                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          823                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 17220253                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                19069                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          89536067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.142819                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.602008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                47865848     53.46%     53.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  822302      0.92%     54.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1159619      1.30%     55.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1860454      2.08%     57.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2397386      2.68%     60.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1158705      1.29%     61.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 8200172      9.16%     70.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  484043      0.54%     71.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                25587538     28.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            89536067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.079683                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       2.147461                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     17219510                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         17219510                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     17219510                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        17219510                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          743                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            743                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          743                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           743                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     47002263                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     47002263                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     47002263                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     47002263                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     17220253                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     17220253                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     17220253                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     17220253                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 63260.111709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 63260.111709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 63260.111709                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 63260.111709                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          479                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           479                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          105                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              105                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          147                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          147                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          147                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          147                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          596                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          596                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          596                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          596                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     38414271                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     38414271                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     38414271                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     38414271                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 64453.474832                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 64453.474832                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 64453.474832                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 64453.474832                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   105                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     17219510                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       17219510                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          743                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          743                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     47002263                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     47002263                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     17220253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     17220253                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 63260.111709                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 63260.111709                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          147                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          147                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          596                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          596                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     38414271                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     38414271                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 64453.474832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 64453.474832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          156.036945                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            17220106                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               596                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          28892.795302                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        33754575624                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   156.036945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.304760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.304760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          491                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          202                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          211                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.958984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         137762620                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        137762620                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    93699                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    472570                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 3386469                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             278926889                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               77340                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                39800759                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               13076483                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 2787                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    20006                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 3360253                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents          5745                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         81331                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         8500                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               89831                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               277862743                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              277822971                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                200341916                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                352503641                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.101325                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.568340                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5712                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.demandHits::cpu1.inst                7                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::cpu1.data          1234480                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::total              1234487                       # number of demand (read+write) hits (Count)
system.cpu1.l2.overallHits::cpu1.inst               7                       # number of overall hits (Count)
system.cpu1.l2.overallHits::cpu1.data         1234480                       # number of overall hits (Count)
system.cpu1.l2.overallHits::total             1234487                       # number of overall hits (Count)
system.cpu1.l2.demandMisses::cpu1.inst            589                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::cpu1.data          93827                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::total              94416                       # number of demand (read+write) misses (Count)
system.cpu1.l2.overallMisses::cpu1.inst           589                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::cpu1.data         93827                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::total             94416                       # number of overall misses (Count)
system.cpu1.l2.demandMissLatency::cpu1.inst     37715622                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::cpu1.data   7007614403                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::total    7045330025                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.inst     37715622                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.data   7007614403                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::total   7045330025                       # number of overall miss ticks (Tick)
system.cpu1.l2.demandAccesses::cpu1.inst          596                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::cpu1.data      1328307                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::total          1328903                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.inst          596                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.data      1328307                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::total         1328903                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.demandMissRate::cpu1.inst     0.988255                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::cpu1.data     0.070637                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::total         0.071048                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.inst     0.988255                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.data     0.070637                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::total        0.071048                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.demandAvgMissLatency::cpu1.inst 64033.314092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::cpu1.data 74686.544417                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::total 74620.085844                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.inst 64033.314092                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.data 74686.544417                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::total 74620.085844                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu1.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.writebacks::writebacks           57469                       # number of writebacks (Count)
system.cpu1.l2.writebacks::total                57469                       # number of writebacks (Count)
system.cpu1.l2.demandMshrMisses::cpu1.inst          589                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::cpu1.data        93827                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::total          94416                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.inst          589                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.data        93827                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::total         94416                       # number of overall MSHR misses (Count)
system.cpu1.l2.demandMshrMissLatency::cpu1.inst     33510162                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::cpu1.data   6337661063                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::total   6371171225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.inst     33510162                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.data   6337661063                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::total   6371171225                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissRate::cpu1.inst     0.988255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::cpu1.data     0.070637                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::total     0.071048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.inst     0.988255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.data     0.070637                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::total     0.071048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.inst 56893.314092                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.data 67546.240027                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::total 67479.783352                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.inst 56893.314092                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.data 67546.240027                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::total 67479.783352                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.replacements                     61333                       # number of replacements (Count)
system.cpu1.l2.ReadCleanReq.hits::cpu1.inst            7                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.hits::total             7                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.misses::cpu1.inst          589                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.misses::total          589                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.missLatency::cpu1.inst     37715622                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.missLatency::total     37715622                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.accesses::cpu1.inst          596                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.accesses::total          596                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.missRate::cpu1.inst     0.988255                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.missRate::total     0.988255                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMissLatency::cpu1.inst 64033.314092                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMissLatency::total 64033.314092                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.mshrMisses::cpu1.inst          589                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMisses::total          589                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     33510162                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::total     33510162                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.988255                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.mshrMissRate::total     0.988255                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 56893.314092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::total 56893.314092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.hits::cpu1.data        17756                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.hits::total            17756                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.misses::cpu1.data        27728                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.misses::total          27728                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.missLatency::cpu1.data   2327444363                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.missLatency::total   2327444363                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.accesses::cpu1.data        45484                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.accesses::total        45484                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.missRate::cpu1.data     0.609621                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.missRate::total     0.609621                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMissLatency::cpu1.data 83938.414707                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMissLatency::total 83938.414707                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.mshrMisses::cpu1.data        27728                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMisses::total        27728                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMissLatency::cpu1.data   2129437883                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissLatency::total   2129437883                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissRate::cpu1.data     0.609621                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.mshrMissRate::total     0.609621                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMshrMissLatency::cpu1.data 76797.384701                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMshrMissLatency::total 76797.384701                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.hits::cpu1.data      1216724                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.hits::total      1216724                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.misses::cpu1.data        66099                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.misses::total        66099                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.missLatency::cpu1.data   4680170040                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.missLatency::total   4680170040                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.accesses::cpu1.data      1282823                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.accesses::total      1282823                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.missRate::cpu1.data     0.051526                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.missRate::total     0.051526                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMissLatency::cpu1.data 70805.459084                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMissLatency::total 70805.459084                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.mshrMisses::cpu1.data        66099                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMisses::total        66099                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::cpu1.data   4208223180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::total   4208223180                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.051526                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.mshrMissRate::total     0.051526                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 63665.459084                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::total 63665.459084                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.hits::cpu1.data         2739                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.hits::total            2739                       # number of UpgradeReq hits (Count)
system.cpu1.l2.UpgradeReq.misses::cpu1.data          491                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.misses::total           491                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.missLatency::cpu1.data     13199361                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.missLatency::total     13199361                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.accesses::cpu1.data         3230                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.accesses::total         3230                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.missRate::cpu1.data     0.152012                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.missRate::total     0.152012                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMissLatency::cpu1.data 26882.608961                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMissLatency::total 26882.608961                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.mshrMisses::cpu1.data          491                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMisses::total          491                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMissLatency::cpu1.data      9722181                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissLatency::total      9722181                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissRate::cpu1.data     0.152012                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.mshrMissRate::total     0.152012                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 19800.775967                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::total 19800.775967                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.WritebackClean.hits::writebacks          105                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.hits::total          105                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.accesses::writebacks          105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackClean.accesses::total          105                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.hits::writebacks      1283812                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.hits::total      1283812                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.accesses::writebacks      1283812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.accesses::total      1283812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.tags.tagsInUse            14833.644471                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2.tags.totalRefs                 2659282                       # Total number of references to valid blocks. (Count)
system.cpu1.l2.tags.sampledRefs                 94510                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2.tags.avgRefs                 28.137573                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2.tags.warmupTick            33754568127                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2.tags.occupancies::writebacks     2.408735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.inst    47.877160                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.data 14783.358576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.avgOccs::writebacks      0.000074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.inst       0.001461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.data       0.451152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::total           0.452687                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.occupanciesTaskId::1024        32750                       # Occupied blocks per task id (Count)
system.cpu1.l2.tags.ageTaskId_1024::1             132                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::2            1872                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::3           22766                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::4            7980                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ratioOccsTaskId::1024     0.999451                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2.tags.tagAccesses              42642958                       # Number of tag accesses (Count)
system.cpu1.l2.tags.dataAccesses             42642958                       # Number of data accesses (Count)
system.cpu1.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     219987                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 380157                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 227                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation               5745                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                101837                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 11700                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          39420602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             4.515082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           11.947502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              37847190     96.01%     96.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              119932      0.30%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1325954      3.36%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               15045      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5294      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               10946      0.03%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               23019      0.06%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                7790      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                2576      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1552      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               103      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               110      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                51      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               850      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               522      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                24      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                83      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               150      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               101      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               195      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1389      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              2555      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             40743      0.10%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              3229      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               838      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               489      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              3241      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               626      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               422      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               304      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            5279      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            39420602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               39605952                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               13017088                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    18358                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     9514                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               17220389                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      189                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             10                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 15895210.800000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 35356400.586032                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        40698                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value     79142616                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  65765608944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED     79476054                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 93699                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                17862491                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               12697744                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           470                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 36352707                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             22528956                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             279633963                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents             10975790                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1770380                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              11013163                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               4244962                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          369795736                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  746270224                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               153866196                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                360958304                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            365404564                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 4391172                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 32155030                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       345949095                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      558143578                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               189484509                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 276871455                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.tol2bus.transDist::ReadResp       1286282                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackDirty      1341281                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackClean          105                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::CleanEvict        73352                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeReq         3595                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeResp         3386                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExReq        45546                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExResp        45545                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadCleanReq          596                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadSharedReq      1292598                       # Transaction distribution (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port         1297                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port      3993195                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount::total           3994492                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port        44864                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port    167362752                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize::total          167407616                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.snoops                     100874                       # Total snoops (Count)
system.cpu1.tol2bus.snoopTraffic              3864896                       # Total snoop traffic (Byte)
system.cpu1.tol2bus.snoopFanout::samples      1429927                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::mean        0.002944                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::stdev       0.054174                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::0            1425718     99.71%     99.71% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::1               4209      0.29%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::total        1429927                       # Request fanout histogram (Count)
system.cpu1.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.tol2bus.reqLayer0.occupancy    1866079697                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer0.occupancy       639384                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer1.occupancy   1423772763                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoopLayer0.occupancy      3184440                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoop_filter.totRequests      2659279                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleRequests      1330378                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.totSnoops         4208                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleSnoops         4208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    22                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 54180                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   318                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 12922                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     67442                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   22                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                54180                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  318                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                12922                       # number of overall hits (Count)
system.l3.overallHits::total                    67442                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2295                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              373207                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 271                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               71627                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  447400                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2295                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             373207                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                271                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              71627                       # number of overall misses (Count)
system.l3.overallMisses::total                 447400                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      181381347                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    28228405905                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       23993613                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     5419270710                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        33853051575                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     181381347                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   28228405905                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      23993613                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    5419270710                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       33853051575                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              2317                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            427387                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               589                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             84549                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                514842                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             2317                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           427387                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              589                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            84549                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               514842                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.990505                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.873230                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.460102                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.847166                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.869004                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.990505                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.873230                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.460102                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.847166                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.869004                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 79033.266667                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 75637.396686                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 88537.317343                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 75659.607550                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    75666.185907                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 79033.266667                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 75637.396686                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 88537.317343                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 75659.607550                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   75666.185907                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               246404                       # number of writebacks (Count)
system.l3.writebacks::total                    246404                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu1.inst                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.data                2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            2295                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          373207                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             270                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           71625                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              447397                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2295                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         373207                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            270                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          71625                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             447397                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    164596710                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  25498337637                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     21937084                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   4895382601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    30580254032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    164596710                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  25498337637                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     21937084                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   4895382601                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   30580254032                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.990505                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.873230                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.458404                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.847142                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.868999                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.990505                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.873230                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.458404                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.847142                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.868999                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 71719.699346                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 68322.238428                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 81248.459259                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 68347.401061                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 68351.495500                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 71719.699346                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 68322.238428                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 81248.459259                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 68347.401061                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 68351.495500                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                         392245                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         5848                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           5848                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              6189                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              2727                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  8916                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          238720                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           24893                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              263613                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  17595667845                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1890055104                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    19485722949                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        244909                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         27620                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            272529                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.974729                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.901267                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.967284                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 73708.394123                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 75927.172458                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 73917.913566                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       238720                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        24893                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          263613                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  15849422661                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1707886311                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  17557308972                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.974729                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.901267                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.967284                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 66393.359002                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 68609.099385                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 66602.591572                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            22                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         47991                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           318                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         10195                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             58526                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2295                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       134487                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          271                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        46734                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          183787                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    181381347                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  10632738060                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     23993613                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   3529215606                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  14367328626                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         2317                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       182478                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          589                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        56929                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        242313                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.990505                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.737004                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.460102                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.820917                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.758469                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 79033.266667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 79061.456200                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 88537.317343                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 75517.088330                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 78173.802423                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu1.inst            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2295                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       134487                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          270                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        46732                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       183784                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    164596710                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   9648914976                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     21937084                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data   3187496290                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  13022945060                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.990505                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.737004                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.458404                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.820882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.758457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 71719.699346                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 71746.079368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 81248.459259                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 68208.000728                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 70860.058873                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              108                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              283                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  391                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data             38                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data              2                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 40                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::cpu0.data      1112412                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::cpu1.data        62832                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total       1175244                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::cpu0.data          146                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          285                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              431                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.260274                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.007018                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.092807                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::cpu0.data        29274                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::cpu1.data        31416                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total 29381.100000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::cpu0.data           38                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             40                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data       835447                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data        48259                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       883706                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.260274                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.007018                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.092807                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 21985.447368                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 24129.500000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 22092.650000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       368971                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           368971                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       368971                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       368971                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 83539.648062                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       975125                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     490549                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.987824                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       79000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    6709.450706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      359.389642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    58720.721799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       19.568557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    17730.517357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.068252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.003656                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.597338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.180364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.849809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  188                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1611                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 1933                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                39565                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                55007                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   24033973                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  24033973                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    246404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2295.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    373196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       270.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples     71625.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008291019778                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15270                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15270                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1126651                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             231530                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      447397                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     246404                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    447397                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   246404                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      19.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                447397                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               246404                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  366020                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   78982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  14995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  15397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  15348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  15474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  15510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  15524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  15674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  15793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  15609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  15680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  15885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  15638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  17173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  15280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.297970                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    766.738880                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        15269     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.134709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.123924                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.630916                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            14463     94.72%     94.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               55      0.36%     95.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              462      3.03%     98.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              179      1.17%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               58      0.38%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               32      0.21%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               12      0.08%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                28633408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             15769856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              434860217.75003737                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              239499364.31062391                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   65845057509                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      94904.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       146880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     23884544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        17280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data      4584000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     15768128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2230690.415305278730                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 362738448.902077913284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 262434.166506503359                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 69617952.503808543086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 239473120.893973261118                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2295                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       373207                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          270                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data        71625                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       246404                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     76075954                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  11202469750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     10661865                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data   2145440043                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1223839166414                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     33148.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     30016.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     39488.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     29953.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4966799.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       146880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     23885248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        17280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      4584000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       28633408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       146880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        17280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       164160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     15769856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     15769856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2295                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       373207                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          270                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data        71625                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          447397                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       246404                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         246404                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2230690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     362749141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        262434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      69617953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         434860218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2230690                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       262434                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2493125                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    239499364                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        239499364                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    239499364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2230690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    362749141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       262434                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     69617953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        674359582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               447386                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              246377                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        28742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        28435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        28255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        28204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        27710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        27599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        27459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        27637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        27091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        27141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        27344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        27521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        28256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        28709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        28367                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        28916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        15670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        15548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        15696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        15596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        15201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        15363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        15410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        14777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        14565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        14851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        15895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        15805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              5046160112                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2236930000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        13434647612                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11279.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30029.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              395046                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             202408                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.30                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           82.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        96296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   461.077013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   301.065616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   358.964156                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        20698     21.49%     21.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14734     15.30%     36.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11343     11.78%     48.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         8061      8.37%     56.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10926     11.35%     68.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4615      4.79%     73.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3765      3.91%     76.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3663      3.80%     80.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18491     19.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        96296                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              28632704                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           15768128                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              434.849526                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              239.473121                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.87                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       352544640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       187355355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1599652740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     646653600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5197395840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  11969365020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  15205047360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   35158014555                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   533.950477                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  39314120269                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2198560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24332404729                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       335101620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       178087965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     1594683300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     639434340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5197395840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  12217662720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  14995954560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   35158320345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   533.955121                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38769360289                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2198560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  24877164709                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              183784                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        246404                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             92397                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               482                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             263753                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            263613                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         183784                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      1234217                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      1234217                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1234217                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     44403264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     44403264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 44403264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              582                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             448019                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   448019    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               448019                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          2192556155                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         2366059449                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         786820                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       339609                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.transDist::ReadResp            261007                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty       615375                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict          243752                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq             873                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp            873                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq           272690                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp          272690                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq       261007                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port      1275379                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port       241346                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               1516725                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port     47437184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port      9126848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total               56564032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                         411542                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 16976576                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples           926815                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.088667                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.287366                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                 845459     91.22%     91.22% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  80534      8.69%     99.91% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                    822      0.09%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total             926815                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  65845084998                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy         620964371                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        470619871                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        101292670                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      1001452                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests       485234                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests         3720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops          59295                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops        58473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops          822                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
