Protel Design System Design Rule Check
PCB File : C:\Projet\SecurityDoor\Panneau\Altium\ProjetAltium\AdamPannel\PCB1.PcbDoc
Date     : 2023-04-23
Time     : 13:13:36

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GNDTOP In net GND On Top Layer
   Polygon named: GNDBOT In net GND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR1-1(8.4mm,23.703mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR1-1(8.4mm,23.703mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR1-2(8.4mm,24.897mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR1-2(8.4mm,24.897mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR2-1(14.694mm,29.9mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR2-2(13.5mm,29.9mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR3-1(78.2mm,20.203mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR3-1(78.2mm,20.203mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.031mm < 0.1mm) Between Pad CR3-1(78.2mm,20.203mm) on Top Layer And Track (78.51mm,14.967mm)(78.51mm,20.868mm) on Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR3-2(78.2mm,21.397mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR3-2(78.2mm,21.397mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR4-1(82.7mm,20.506mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR4-1(82.7mm,20.506mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR4-2(82.7mm,21.7mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR4-2(82.7mm,21.7mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR5-1(89.4mm,20.803mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR5-1(89.4mm,20.803mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR5-2(89.4mm,21.997mm) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR5-2(89.4mm,21.997mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR6-1(67.6mm,24.394mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad CR6-1(67.6mm,24.394mm) on Top Layer And Track (42.418mm,24.384mm)(67.49mm,24.384mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad CR6-1(67.6mm,24.394mm) on Top Layer And Track (67.49mm,24.384mm)(76.31mm,15.564mm) on Top Layer 
   Violation between Clearance Constraint: (0.051mm < 0.1mm) Between Pad CR6-2(67.6mm,23.2mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-6(62.62mm,2mm) on Multi-Layer And Track (62.62mm,2mm)(62.622mm,1.998mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad Q3-2(15.69mm,25.6mm) on Top Layer And Via (16.383mm,25.273mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (62.622mm,1.998mm)(73.016mm,1.998mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (72.849mm,2.145mm)(73.016mm,1.979mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (73.016mm,1.979mm)(78.433mm,1.979mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (50.038mm,67.691mm)(50.038mm,68.962mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (50mm,69mm)(50.038mm,68.962mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (53mm,67.904mm)(53mm,69mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (14.02mm,19.989mm)(15.312mm,19.989mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (14.02mm,19.989mm)(16.694mm,22.663mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (15.301mm,20mm)(15.312mm,19.989mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (15.312mm,19.989mm)(17.521mm,17.78mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (15.312mm,19.989mm)(17.847mm,19.989mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (14.02mm,19.989mm)(16.694mm,22.663mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Pad U3-27(35mm,57.3mm) on Top Layer And Track (35mm,57.3mm)(36.68mm,57.3mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Keep-Out Layer And Track (78.51mm,14.967mm)(78.51mm,20.868mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Keep-Out Layer And Track (78.51mm,20.868mm)(78.684mm,21.042mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Keep-Out Layer And Track (82.91mm,14.967mm)(82.91mm,23.897mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Top Layer And Track (67.49mm,24.384mm)(76.31mm,15.564mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Top Layer And Track (78.51mm,14.967mm)(78.51mm,20.868mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Top Layer And Track (78.51mm,20.868mm)(78.684mm,21.042mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Region (0 hole(s)) Top Layer And Track (82.91mm,14.967mm)(82.91mm,23.897mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (10.414mm,22.098mm)(10.414mm,31.786mm) on Bottom Layer And Track (10.414mm,22.098mm)(13.081mm,19.431mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (10.414mm,22.098mm)(10.414mm,31.786mm) on Bottom Layer And Track (7.982mm,34.217mm)(10.414mm,31.786mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (10.414mm,22.098mm)(13.081mm,19.431mm) on Bottom Layer And Track (13.081mm,14.634mm)(13.081mm,19.431mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.076mm,14.629mm)(13.081mm,14.634mm) on Bottom Layer And Track (13.081mm,14.634mm)(13.081mm,19.431mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.076mm,14.629mm)(13.087mm,14.617mm) on Top Layer And Track (13.087mm,14.617mm)(17.895mm,14.617mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.081mm,14.634mm)(13.081mm,19.431mm) on Bottom Layer And Via (13.076mm,14.629mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.087mm,14.617mm)(17.895mm,14.617mm) on Top Layer And Track (17.895mm,14.617mm)(17.907mm,14.605mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.087mm,14.617mm)(17.895mm,14.617mm) on Top Layer And Via (13.076mm,14.629mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (13.087mm,14.617mm)(17.895mm,14.617mm) on Top Layer And Via (17.907mm,14.605mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (18.053mm,14.459mm)(19.069mm,14.459mm) on Bottom Layer And Track (19.069mm,14.459mm)(19.685mm,13.843mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.069mm,14.459mm)(19.685mm,13.843mm) on Bottom Layer And Track (19.685mm,13.843mm)(23.314mm,13.843mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (19.685mm,13.843mm)(23.314mm,13.843mm) on Bottom Layer And Track (23.314mm,13.843mm)(26.981mm,17.51mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (23.314mm,13.843mm)(26.981mm,17.51mm) on Bottom Layer And Track (25.686mm,10.382mm)(25.686mm,16.214mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (25.634mm,4.556mm)(25.634mm,6.066mm) on Top Layer And Track (25.634mm,6.066mm)(25.686mm,6.118mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (25.686mm,10.382mm)(25.686mm,16.214mm) on Bottom Layer And Track (25.686mm,6.118mm)(25.686mm,10.382mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (25.686mm,10.382mm)(27.305mm,8.763mm) on Bottom Layer And Track (25.686mm,6.118mm)(25.686mm,10.382mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (25.686mm,10.382mm)(27.305mm,8.763mm) on Bottom Layer And Via (27.305mm,8.763mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (27.305mm,8.763mm)(28.194mm,7.874mm) on Top Layer And Track (28.194mm,7.874mm)(54.206mm,7.874mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (27.305mm,8.763mm)(28.194mm,7.874mm) on Top Layer And Via (27.305mm,8.763mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (60.08mm,2mm)(62.62mm,2mm) on Top Layer And Track (62.62mm,2mm)(62.622mm,1.998mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (62.622mm,1.998mm)(73.016mm,1.998mm) on Top Layer And Track (62.62mm,2mm)(62.622mm,1.998mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.1mm) Between Track (7.982mm,34.217mm)(10.414mm,31.786mm) on Bottom Layer And Track (7.982mm,34.217mm)(7.982mm,45.419mm) on Bottom Layer 
Rule Violations :67

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetF1_2 Between Pad F1-2(12.5mm,21.325mm) on Top Layer And Pad R24-2(14.9mm,21.75mm) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (GNDBOT) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (GNDTOP) on Top Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.508mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (2.794mm > 2.54mm) Pad MTH1-1(3mm,77mm) on Multi-Layer Actual Hole Size = 2.794mm
   Violation between Hole Size Constraint: (2.794mm > 2.54mm) Pad MTH2-1(102.8mm,62.4mm) on Multi-Layer Actual Hole Size = 2.794mm
   Violation between Hole Size Constraint: (2.794mm > 2.54mm) Pad MTH3-1(3mm,3mm) on Multi-Layer Actual Hole Size = 2.794mm
   Violation between Hole Size Constraint: (2.794mm > 2.54mm) Pad MTH4-1(94.6mm,3.2mm) on Multi-Layer Actual Hole Size = 2.794mm
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S_1(3.3mm,30mm) on Multi-Layer And Pad J2-S_1_H1(3.643mm,30mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S_1(3.3mm,30mm) on Multi-Layer And Pad J2-S_1_H2(2.957mm,30mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.025mm < 0.254mm) Between Pad J2-S_1_H1(3.643mm,30mm) on Multi-Layer And Pad J2-S_1_H2(2.957mm,30mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S_2(3.3mm,23mm) on Multi-Layer And Pad J2-S_2_H1(3.643mm,23mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad J2-S_2(3.3mm,23mm) on Multi-Layer And Pad J2-S_2_H2(2.957mm,23mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.025mm < 0.254mm) Between Pad J2-S_2_H1(3.643mm,23mm) on Multi-Layer And Pad J2-S_2_H2(2.957mm,23mm) on Multi-Layer 
Rule Violations :6

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Pad C10-2(13.863mm,69.962mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Via (13.894mm,68.538mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C1-1(35.433mm,3.312mm) on Top Layer And Pad C1-2(35.433mm,4.562mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Pad C11-2(8.89mm,30.236mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Pad C16-2(77.322mm,56.12mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Pad C20-2(89.755mm,71.117mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Pad C2-2(29.738mm,26.867mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C22-1(64.998mm,67.725mm) on Top Layer And Pad C22-2(63.748mm,67.725mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C3-1(29.702mm,20.607mm) on Top Layer And Pad C3-2(29.702mm,19.357mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C4-1(20.971mm,25.497mm) on Top Layer And Pad C4-2(20.971mm,26.747mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Pad C5-2(29.989mm,34.057mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Pad C6-2(33.631mm,34.132mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Pad C7-2(11.938mm,69.987mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C8-1(29.663mm,9.523mm) on Top Layer And Pad C8-2(29.663mm,10.773mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Pad C9-2(39.527mm,60.641mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad J2-2(6mm,27.15mm) on Top Layer And Pad J2-3(6mm,26.5mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad J2-4(6mm,25.85mm) on Top Layer And Pad J2-5(6mm,25.2mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J2-6(3.3mm,27.5mm) on Top Layer And Pad J2-7(3.3mm,25.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad J3-10(74.81mm,14.015mm) on Top Layer And Pad J3-9(76.31mm,14.967mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(38.252mm,70.013mm) on Top Layer And Pad R11-2(39.552mm,70.013mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(38.252mm,64.697mm) on Top Layer And Pad R12-2(39.552mm,64.697mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R13-1(25.634mm,3.256mm) on Top Layer And Pad R13-2(25.634mm,4.556mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Pad R14-2(50mm,69mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Pad R15-2(53mm,69mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Pad R16-2(54.5mm,57.05mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R17-1(62.042mm,59.577mm) on Top Layer And Pad R17-2(62.042mm,58.277mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R19-1(65.093mm,71.163mm) on Top Layer And Pad R19-2(63.793mm,71.163mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R20-1(89.71mm,64.428mm) on Top Layer And Pad R20-2(88.41mm,64.428mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Pad R23-2(13mm,4.25mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Pad R24-2(14.9mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R8-1(19.334mm,34.132mm) on Top Layer And Pad R8-2(18.034mm,34.132mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-1(31.012mm,40.25mm) on Top Layer And Pad U2-2(31.012mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-1(31.012mm,40.25mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-10(33.256mm,37.006mm) on Top Layer And Pad U2-11(33.756mm,37.006mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-10(33.256mm,37.006mm) on Top Layer And Pad U2-9(32.756mm,37.006mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-11(33.756mm,37.006mm) on Top Layer And Pad U2-12(34.256mm,37.006mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-13(35mm,37.75mm) on Top Layer And Pad U2-14(35mm,38.25mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-14(35mm,38.25mm) on Top Layer And Pad U2-15(35mm,38.75mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-15(35mm,38.75mm) on Top Layer And Pad U2-16(35mm,39.25mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-16(35mm,39.25mm) on Top Layer And Pad U2-17(35mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-16(35mm,39.25mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-17(35mm,39.75mm) on Top Layer And Pad U2-18(35mm,40.25mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-17(35mm,39.75mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-18(35mm,40.25mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-19(34.256mm,40.994mm) on Top Layer And Pad U2-20(33.756mm,40.994mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-19(34.256mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-2(31.012mm,39.75mm) on Top Layer And Pad U2-3(31.012mm,39.25mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-20(33.756mm,40.994mm) on Top Layer And Pad U2-21(33.256mm,40.994mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-20(33.756mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-21(33.256mm,40.994mm) on Top Layer And Pad U2-22(32.756mm,40.994mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(33.256mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-22(32.756mm,40.994mm) on Top Layer And Pad U2-23(32.256mm,40.994mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-22(32.756mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-23(32.256mm,40.994mm) on Top Layer And Pad U2-24(31.756mm,40.994mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-23(32.256mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-24(31.756mm,40.994mm) on Top Layer And Pad U2-25(33.006mm,39mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-25(33.006mm,39mm) on Top Layer And Pad U2-3(31.012mm,39.25mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-25(33.006mm,39mm) on Top Layer And Pad U2-5(31.012mm,38.25mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-3(31.012mm,39.25mm) on Top Layer And Pad U2-4(31.012mm,38.75mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-4(31.012mm,38.75mm) on Top Layer And Pad U2-5(31.012mm,38.25mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-5(31.012mm,38.25mm) on Top Layer And Pad U2-6(31.012mm,37.75mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-7(31.756mm,37.006mm) on Top Layer And Pad U2-8(32.256mm,37.006mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U2-8(32.256mm,37.006mm) on Top Layer And Pad U2-9(32.756mm,37.006mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-15(20.785mm,53.319mm) on Top Layer And Pad U3-16(22.055mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-16(22.055mm,53.319mm) on Top Layer And Pad U3-17(23.325mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-17(23.325mm,53.319mm) on Top Layer And Pad U3-18(24.595mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-18(24.595mm,53.319mm) on Top Layer And Pad U3-19(25.865mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-19(25.865mm,53.319mm) on Top Layer And Pad U3-20(27.135mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-20(27.135mm,53.319mm) on Top Layer And Pad U3-21(28.405mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-21(28.405mm,53.319mm) on Top Layer And Pad U3-22(29.675mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-22(29.675mm,53.319mm) on Top Layer And Pad U3-23(30.945mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U3-23(30.945mm,53.319mm) on Top Layer And Pad U3-24(32.215mm,53.319mm) on Top Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.194mm < 0.254mm) Between Pad U5-7(72mm,68.19mm) on Top Layer And Via (70.474mm,68.205mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.194mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (11.684mm,65.405mm) from Top Layer to Bottom Layer And Via (12.954mm,65.024mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm] / [Bottom Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (13.97mm,44.069mm) from Top Layer to Bottom Layer And Via (14.859mm,44.069mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Via (17.145mm,48.387mm) from Top Layer to Bottom Layer And Via (17.526mm,49.022mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm] / [Bottom Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Via (83.185mm,58.674mm) from Top Layer to Bottom Layer And Via (83.566mm,57.912mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.141mm] / [Bottom Solder] Mask Sliver [0.141mm]
Rule Violations :77

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Track (13.238mm,69.387mm)(13.238mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Track (13.238mm,70.587mm)(14.488mm,70.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Track (13.238mm,71.787mm)(13.413mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Track (14.313mm,71.787mm)(14.488mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(13.863mm,71.212mm) on Top Layer And Track (14.488mm,69.387mm)(14.488mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Track (13.238mm,69.387mm)(13.238mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Track (13.238mm,69.387mm)(13.413mm,69.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Track (13.238mm,70.587mm)(14.488mm,70.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Track (14.313mm,69.387mm)(14.488mm,69.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(13.863mm,69.962mm) on Top Layer And Track (14.488mm,69.387mm)(14.488mm,71.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Track (8.265mm,29.661mm)(8.265mm,32.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Track (8.265mm,30.861mm)(9.515mm,30.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Track (8.265mm,32.061mm)(8.44mm,32.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Track (9.34mm,32.061mm)(9.515mm,32.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(8.89mm,31.486mm) on Top Layer And Track (9.515mm,29.661mm)(9.515mm,32.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(35.433mm,4.562mm) on Top Layer And Track (34.808mm,2.737mm)(34.808mm,5.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1-2(35.433mm,4.562mm) on Top Layer And Track (34.808mm,3.937mm)(36.058mm,3.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(35.433mm,4.562mm) on Top Layer And Track (34.808mm,5.137mm)(34.983mm,5.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(35.433mm,4.562mm) on Top Layer And Track (35.883mm,5.137mm)(36.058mm,5.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C1-2(35.433mm,4.562mm) on Top Layer And Track (36.058mm,2.737mm)(36.058mm,5.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(58.041mm,59.718mm) on Top Layer And Track (55.891mm,59.968mm)(57.091mm,59.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(58.041mm,59.718mm) on Top Layer And Track (58.991mm,59.968mm)(60.191mm,59.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(64.998mm,64.362mm) on Top Layer And Track (63.173mm,63.737mm)(65.573mm,63.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(64.998mm,64.362mm) on Top Layer And Track (63.173mm,64.987mm)(65.573mm,64.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13-2(64.998mm,64.362mm) on Top Layer And Track (64.373mm,63.737mm)(64.373mm,64.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(64.998mm,64.362mm) on Top Layer And Track (65.573mm,63.737mm)(65.573mm,63.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(64.998mm,64.362mm) on Top Layer And Track (65.573mm,64.812mm)(65.573mm,64.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(63.748mm,61mm) on Top Layer And Track (63.173mm,60.375mm)(63.173mm,60.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(63.748mm,61mm) on Top Layer And Track (63.173mm,60.375mm)(65.573mm,60.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(63.748mm,61mm) on Top Layer And Track (63.173mm,61.45mm)(63.173mm,61.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C14-2(63.748mm,61mm) on Top Layer And Track (63.173mm,61.625mm)(65.573mm,61.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14-2(63.748mm,61mm) on Top Layer And Track (64.373mm,60.375mm)(64.373mm,61.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Track (75.497mm,55.495mm)(75.497mm,55.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Track (75.497mm,55.495mm)(77.897mm,55.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Track (75.497mm,56.57mm)(75.497mm,56.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Track (75.497mm,56.745mm)(77.897mm,56.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-1(76.072mm,56.12mm) on Top Layer And Track (76.697mm,55.495mm)(76.697mm,56.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(77.322mm,56.12mm) on Top Layer And Track (75.497mm,55.495mm)(77.897mm,55.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C16-2(77.322mm,56.12mm) on Top Layer And Track (76.697mm,55.495mm)(76.697mm,56.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(77.322mm,56.12mm) on Top Layer And Track (77.897mm,55.495mm)(77.897mm,55.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(67.9mm,76mm) on Top Layer And Track (68.15mm,74.35mm)(68.15mm,75.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-1(67.9mm,76mm) on Top Layer And Track (68.15mm,76.95mm)(68.15mm,77.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(64.1mm,76mm) on Top Layer And Track (63.85mm,73.85mm)(63.85mm,75.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C17-2(64.1mm,76mm) on Top Layer And Track (63.85mm,76.95mm)(63.85mm,78.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(89.755mm,67.735mm) on Top Layer And Track (87.93mm,67.11mm)(90.33mm,67.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(89.755mm,67.735mm) on Top Layer And Track (87.93mm,68.36mm)(90.33mm,68.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-2(89.755mm,67.735mm) on Top Layer And Track (89.13mm,67.11mm)(89.13mm,68.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(89.755mm,67.735mm) on Top Layer And Track (90.33mm,67.11mm)(90.33mm,67.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(89.755mm,67.735mm) on Top Layer And Track (90.33mm,68.185mm)(90.33mm,68.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Track (87.93mm,70.492mm)(87.93mm,70.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Track (87.93mm,70.492mm)(90.33mm,70.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Track (87.93mm,71.567mm)(87.93mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Track (87.93mm,71.742mm)(90.33mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-1(88.505mm,71.117mm) on Top Layer And Track (89.13mm,70.492mm)(89.13mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(89.755mm,71.117mm) on Top Layer And Track (87.93mm,70.492mm)(90.33mm,70.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(89.755mm,71.117mm) on Top Layer And Track (87.93mm,71.742mm)(90.33mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C20-2(89.755mm,71.117mm) on Top Layer And Track (89.13mm,70.492mm)(89.13mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(89.755mm,71.117mm) on Top Layer And Track (90.33mm,70.492mm)(90.33mm,70.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(89.755mm,71.117mm) on Top Layer And Track (90.33mm,71.567mm)(90.33mm,71.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Track (29.113mm,25.042mm)(29.113mm,27.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Track (29.113mm,25.042mm)(29.288mm,25.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Track (29.113mm,26.242mm)(30.363mm,26.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Track (30.188mm,25.042mm)(30.363mm,25.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(29.738mm,25.617mm) on Top Layer And Track (30.363mm,25.042mm)(30.363mm,27.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(85.764mm,57.061mm) on Top Layer And Track (85.514mm,55.411mm)(85.514mm,56.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(85.764mm,57.061mm) on Top Layer And Track (85.514mm,58.011mm)(85.514mm,58.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(63.748mm,67.725mm) on Top Layer And Track (63.173mm,67.1mm)(63.173mm,67.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(63.748mm,67.725mm) on Top Layer And Track (63.173mm,67.1mm)(65.573mm,67.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(63.748mm,67.725mm) on Top Layer And Track (63.173mm,68.175mm)(63.173mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(63.748mm,67.725mm) on Top Layer And Track (63.173mm,68.35mm)(65.573mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C22-2(63.748mm,67.725mm) on Top Layer And Track (64.373mm,67.1mm)(64.373mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(20.971mm,26.747mm) on Top Layer And Track (20.346mm,24.922mm)(20.346mm,27.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4-2(20.971mm,26.747mm) on Top Layer And Track (20.346mm,26.122mm)(21.596mm,26.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(20.971mm,26.747mm) on Top Layer And Track (20.346mm,27.322mm)(20.521mm,27.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(20.971mm,26.747mm) on Top Layer And Track (21.421mm,27.322mm)(21.596mm,27.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(20.971mm,26.747mm) on Top Layer And Track (21.596mm,24.922mm)(21.596mm,27.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Track (28.164mm,33.432mm)(28.164mm,33.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Track (28.164mm,33.432mm)(30.564mm,33.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Track (28.164mm,34.507mm)(28.164mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Track (28.164mm,34.682mm)(30.564mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-1(28.739mm,34.057mm) on Top Layer And Track (29.364mm,33.432mm)(29.364mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(29.989mm,34.057mm) on Top Layer And Track (28.164mm,33.432mm)(30.564mm,33.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(29.989mm,34.057mm) on Top Layer And Track (28.164mm,34.682mm)(30.564mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5-2(29.989mm,34.057mm) on Top Layer And Track (29.364mm,33.432mm)(29.364mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(29.989mm,34.057mm) on Top Layer And Track (30.564mm,33.432mm)(30.564mm,33.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(29.989mm,34.057mm) on Top Layer And Track (30.564mm,34.507mm)(30.564mm,34.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Track (33.056mm,33.507mm)(35.456mm,33.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Track (33.056mm,34.757mm)(35.456mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Track (34.256mm,33.507mm)(34.256mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Track (35.456mm,33.507mm)(35.456mm,33.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(34.881mm,34.132mm) on Top Layer And Track (35.456mm,34.582mm)(35.456mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(33.631mm,34.132mm) on Top Layer And Track (33.056mm,33.507mm)(33.056mm,33.682mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(33.631mm,34.132mm) on Top Layer And Track (33.056mm,33.507mm)(35.456mm,33.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(33.631mm,34.132mm) on Top Layer And Track (33.056mm,34.582mm)(33.056mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(33.631mm,34.132mm) on Top Layer And Track (33.056mm,34.757mm)(35.456mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6-2(33.631mm,34.132mm) on Top Layer And Track (34.256mm,33.507mm)(34.256mm,34.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Track (11.313mm,69.412mm)(11.313mm,71.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Track (11.313mm,70.612mm)(12.563mm,70.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Track (11.313mm,71.812mm)(11.488mm,71.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Track (12.388mm,71.812mm)(12.563mm,71.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(11.938mm,71.237mm) on Top Layer And Track (12.563mm,69.412mm)(12.563mm,71.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8-2(29.663mm,10.773mm) on Top Layer And Track (29.038mm,10.148mm)(30.288mm,10.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(29.663mm,10.773mm) on Top Layer And Track (29.038mm,11.348mm)(29.213mm,11.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(29.663mm,10.773mm) on Top Layer And Track (29.038mm,8.948mm)(29.038mm,11.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(29.663mm,10.773mm) on Top Layer And Track (30.113mm,11.348mm)(30.288mm,11.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(29.663mm,10.773mm) on Top Layer And Track (30.288mm,8.948mm)(30.288mm,11.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Track (37.702mm,60.016mm)(37.702mm,60.191mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Track (37.702mm,60.016mm)(40.102mm,60.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Track (37.702mm,61.091mm)(37.702mm,61.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Track (37.702mm,61.266mm)(40.102mm,61.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9-1(38.277mm,60.641mm) on Top Layer And Track (38.902mm,60.016mm)(38.902mm,61.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CR1-1(8.4mm,23.703mm) on Top Layer And Text "*" (9.348mm,23.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CR2-1(14.694mm,29.9mm) on Top Layer And Text "*" (15.497mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CR4-1(82.7mm,20.506mm) on Top Layer And Text "*" (83.335mm,19.579mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CR5-1(89.4mm,20.803mm) on Top Layer And Text "*" (90.035mm,19.876mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CR6-1(67.6mm,24.394mm) on Top Layer And Text "*" (66.965mm,25.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (4.66mm,18.139mm)(7.684mm,18.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (4.66mm,19.539mm)(7.684mm,19.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (5.985mm,18.839mm)(6.335mm,18.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (5.985mm,18.839mm)(6.335mm,19.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (6.335mm,18.589mm)(6.335mm,18.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D2-1(6.91mm,18.839mm) on Top Layer And Track (6.335mm,18.839mm)(6.335mm,19.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (7.79mm,0.879mm)(7.79mm,3.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (7.79mm,0.882mm)(8.236mm,0.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.236mm,0.755mm)(8.236mm,0.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.24mm,2.454mm)(8.49mm,2.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.265mm,2.104mm)(8.49mm,2.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.49mm,2.104mm)(8.715mm,2.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.49mm,2.104mm)(8.74mm,2.454mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.744mm,0.755mm)(8.744mm,0.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (8.744mm,0.882mm)(9.19mm,0.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D4-2(8.49mm,1.529mm) on Top Layer And Track (9.19mm,0.779mm)(9.19mm,3.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-1(49.925mm,74.449mm) on Top Layer And Track (49.675mm,75.023mm)(49.925mm,75.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-1(49.925mm,74.449mm) on Top Layer And Track (49.925mm,75.373mm)(50.175mm,75.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-1(49.925mm,74.449mm) on Top Layer And Track (50.625mm,73.674mm)(50.625mm,76.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.225mm,73.674mm)(49.225mm,76.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.225mm,76.595mm)(49.671mm,76.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.671mm,76.595mm)(49.671mm,76.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.675mm,75.023mm)(49.925mm,75.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.7mm,75.373mm)(49.925mm,75.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.925mm,75.373mm)(50.15mm,75.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (49.925mm,75.373mm)(50.175mm,75.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (50.179mm,76.595mm)(50.179mm,76.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (50.179mm,76.595mm)(50.625mm,76.595mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D5-2(49.925mm,75.948mm) on Top Layer And Track (50.625mm,73.674mm)(50.625mm,76.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1-1(12.5mm,17.875mm) on Top Layer And Track (11.775mm,18.8mm)(11.775mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1-1(12.5mm,17.875mm) on Top Layer And Track (13.225mm,18.8mm)(13.225mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad F1-2(12.5mm,21.325mm) on Top Layer And Text "CR1" (7.823mm,21.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1-2(12.5mm,21.325mm) on Top Layer And Track (11.775mm,18.8mm)(11.775mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1-2(12.5mm,21.325mm) on Top Layer And Track (13.225mm,18.8mm)(13.225mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad J5-1(59.285mm,70.006mm) on Multi-Layer And Track (55.215mm,68.736mm)(60.815mm,68.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad J5-1(59.285mm,70.006mm) on Multi-Layer And Track (55.215mm,71.276mm)(60.815mm,71.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad J5-2(56.745mm,70.006mm) on Multi-Layer And Track (55.215mm,68.736mm)(60.815mm,68.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad J5-2(56.745mm,70.006mm) on Multi-Layer And Track (55.215mm,71.276mm)(60.815mm,71.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP3-1(65.22mm,30mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-1(65.22mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-1(65.22mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-10(88.08mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-10(88.08mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-11(90.62mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-11(90.62mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-12(93.16mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-12(93.16mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-3(70.3mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-3(70.3mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-4(72.84mm,30mm) on Multi-Layer And Track (63.79mm,28.73mm)(94.59mm,28.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP3-4(72.84mm,30mm) on Multi-Layer And Track (63.79mm,31.27mm)(94.59mm,31.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP4-1(45.634mm,47.464mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-1(45.634mm,47.464mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-1(45.634mm,47.464mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-10(45.634mm,70.324mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-10(45.634mm,70.324mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-2(45.634mm,50.004mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-2(45.634mm,50.004mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-5(45.634mm,57.624mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-5(45.634mm,57.624mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-6(45.634mm,60.164mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-6(45.634mm,60.164mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-8(45.634mm,65.244mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-8(45.634mm,65.244mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-9(45.634mm,67.784mm) on Multi-Layer And Track (44.364mm,46.034mm)(44.364mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP4-9(45.634mm,67.784mm) on Multi-Layer And Track (46.904mm,46.034mm)(46.904mm,76.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JP6-1(7.698mm,47.057mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-1(7.698mm,47.057mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-1(7.698mm,47.057mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-10(7.698mm,69.917mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-10(7.698mm,69.917mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-11(7.698mm,72.457mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-11(7.698mm,72.457mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-2(7.698mm,49.597mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-2(7.698mm,49.597mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-5(7.698mm,57.217mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-5(7.698mm,57.217mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-6(7.698mm,59.757mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-6(7.698mm,59.757mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-7(7.698mm,62.297mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-7(7.698mm,62.297mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-8(7.698mm,64.837mm) on Multi-Layer And Track (6.428mm,45.627mm)(6.428mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad JP6-8(7.698mm,64.837mm) on Multi-Layer And Track (8.968mm,45.627mm)(8.968mm,76.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad JP7-1(74.46mm,49.46mm) on Multi-Layer And Track (73.19mm,48.825mm)(73.825mm,48.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad Q3-1(14.71mm,26mm) on Top Layer And Track (15.3mm,26.2mm)(15.6mm,26.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-2(47.777mm,31.9mm) on Top Layer And Track (48.158mm,28.7mm)(48.158mm,29.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-2(47.777mm,31.9mm) on Top Layer And Track (48.158mm,34.364mm)(48.158mm,35.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(21.448mm,12.7mm) on Top Layer And Track (20.828mm,12mm)(20.828mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(21.448mm,12.7mm) on Top Layer And Track (20.828mm,12mm)(23.368mm,12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-1(21.448mm,12.7mm) on Top Layer And Track (20.828mm,13.208mm)(20.828mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(21.448mm,12.7mm) on Top Layer And Track (20.828mm,13.4mm)(23.368mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(21.448mm,12.7mm) on Top Layer And Track (22.098mm,12mm)(22.098mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(22.748mm,12.7mm) on Top Layer And Track (20.828mm,12mm)(23.368mm,12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(22.748mm,12.7mm) on Top Layer And Track (20.828mm,13.4mm)(23.368mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(22.748mm,12.7mm) on Top Layer And Track (22.098mm,12mm)(22.098mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(22.748mm,12.7mm) on Top Layer And Track (23.368mm,12mm)(23.368mm,12.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(22.748mm,12.7mm) on Top Layer And Track (23.368mm,13.208mm)(23.368mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(73.016mm,3.279mm) on Top Layer And Track (72.316mm,1.359mm)(72.316mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(73.016mm,3.279mm) on Top Layer And Track (72.316mm,2.629mm)(73.716mm,2.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(73.016mm,3.279mm) on Top Layer And Track (72.316mm,3.899mm)(72.508mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-1(73.016mm,3.279mm) on Top Layer And Track (73.524mm,3.899mm)(73.716mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(73.016mm,3.279mm) on Top Layer And Track (73.716mm,1.359mm)(73.716mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (72.316mm,1.359mm)(72.316mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (72.316mm,1.359mm)(72.508mm,1.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (72.316mm,2.629mm)(73.716mm,2.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (73.524mm,1.359mm)(73.716mm,1.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(73.016mm,1.979mm) on Top Layer And Track (73.716mm,1.359mm)(73.716mm,3.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(38.252mm,64.697mm) on Top Layer And Track (37.632mm,63.997mm)(37.632mm,64.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(38.252mm,64.697mm) on Top Layer And Track (37.632mm,63.997mm)(40.172mm,63.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(39.552mm,64.697mm) on Top Layer And Track (37.632mm,63.997mm)(40.172mm,63.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(39.552mm,64.697mm) on Top Layer And Track (37.632mm,65.397mm)(40.172mm,65.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(39.552mm,64.697mm) on Top Layer And Track (38.902mm,63.997mm)(38.902mm,65.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(39.552mm,64.697mm) on Top Layer And Track (40.172mm,63.997mm)(40.172mm,64.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(39.552mm,64.697mm) on Top Layer And Track (40.172mm,65.205mm)(40.172mm,65.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(25.634mm,4.556mm) on Top Layer And Track (24.934mm,2.636mm)(24.934mm,5.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(25.634mm,4.556mm) on Top Layer And Track (24.934mm,3.906mm)(26.334mm,3.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(25.634mm,4.556mm) on Top Layer And Track (24.934mm,5.176mm)(25.126mm,5.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R13-2(25.634mm,4.556mm) on Top Layer And Track (26.142mm,5.176mm)(26.334mm,5.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(25.634mm,4.556mm) on Top Layer And Track (26.334mm,2.636mm)(26.334mm,5.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Track (49.3mm,68.38mm)(49.3mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Track (49.3mm,69.65mm)(50.7mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Track (49.3mm,70.92mm)(49.492mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Track (50.508mm,70.92mm)(50.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(50mm,70.3mm) on Top Layer And Track (50.7mm,68.38mm)(50.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (49.3mm,68.38mm)(49.3mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (49.3mm,68.38mm)(49.492mm,68.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (49.3mm,69.65mm)(50.7mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (50.508mm,68.38mm)(50.7mm,68.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(50mm,69mm) on Top Layer And Track (50.7mm,68.38mm)(50.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Track (52.3mm,68.38mm)(52.3mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Track (52.3mm,69.65mm)(53.7mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Track (52.3mm,70.92mm)(52.492mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Track (53.508mm,70.92mm)(53.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(53mm,70.3mm) on Top Layer And Track (53.7mm,68.38mm)(53.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (52.3mm,68.38mm)(52.3mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (52.3mm,68.38mm)(52.492mm,68.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (52.3mm,69.65mm)(53.7mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (53.508mm,68.38mm)(53.7mm,68.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(53mm,69mm) on Top Layer And Track (53.7mm,68.38mm)(53.7mm,70.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Track (53.8mm,56.43mm)(53.8mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Track (53.8mm,57.7mm)(55.2mm,57.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Track (53.8mm,58.97mm)(53.992mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Track (55.008mm,58.97mm)(55.2mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(54.5mm,58.35mm) on Top Layer And Track (55.2mm,56.43mm)(55.2mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(54.5mm,57.05mm) on Top Layer And Track (53.8mm,56.43mm)(53.8mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-2(54.5mm,57.05mm) on Top Layer And Track (53.8mm,56.43mm)(53.992mm,56.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(54.5mm,57.05mm) on Top Layer And Track (53.8mm,57.7mm)(55.2mm,57.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R16-2(54.5mm,57.05mm) on Top Layer And Track (55.008mm,56.43mm)(55.2mm,56.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(54.5mm,57.05mm) on Top Layer And Track (55.2mm,56.43mm)(55.2mm,58.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(62.042mm,58.277mm) on Top Layer And Track (61.342mm,57.657mm)(61.342mm,60.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(62.042mm,58.277mm) on Top Layer And Track (61.342mm,57.657mm)(61.534mm,57.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(62.042mm,58.277mm) on Top Layer And Track (61.342mm,58.927mm)(62.742mm,58.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(62.042mm,58.277mm) on Top Layer And Track (62.55mm,57.657mm)(62.742mm,57.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(62.042mm,58.277mm) on Top Layer And Track (62.742mm,57.657mm)(62.742mm,60.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(90.018mm,61.045mm) on Top Layer And Track (88.098mm,60.345mm)(90.638mm,60.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(90.018mm,61.045mm) on Top Layer And Track (88.098mm,61.745mm)(90.638mm,61.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(90.018mm,61.045mm) on Top Layer And Track (89.368mm,60.345mm)(89.368mm,61.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(90.018mm,61.045mm) on Top Layer And Track (90.638mm,60.345mm)(90.638mm,60.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(90.018mm,61.045mm) on Top Layer And Track (90.638mm,61.553mm)(90.638mm,61.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(63.793mm,71.163mm) on Top Layer And Track (63.173mm,70.462mm)(63.173mm,70.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(63.793mm,71.163mm) on Top Layer And Track (63.173mm,70.462mm)(65.713mm,70.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(63.793mm,71.163mm) on Top Layer And Track (63.173mm,71.671mm)(63.173mm,71.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(63.793mm,71.163mm) on Top Layer And Track (63.173mm,71.862mm)(65.713mm,71.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(63.793mm,71.163mm) on Top Layer And Track (64.443mm,70.462mm)(64.443mm,71.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(95.244mm,60.904mm) on Top Layer And Track (94.624mm,60.204mm)(94.624mm,60.396mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(95.244mm,60.904mm) on Top Layer And Track (94.624mm,60.204mm)(97.164mm,60.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(95.244mm,60.904mm) on Top Layer And Track (94.624mm,61.412mm)(94.624mm,61.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(95.244mm,60.904mm) on Top Layer And Track (94.624mm,61.604mm)(97.164mm,61.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(95.244mm,60.904mm) on Top Layer And Track (95.894mm,60.204mm)(95.894mm,61.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(73mm,6mm) on Top Layer And Track (72.3mm,5.38mm)(72.3mm,7.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(73mm,6mm) on Top Layer And Track (72.3mm,5.38mm)(72.492mm,5.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(73mm,6mm) on Top Layer And Track (72.3mm,6.65mm)(73.7mm,6.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R2-2(73mm,6mm) on Top Layer And Track (73.508mm,5.38mm)(73.7mm,5.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(73mm,6mm) on Top Layer And Track (73.7mm,5.38mm)(73.7mm,7.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Text "D4" (9.995mm,2.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Track (12.3mm,2.33mm)(12.3mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Track (12.3mm,2.33mm)(12.492mm,2.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Track (12.3mm,3.6mm)(13.7mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Track (13.508mm,2.33mm)(13.7mm,2.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(13mm,2.95mm) on Top Layer And Track (13.7mm,2.33mm)(13.7mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(13mm,4.25mm) on Top Layer And Track (12.3mm,2.33mm)(12.3mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(13mm,4.25mm) on Top Layer And Track (12.3mm,3.6mm)(13.7mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(13mm,4.25mm) on Top Layer And Track (12.3mm,4.87mm)(12.492mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R23-2(13mm,4.25mm) on Top Layer And Track (13.508mm,4.87mm)(13.7mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(13mm,4.25mm) on Top Layer And Track (13.7mm,2.33mm)(13.7mm,4.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (14.2mm,19.83mm)(14.2mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (14.2mm,19.83mm)(14.392mm,19.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (14.2mm,21.1mm)(15.6mm,21.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (15.408mm,19.83mm)(15.6mm,19.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-1(14.9mm,20.45mm) on Top Layer And Track (15.6mm,19.83mm)(15.6mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (14.2mm,19.83mm)(14.2mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (14.2mm,21.1mm)(15.6mm,21.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (14.2mm,22.37mm)(14.392mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (15.408mm,22.37mm)(15.6mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R24-2(14.9mm,21.75mm) on Top Layer And Track (15.6mm,19.83mm)(15.6mm,22.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(1.639mm,18.839mm) on Top Layer And Track (1.019mm,18.139mm)(1.019mm,18.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(1.639mm,18.839mm) on Top Layer And Track (1.019mm,18.139mm)(3.559mm,18.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R4-2(1.639mm,18.839mm) on Top Layer And Track (1.019mm,19.347mm)(1.019mm,19.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(1.639mm,18.839mm) on Top Layer And Track (1.019mm,19.539mm)(3.559mm,19.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(1.639mm,18.839mm) on Top Layer And Track (2.289mm,18.139mm)(2.289mm,19.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(19.334mm,22.663mm) on Top Layer And Track (17.414mm,21.963mm)(19.954mm,21.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(19.334mm,22.663mm) on Top Layer And Track (17.414mm,23.363mm)(19.954mm,23.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(19.334mm,22.663mm) on Top Layer And Track (18.684mm,21.963mm)(18.684mm,23.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(19.334mm,22.663mm) on Top Layer And Track (19.954mm,21.963mm)(19.954mm,22.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R5-1(19.334mm,22.663mm) on Top Layer And Track (19.954mm,23.171mm)(19.954mm,23.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(6.984mm,40.25mm) on Top Layer And Track (6.284mm,39.63mm)(6.284mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(6.984mm,40.25mm) on Top Layer And Track (6.284mm,39.63mm)(6.476mm,39.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(6.984mm,40.25mm) on Top Layer And Track (6.284mm,40.9mm)(7.684mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-1(6.984mm,40.25mm) on Top Layer And Track (7.492mm,39.63mm)(7.684mm,39.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(6.984mm,40.25mm) on Top Layer And Track (7.684mm,39.63mm)(7.684mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(6.984mm,41.55mm) on Top Layer And Track (6.284mm,39.63mm)(6.284mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(6.984mm,41.55mm) on Top Layer And Track (6.284mm,40.9mm)(7.684mm,40.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(6.984mm,41.55mm) on Top Layer And Track (6.284mm,42.17mm)(6.476mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R6-2(6.984mm,41.55mm) on Top Layer And Track (7.492mm,42.17mm)(7.684mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(6.984mm,41.55mm) on Top Layer And Track (7.684mm,39.63mm)(7.684mm,42.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(25.022mm,34.208mm) on Top Layer And Track (23.102mm,33.508mm)(25.642mm,33.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(25.022mm,34.208mm) on Top Layer And Track (23.102mm,34.908mm)(25.642mm,34.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(25.022mm,34.208mm) on Top Layer And Track (24.372mm,33.508mm)(24.372mm,34.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(25.022mm,34.208mm) on Top Layer And Track (25.642mm,33.508mm)(25.642mm,33.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R7-2(25.022mm,34.208mm) on Top Layer And Track (25.642mm,34.716mm)(25.642mm,34.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(21.45mm,14.896mm) on Top Layer And Track (20.83mm,14.196mm)(20.83mm,14.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(21.45mm,14.896mm) on Top Layer And Track (20.83mm,14.196mm)(23.37mm,14.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R9-2(21.45mm,14.896mm) on Top Layer And Track (20.83mm,15.404mm)(20.83mm,15.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(21.45mm,14.896mm) on Top Layer And Track (20.83mm,15.596mm)(23.37mm,15.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(21.45mm,14.896mm) on Top Layer And Track (22.1mm,14.196mm)(22.1mm,15.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad S4-1(100.991mm,70.523mm) on Top Layer And Track (102.041mm,69.172mm)(102.041mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad S4-3(100.991mm,74.522mm) on Top Layer And Track (102.041mm,75.322mm)(102.041mm,77.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
Rule Violations :343

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02