<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2arm_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2012-2014, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Ali Saidi</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Gabe Black</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Giacomo Gabrielli</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Thomas Grocutt</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="compiler_8hh.html">base/compiler.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;debug/Faults.hh&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;uint8_t <a class="code" href="classArmISA_1_1ArmFault.html#acc16bc2426ca96300dedc803a8b24ce2">ArmFault::shortDescFaultSources</a>[] = {</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    0x01,  <span class="comment">// AlignmentFault</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    0x04,  <span class="comment">// InstructionCacheMaintenance</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    0xff,  <span class="comment">// SynchExtAbtOnTranslTableWalkL0 (INVALID)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    0x0c,  <span class="comment">// SynchExtAbtOnTranslTableWalkL1</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    0x0e,  <span class="comment">// SynchExtAbtOnTranslTableWalkL2</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    0xff,  <span class="comment">// SynchExtAbtOnTranslTableWalkL3 (INVALID)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    0xff,  <span class="comment">// SynchPtyErrOnTranslTableWalkL0 (INVALID)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    0x1c,  <span class="comment">// SynchPtyErrOnTranslTableWalkL1</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    0x1e,  <span class="comment">// SynchPtyErrOnTranslTableWalkL2</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    0xff,  <span class="comment">// SynchPtyErrOnTranslTableWalkL3 (INVALID)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    0xff,  <span class="comment">// TranslationL0 (INVALID)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    0x05,  <span class="comment">// TranslationL1</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    0x07,  <span class="comment">// TranslationL2</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    0xff,  <span class="comment">// TranslationL3 (INVALID)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    0xff,  <span class="comment">// AccessFlagL0 (INVALID)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    0x03,  <span class="comment">// AccessFlagL1</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    0x06,  <span class="comment">// AccessFlagL2</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    0xff,  <span class="comment">// AccessFlagL3 (INVALID)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    0xff,  <span class="comment">// DomainL0 (INVALID)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    0x09,  <span class="comment">// DomainL1</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    0x0b,  <span class="comment">// DomainL2</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    0xff,  <span class="comment">// DomainL3 (INVALID)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    0xff,  <span class="comment">// PermissionL0 (INVALID)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    0x0d,  <span class="comment">// PermissionL1</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    0x0f,  <span class="comment">// PermissionL2</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    0xff,  <span class="comment">// PermissionL3 (INVALID)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    0x02,  <span class="comment">// DebugEvent</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    0x08,  <span class="comment">// SynchronousExternalAbort</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    0x10,  <span class="comment">// TLBConflictAbort</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    0x19,  <span class="comment">// SynchPtyErrOnMemoryAccess</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    0x16,  <span class="comment">// AsynchronousExternalAbort</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    0x18,  <span class="comment">// AsynchPtyErrOnMemoryAccess</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    0xff,  <span class="comment">// AddressSizeL0 (INVALID)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    0xff,  <span class="comment">// AddressSizeL1 (INVALID)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    0xff,  <span class="comment">// AddressSizeL2 (INVALID)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    0xff,  <span class="comment">// AddressSizeL3 (INVALID)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    0x40,  <span class="comment">// PrefetchTLBMiss</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    0x80   <span class="comment">// PrefetchUncacheable</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;static_assert(<span class="keyword">sizeof</span>(ArmFault::shortDescFaultSources) ==</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;              <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9">ArmFault::NumFaultSources</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;              <span class="stringliteral">&quot;Invalid size of ArmFault::shortDescFaultSources[]&quot;</span>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;uint8_t <a class="code" href="classArmISA_1_1ArmFault.html#a6d42bb90e15863fb1c45a7c1f2dfa3b2">ArmFault::longDescFaultSources</a>[] = {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    0x21,  <span class="comment">// AlignmentFault</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    0xff,  <span class="comment">// InstructionCacheMaintenance (INVALID)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    0xff,  <span class="comment">// SynchExtAbtOnTranslTableWalkL0 (INVALID)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    0x15,  <span class="comment">// SynchExtAbtOnTranslTableWalkL1</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    0x16,  <span class="comment">// SynchExtAbtOnTranslTableWalkL2</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    0x17,  <span class="comment">// SynchExtAbtOnTranslTableWalkL3</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    0xff,  <span class="comment">// SynchPtyErrOnTranslTableWalkL0 (INVALID)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    0x1d,  <span class="comment">// SynchPtyErrOnTranslTableWalkL1</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    0x1e,  <span class="comment">// SynchPtyErrOnTranslTableWalkL2</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    0x1f,  <span class="comment">// SynchPtyErrOnTranslTableWalkL3</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    0xff,  <span class="comment">// TranslationL0 (INVALID)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    0x05,  <span class="comment">// TranslationL1</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    0x06,  <span class="comment">// TranslationL2</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    0x07,  <span class="comment">// TranslationL3</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    0xff,  <span class="comment">// AccessFlagL0 (INVALID)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    0x09,  <span class="comment">// AccessFlagL1</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    0x0a,  <span class="comment">// AccessFlagL2</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    0x0b,  <span class="comment">// AccessFlagL3</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    0xff,  <span class="comment">// DomainL0 (INVALID)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    0x3d,  <span class="comment">// DomainL1</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    0x3e,  <span class="comment">// DomainL2</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    0xff,  <span class="comment">// DomainL3 (RESERVED)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    0xff,  <span class="comment">// PermissionL0 (INVALID)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    0x0d,  <span class="comment">// PermissionL1</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    0x0e,  <span class="comment">// PermissionL2</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    0x0f,  <span class="comment">// PermissionL3</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    0x22,  <span class="comment">// DebugEvent</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    0x10,  <span class="comment">// SynchronousExternalAbort</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    0x30,  <span class="comment">// TLBConflictAbort</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    0x18,  <span class="comment">// SynchPtyErrOnMemoryAccess</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    0x11,  <span class="comment">// AsynchronousExternalAbort</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    0x19,  <span class="comment">// AsynchPtyErrOnMemoryAccess</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    0xff,  <span class="comment">// AddressSizeL0 (INVALID)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    0xff,  <span class="comment">// AddressSizeL1 (INVALID)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    0xff,  <span class="comment">// AddressSizeL2 (INVALID)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    0xff,  <span class="comment">// AddressSizeL3 (INVALID)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    0x40,  <span class="comment">// PrefetchTLBMiss</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    0x80   <span class="comment">// PrefetchUncacheable</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;static_assert(<span class="keyword">sizeof</span>(ArmFault::longDescFaultSources) ==</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;              <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9">ArmFault::NumFaultSources</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;              <span class="stringliteral">&quot;Invalid size of ArmFault::longDescFaultSources[]&quot;</span>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;uint8_t <a class="code" href="classArmISA_1_1ArmFault.html#a1d068459d7b3f859b562a7a009f6cde6">ArmFault::aarch64FaultSources</a>[] = {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    0x21,  <span class="comment">// AlignmentFault</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    0xff,  <span class="comment">// InstructionCacheMaintenance (INVALID)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    0x14,  <span class="comment">// SynchExtAbtOnTranslTableWalkL0</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    0x15,  <span class="comment">// SynchExtAbtOnTranslTableWalkL1</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    0x16,  <span class="comment">// SynchExtAbtOnTranslTableWalkL2</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    0x17,  <span class="comment">// SynchExtAbtOnTranslTableWalkL3</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    0x1c,  <span class="comment">// SynchPtyErrOnTranslTableWalkL0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    0x1d,  <span class="comment">// SynchPtyErrOnTranslTableWalkL1</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    0x1e,  <span class="comment">// SynchPtyErrOnTranslTableWalkL2</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    0x1f,  <span class="comment">// SynchPtyErrOnTranslTableWalkL3</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    0x04,  <span class="comment">// TranslationL0</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    0x05,  <span class="comment">// TranslationL1</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    0x06,  <span class="comment">// TranslationL2</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    0x07,  <span class="comment">// TranslationL3</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    0x08,  <span class="comment">// AccessFlagL0</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    0x09,  <span class="comment">// AccessFlagL1</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    0x0a,  <span class="comment">// AccessFlagL2</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    0x0b,  <span class="comment">// AccessFlagL3</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// @todo: Section &amp; Page Domain Fault in AArch64?</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    0xff,  <span class="comment">// DomainL0 (INVALID)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    0xff,  <span class="comment">// DomainL1 (INVALID)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    0xff,  <span class="comment">// DomainL2 (INVALID)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    0xff,  <span class="comment">// DomainL3 (INVALID)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    0x0c,  <span class="comment">// PermissionL0</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    0x0d,  <span class="comment">// PermissionL1</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    0x0e,  <span class="comment">// PermissionL2</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    0x0f,  <span class="comment">// PermissionL3</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    0x22,  <span class="comment">// DebugEvent</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    0x10,  <span class="comment">// SynchronousExternalAbort</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    0x30,  <span class="comment">// TLBConflictAbort</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    0x18,  <span class="comment">// SynchPtyErrOnMemoryAccess</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    0xff,  <span class="comment">// AsynchronousExternalAbort (INVALID)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    0xff,  <span class="comment">// AsynchPtyErrOnMemoryAccess (INVALID)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    0x00,  <span class="comment">// AddressSizeL0</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    0x01,  <span class="comment">// AddressSizeL1</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    0x02,  <span class="comment">// AddressSizeL2</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    0x03,  <span class="comment">// AddressSizeL3</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    0x40,  <span class="comment">// PrefetchTLBMiss</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    0x80   <span class="comment">// PrefetchUncacheable</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;};</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;static_assert(<span class="keyword">sizeof</span>(ArmFault::aarch64FaultSources) ==</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;              <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9">ArmFault::NumFaultSources</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;              <span class="stringliteral">&quot;Invalid size of ArmFault::aarch64FaultSources[]&quot;</span>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">// Fields: name, offset, cur{ELT,ELH}Offset, lowerEL{64,32}Offset, next mode,</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//         {ARM, Thumb, ARM_ELR, Thumb_ELR} PC offset, hyp trap,</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//         {A, F} disable, class, stat</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;Reset&gt;::vals</a>(</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">// Some dummy values (the reset vector has an IMPLEMENTATION DEFINED</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// location in AArch64)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="stringliteral">&quot;Reset&quot;</span>,                 0x000, 0x000, 0x000, 0x000, 0x000, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    0, 0, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;UndefinedInstruction&gt;::vals</a>(</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="stringliteral">&quot;Undefined Instruction&quot;</span>, 0x004, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    4, 2, 0, 0, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SupervisorCall&gt;::vals</a>(</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="stringliteral">&quot;Supervisor Call&quot;</span>,       0x008, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    4, 2, 4, 2, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49">EC_SVC_TO_HYP</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SecureMonitorCall&gt;::vals</a>(</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="stringliteral">&quot;Secure Monitor Call&quot;</span>,   0x008, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    4, 4, 4, 4, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b">EC_SMC_TO_HYP</a></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;HypervisorCall&gt;::vals</a>(</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="stringliteral">&quot;Hypervisor Call&quot;</span>,       0x008, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    4, 4, 4, 4, <span class="keyword">true</span>,  <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415">EC_HVC</a></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;PrefetchAbort&gt;::vals</a>(</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="stringliteral">&quot;Prefetch Abort&quot;</span>,        0x00C, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    4, 4, 0, 0, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d">EC_PREFETCH_ABORT_TO_HYP</a></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;DataAbort&gt;::vals</a>(</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="stringliteral">&quot;Data Abort&quot;</span>,            0x010, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    8, 8, 0, 0, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f">EC_DATA_ABORT_TO_HYP</a></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;VirtualDataAbort&gt;::vals</a>(</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="stringliteral">&quot;Virtual Data Abort&quot;</span>,    0x010, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    8, 8, 0, 0, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;HypervisorTrap&gt;::vals</a>(</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// @todo: double check these values</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="stringliteral">&quot;Hypervisor Trap&quot;</span>,       0x014, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    0, 0, 0, 0, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SecureMonitorTrap&gt;::vals</a>(</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="stringliteral">&quot;Secure Monitor Trap&quot;</span>,   0x004, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    4, 2, 0, 0, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;Interrupt&gt;::vals</a>(</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="stringliteral">&quot;IRQ&quot;</span>,                   0x018, 0x080, 0x280, 0x480, 0x680, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    4, 4, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;VirtualInterrupt&gt;::vals</a>(</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="stringliteral">&quot;Virtual IRQ&quot;</span>,           0x018, 0x080, 0x280, 0x480, 0x680, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    4, 4, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;FastInterrupt&gt;::vals</a>(</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="stringliteral">&quot;FIQ&quot;</span>,                   0x01C, 0x100, 0x300, 0x500, 0x700, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    4, 4, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;VirtualFastInterrupt&gt;::vals</a>(</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="stringliteral">&quot;Virtual FIQ&quot;</span>,           0x01C, 0x100, 0x300, 0x500, 0x700, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    4, 4, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;IllegalInstSetStateFault&gt;::vals</a>(</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="stringliteral">&quot;Illegal Inst Set State Fault&quot;</span>,   0x004, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    4, 2, 0, 0, <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131">EC_ILLEGAL_INST</a></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SupervisorTrap&gt;::vals</a>(</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// Some dummy values (SupervisorTrap is AArch64-only)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="stringliteral">&quot;Supervisor Trap&quot;</span>,   0x014, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    0, 0, 0, 0, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;PCAlignmentFault&gt;::vals</a>(</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// Some dummy values (PCAlignmentFault is AArch64-only)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="stringliteral">&quot;PC Alignment Fault&quot;</span>,   0x000, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    0, 0, 0, 0, <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc">EC_PC_ALIGNMENT</a></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SPAlignmentFault&gt;::vals</a>(</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">// Some dummy values (SPAlignmentFault is AArch64-only)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="stringliteral">&quot;SP Alignment Fault&quot;</span>,   0x000, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    0, 0, 0, 0, <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612">EC_STACK_PTR_ALIGNMENT</a></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SystemError&gt;::vals</a>(</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// Some dummy values (SError is AArch64-only)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="stringliteral">&quot;SError&quot;</span>,                0x000, 0x180, 0x380, 0x580, 0x780, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    0, 0, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a">EC_SERROR</a></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;SoftwareBreakpoint&gt;::vals</a>(</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// Some dummy values (SoftwareBreakpoint is AArch64-only)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="stringliteral">&quot;Software Breakpoint&quot;</span>,   0x000, 0x000, 0x200, 0x400, 0x600, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    0, 0, 0, 0, <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba1c78c2dfe6c7eecd66e4ab92f6ce5cde">EC_SOFTWARE_BREAKPOINT</a></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">template</span>&lt;&gt; <a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmFault::FaultVals</a> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmFaultVals&lt;ArmSev&gt;::vals</a>(</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">// Some dummy values</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="stringliteral">&quot;ArmSev Flush&quot;</span>,          0x000, 0x000, 0x000, 0x000, 0x000, <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    0, 0, 0, 0, <span class="keyword">false</span>, <span class="keyword">true</span>,  <span class="keyword">true</span>,  <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">  296</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">ArmFault::getVector</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// Check for invalid modes</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc) || cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc) || cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">switch</span> (cpsr.mode)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        base = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">MISCREG_MVBAR</a>);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        base = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f">MISCREG_HVBAR</a>);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">if</span> (sctlr.v) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            base = <a class="code" href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">HighVecs</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;            base = <a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc) ?</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e">MISCREG_VBAR</a>) : 0;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> base + <a class="code" href="classArmISA_1_1ArmFault.html#acf9ee082bcc7ce90acaf912c6ebfc52a">offset</a>(tc);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#aa76a02fe201f9449151eb7411741f1df">  328</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#aa76a02fe201f9449151eb7411741f1df">ArmFault::getVector64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;{</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vbar;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        vbar = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f">MISCREG_VBAR_EL3</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc));</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        vbar = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c">MISCREG_VBAR_EL2</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        vbar = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32">MISCREG_VBAR_EL1</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid target exception level&quot;</span>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> vbar + <a class="code" href="classArmISA_1_1ArmFault.html#abcecd7214ec626e4bdcf5df4a517c52b">offset64</a>(tc);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#aa4b33eecdc8ad7b47a265422193e03f8">  351</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#aa4b33eecdc8ad7b47a265422193e03f8">ArmFault::getSyndromeReg64</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a">MISCREG_ESR_EL1</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b">MISCREG_ESR_EL2</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77">MISCREG_ESR_EL3</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#a46c95c94b48869417f716247381e9548">  367</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#a46c95c94b48869417f716247381e9548">ArmFault::getFaultAddrReg64</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4">MISCREG_FAR_EL1</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829">MISCREG_FAR_EL2</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41">MISCREG_FAR_EL3</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid exception level&quot;</span>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">  383</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">ArmFault::setSyndrome</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> syndrome_reg)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    uint32_t value;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    uint32_t exc_class = (uint32_t) <a class="code" href="classArmISA_1_1ArmFault.html#ad0027240bc70da565755a65a19044cbf">ec</a>(tc);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    uint32_t issVal = <a class="code" href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">iss</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    assert(!<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> || <a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a>(tc));</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    value = exc_class &lt;&lt; 26;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// HSR.IL not valid for Prefetch Aborts (0x20, 0x21) and Data Aborts (0x24,</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// 0x25) for which the ISS information is not valid (ARMv7).</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// @todo: ARMv8 revises AArch32 functionality: when HSR.IL is not</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">// valid it is treated as RES1.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        value |= 1 &lt;&lt; 25;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(exc_class, 5, 3) != 4) ||</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;               (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(exc_class, 2) &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(issVal, 24))) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>.thumb || <a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>.bigThumb)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            value |= 1 &lt;&lt; 25;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">// Condition code valid for EC[5:4] nonzero</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> &amp;&amp; ((<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(exc_class, 5, 4) == 0) &amp;&amp;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                    (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(exc_class, 3, 0) != 0))) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>.thumb) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            uint32_t      <a class="code" href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">cond</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> <a class="code" href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">condCode</a> = (<a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a>) (uint32_t) <a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>.condCode;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            <span class="comment">// If its on unconditional instruction report with a cond code of</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <span class="comment">// 0xE, ie the unconditional code</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            cond  = (condCode == <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">COND_UC</a>) ? <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">COND_AL</a> : condCode;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            value |= cond &lt;&lt; 20;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            value |= 1    &lt;&lt; 24;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        }</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        value |= <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(issVal, 19, 0);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        value |= issVal;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    }</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(syndrome_reg, value);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">  424</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">ArmFault::update</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// Determine source exception level and mode</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#a610a884fdab6b598325d5d47577179aa">fromMode</a> = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>) (uint8_t) cpsr.mode;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a> = <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a610a884fdab6b598325d5d47577179aa">fromMode</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">if</span> (opModeIs64(<a class="code" href="classArmISA_1_1ArmFault.html#a610a884fdab6b598325d5d47577179aa">fromMode</a>))</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="comment">// Determine target exception level (aarch64) or target execution</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="comment">// mode (aarch32).</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc) &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#a206b064a966a10aa0aee29eeac7a697a">routeToMonitor</a>(tc)) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">toMode</a> = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> = <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc) &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#a68bd861a3372e279b35f0ebdf5161a0c">routeToHyp</a>(tc)) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">toMode</a> = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> = <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">hypRouted</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">toMode</a> = <a class="code" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">nextMode</a>();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> = <a class="code" href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">opModeToEL</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">toMode</a>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a> &gt; <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> = <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="comment">// Check for Set Priviledge Access Never, if PAN is supported</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    AA64MMFR1 mmfr1 = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">MISCREG_ID_AA64MMFR1_EL1</a>);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">if</span> (mmfr1.pan) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>) {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            <span class="keyword">const</span> SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">MISCREG_SCTLR_EL1</a>);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#a31fde77ee9b4c93c30fc4a6299a7cc60">span</a> = !sctlr.span;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keyword">const</span> HCR hcr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a> &amp;&amp; hcr.e2h &amp;&amp; hcr.tge) {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;            <span class="keyword">const</span> SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">MISCREG_SCTLR_EL2</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#a31fde77ee9b4c93c30fc4a6299a7cc60">span</a> = !sctlr.span;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a> = <a class="code" href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ELIs64</a>(tc, <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">// The fault specific informations have been updated; it is</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">// now possible to use them inside the fault.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#a8ce41c62cccf86b10bf3669337a3ec88">faultUpdated</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">  474</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// Update fault state informations, like the starting mode (aarch32)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// or EL (aarch64) and the ending mode or EL.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// From the update function we are also evaluating if the fault must</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// be handled in AArch64 mode (to64).</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">update</a>(tc);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="comment">// Invoke exception handler in AArch64 state</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#aaabf670f894ee26c5a0b7a07863f30d6">invoke64</a>(tc, inst);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    }</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">// ARMv7 (ARM ARM issue C B1.9)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordtype">bool</span> have_security       = <a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a>(tc);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac06bae1106a3a3a9a27f8a340b32685b">countStat</a>()++;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    SCTLR sctlr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">MISCREG_SCTLR</a>);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    CPSR saved_cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    saved_cpsr.nz = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    saved_cpsr.c = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    saved_cpsr.v = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    saved_cpsr.ge = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> curPc <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc();</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    ITSTATE it = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().itstate();</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    saved_cpsr.it2 = it.top6;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    saved_cpsr.it1 = it.bottom2;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// if we have a valid instruction then use it to annotate this fault with</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// extra information. This is used to generate the correct fault syndrome</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">// information</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *arm_inst M5_VAR_USED = <a class="code" href="classArmISA_1_1ArmFault.html#a5dcb344e2b2d38a93957c6a89d0fb674">instrAnnotate</a>(inst);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// Ensure Secure state if initially in Monitor mode</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">if</span> (have_security &amp;&amp; saved_cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">if</span> (scr.ns) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            scr.ns = 0;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>, scr);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    cpsr.mode = <a class="code" href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">toMode</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="comment">// some bits are set differently if we have been routed to hyp mode</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        SCTLR hsctlr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">MISCREG_HSCTLR</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        cpsr.t = hsctlr.te;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        cpsr.e = hsctlr.ee;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="keywordflow">if</span> (!scr.ea)  {cpsr.a = 1;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">if</span> (!scr.fiq) {cpsr.f = 1;}</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        <span class="keywordflow">if</span> (!scr.irq) {cpsr.i = 1;}</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>) {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <span class="comment">// Special case handling when entering monitor mode</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        cpsr.t = sctlr.te;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        cpsr.e = sctlr.ee;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        cpsr.a = 1;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        cpsr.f = 1;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        cpsr.i = 1;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        cpsr.t = sctlr.te;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        cpsr.e = sctlr.ee;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="comment">// The *Disable functions are virtual and different per fault</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        cpsr.a = cpsr.a | <a class="code" href="classArmISA_1_1ArmFault.html#af93cd55d748befdaeb905971df3955e9">abortDisable</a>(tc);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        cpsr.f = cpsr.f | <a class="code" href="classArmISA_1_1ArmFault.html#a74bd6067d3369fd3d8da50e53458bdc2">fiqDisable</a>(tc);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        cpsr.i = 1;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    cpsr.it1 = cpsr.it2 = 0;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    cpsr.j = 0;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    cpsr.pan = <a class="code" href="classArmISA_1_1ArmFault.html#a31fde77ee9b4c93c30fc4a6299a7cc60">span</a> ? 1 : saved_cpsr.pan;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, cpsr);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// Make sure mailbox sets to one always</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 1);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="comment">// Clear the exclusive monitor</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">MISCREG_LOCKFLAG</a>, 0);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">MISCREG_ELR_HYP</a>, curPc +</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                (saved_cpsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#aac24a5a6fd01719b8832b2f7b4bf5e0a">thumbPcOffset</a>(<span class="keyword">true</span>)  : <a class="code" href="classArmISA_1_1ArmFault.html#a909d9c1c5114f5123a446927920e9dfd">armPcOffset</a>(<span class="keyword">true</span>)));</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>, curPc +</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                (saved_cpsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#aac24a5a6fd01719b8832b2f7b4bf5e0a">thumbPcOffset</a>(<span class="keyword">false</span>) : <a class="code" href="classArmISA_1_1ArmFault.html#a909d9c1c5114f5123a446927920e9dfd">armPcOffset</a>(<span class="keyword">false</span>)));</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">switch</span> (cpsr.mode) {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>:</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, saved_cpsr);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, saved_cpsr);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">MODE_SVC</a>:</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">MISCREG_SPSR_SVC</a>, saved_cpsr);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        assert(have_security);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">MISCREG_SPSR_MON</a>, saved_cpsr);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">MODE_ABORT</a>:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, saved_cpsr);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">MODE_UNDEFINED</a>:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, saved_cpsr);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ad0027240bc70da565755a65a19044cbf">ec</a>(tc) != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a>)</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            <a class="code" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">setSyndrome</a>(tc, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8">MISCREG_HSR</a>);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>:</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc));</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>, saved_cpsr);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">setSyndrome</a>(tc, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8">MISCREG_HSR</a>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;unknown Mode\n&quot;</span>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> newPc = <a class="code" href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">getVector</a>(tc);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking Fault:%s cpsr:%#x PC:%#x lr:%#x newVec: %#x &quot;</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="stringliteral">&quot;%s\n&quot;</span>, <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>(), cpsr, curPc, tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>),</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            newPc, arm_inst ? <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;inst: %#x&quot;</span>, arm_inst-&gt;encoding()) :</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            std::string());</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(newPc);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    pc.thumb(cpsr.t);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    pc.nextThumb(pc.thumb());</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    pc.jazelle(cpsr.j);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    pc.nextJazelle(pc.jazelle());</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    pc.aarch64(!cpsr.width);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    pc.nextAArch64(!cpsr.width);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    pc.illegalExec(<span class="keyword">false</span>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#aaabf670f894ee26c5a0b7a07863f30d6">  619</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#aaabf670f894ee26c5a0b7a07863f30d6">ArmFault::invoke64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;{</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="comment">// Determine actual misc. register indices for ELR_ELx and SPSR_ELx</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> elr_idx, spsr_idx;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">switch</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        elr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">MISCREG_ELR_EL1</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        spsr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>:</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        elr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030">MISCREG_ELR_EL2</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        spsr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">MISCREG_SPSR_EL2</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        elr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f">MISCREG_ELR_EL3</a>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        spsr_idx = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">MISCREG_SPSR_EL3</a>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid target exception level&quot;</span>);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">// Save process state into SPSR_ELx</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    CPSR spsr = cpsr;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    spsr.nz = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    spsr.c = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    spsr.v = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>) {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="comment">// Force some bitfields to 0</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        spsr.q = 0;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        spsr.it1 = 0;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        spsr.j = 0;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        spsr.ge = 0;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        spsr.it2 = 0;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        spsr.t = 0;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        spsr.ge = tc-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        ITSTATE it = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().itstate();</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        spsr.it2 = it.top6;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        spsr.it1 = it.bottom2;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="comment">// Force some bitfields to 0</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        spsr.ss = 0;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(spsr_idx, spsr);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="comment">// Save preferred return address into ELR_ELx</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> curr_pc = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc();</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ret_addr = curr_pc;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        ret_addr += <a class="code" href="classArmISA_1_1ArmFault.html#a710c055f8e902e52d0f841a817215787">armPcElrOffset</a>();</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        ret_addr += spsr.t ? <a class="code" href="classArmISA_1_1ArmFault.html#a07208c17e7c922df51ad4a313921a34c">thumbPcElrOffset</a>() : <a class="code" href="classArmISA_1_1ArmFault.html#a710c055f8e902e52d0f841a817215787">armPcElrOffset</a>();</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(elr_idx, ret_addr);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vec_address = <a class="code" href="classArmISA_1_1ArmFault.html#aa76a02fe201f9449151eb7411741f1df">getVector64</a>(tc);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// Update process state</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    OperatingMode64 <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = 0;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    mode.spX = 1;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    mode.el = <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    mode.width = 0;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    cpsr.mode = <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    cpsr.daif = 0xf;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    cpsr.il = 0;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    cpsr.ss = 0;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    cpsr.pan = <a class="code" href="classArmISA_1_1ArmFault.html#a31fde77ee9b4c93c30fc4a6299a7cc60">span</a> ? 1 : spsr.pan;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, cpsr);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">// If we have a valid instruction then use it to annotate this fault with</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="comment">// extra information. This is used to generate the correct fault syndrome</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="comment">// information</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *arm_inst <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> = <a class="code" href="classArmISA_1_1ArmFault.html#a5dcb344e2b2d38a93957c6a89d0fb674">instrAnnotate</a>(inst);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// Set PC to start of exception handler</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> new_pc = <a class="code" href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">purifyTaggedAddr</a>(vec_address, tc, <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a>);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking Fault (AArch64 target EL):%s cpsr:%#x PC:%#x &quot;</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;            <span class="stringliteral">&quot;elr:%#x newVec: %#x %s\n&quot;</span>, <a class="code" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">name</a>(), cpsr, curr_pc, ret_addr,</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            new_pc, arm_inst ? <a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;inst: %#x&quot;</span>, arm_inst-&gt;encoding()) :</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            std::string());</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(new_pc);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    pc.aarch64(!cpsr.width);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    pc.nextAArch64(!cpsr.width);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    pc.illegalExec(<span class="keyword">false</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">// Save exception syndrome</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">nextMode</a>() != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">MODE_IRQ</a>) &amp;&amp; (<a class="code" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">nextMode</a>() != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">MODE_FIQ</a>))</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">setSyndrome</a>(tc, <a class="code" href="classArmISA_1_1ArmFault.html#aa4b33eecdc8ad7b47a265422193e03f8">getSyndromeReg64</a>());</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;}</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFault.html#a5dcb344e2b2d38a93957c6a89d0fb674">  713</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#a5dcb344e2b2d38a93957c6a89d0fb674">ArmFault::instrAnnotate</a>(<span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;{</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">if</span> (inst) {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keyword">auto</span> arm_inst = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *<span class="keyword">&gt;</span>(inst.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        arm_inst-&gt;<a class="code" href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">annotateFault</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <span class="keywordflow">return</span> arm_inst;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="classArmISA_1_1Reset.html#a382c7bcf6c086e43e12f150eaf4f307f">  725</a></span>&#160;<a class="code" href="classArmISA_1_1Reset.html#a382c7bcf6c086e43e12f150eaf4f307f">Reset::getVector</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// Check for invalid modes</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    CPSR <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc) || cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">MODE_MON</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    assert(<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc) || cpsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">// RVBAR is aliased (implemented as) MVBAR in gem5, since the two</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="comment">// are mutually exclusive; there is no need to check here for</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">// which register to use since they hold the same value</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    base = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">MISCREG_MVBAR</a>);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">return</span> base + <a class="code" href="classArmISA_1_1ArmFault.html#acf9ee082bcc7ce90acaf912c6ebfc52a">offset</a>(tc);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="classArmISA_1_1Reset.html#a847b3e1556b433a98ad7afb8753b38c4">  743</a></span>&#160;<a class="code" href="classArmISA_1_1Reset.html#a847b3e1556b433a98ad7afb8753b38c4">Reset::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a0cfb29dd1f4b846bb4196dc240bd6681">clearInterrupts</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>());</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a36c8d3323b3e201ca43289e261e5d6ce">clearArchRegs</a>();</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    }</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a>(tc)) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(tc, inst);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">MISCREG_VMPIDR</a>,</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                       <a class="code" href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">getMPIDR</a>(dynamic_cast&lt;ArmSystem*&gt;(tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>()), tc));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        <span class="comment">// Unless we have SMC code to get us there, boot in HYP!</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc) &amp;&amp;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            !<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc)) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;            cpsr.mode = <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, cpsr);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        <span class="comment">// Advance the PC to the IMPLEMENTATION DEFINED reset value</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = <a class="code" href="classArmSystem.html#a3a993b208c487a8bde966248273ce38e">ArmSystem::resetAddr</a>(tc);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        pc.aarch64(<span class="keyword">true</span>);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        pc.nextAArch64(<span class="keyword">true</span>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    }</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="classArmISA_1_1UndefinedInstruction.html#ae45df021665e14dbcf14c3ca49b0e453">  771</a></span>&#160;<a class="code" href="classArmISA_1_1UndefinedInstruction.html#ae45df021665e14dbcf14c3ca49b0e453">UndefinedInstruction::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;{</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(tc, inst);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="comment">// If the mnemonic isn&#39;t defined this has to be an unknown instruction.</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    assert(unknown || mnemonic != NULL);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keyword">auto</span> arm_inst = <span class="keyword">static_cast&lt;</span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> *<span class="keyword">&gt;</span>(inst.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>());</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">if</span> (disabled) {</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute disabled instruction &quot;</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                <span class="stringliteral">&quot;&#39;%s&#39; (inst 0x%08x)&quot;</span>, mnemonic, arm_inst-&gt;encoding());</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (unknown) {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute unknown instruction (inst 0x%08x)&quot;</span>,</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;              arm_inst-&gt;encoding());</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Attempted to execute unimplemented instruction &quot;</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                <span class="stringliteral">&quot;&#39;%s&#39; (inst 0x%08x)&quot;</span>, mnemonic, arm_inst-&gt;encoding());</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="classArmISA_1_1UndefinedInstruction.html#ad24c74564d0b150a3744ec2977373c67">  794</a></span>&#160;<a class="code" href="classArmISA_1_1UndefinedInstruction.html#ad24c74564d0b150a3744ec2977373c67">UndefinedInstruction::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="comment">// if in Hyp mode then stay in Hyp mode</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    toHyp  = scr.ns &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// if HCR.TGE is set to 1, take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    toHyp |= !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; hcr.tge &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;uint32_t</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="classArmISA_1_1UndefinedInstruction.html#a4ac4038ed3509004e7961968764c4450">  810</a></span>&#160;<a class="code" href="classArmISA_1_1UndefinedInstruction.html#a4ac4038ed3509004e7961968764c4450">UndefinedInstruction::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="comment">// If UndefinedInstruction is routed to hypervisor, iss field is 0.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">hypRouted</a>) {</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">if</span> (overrideEc == <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#ad2df1115f52551555691caa354786cdc">issRaw</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    uint32_t new_iss = 0;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    uint32_t op0, op1, op2, CRn, CRm, Rt, dir;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    dir = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 21, 21);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    op0 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 20, 19);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    op1 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 18, 16);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    CRn = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 15, 12);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    CRm = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 11, 8);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    op2 = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 7, 5);</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    Rt = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 4, 0);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    new_iss = op0 &lt;&lt; 20 | op2 &lt;&lt; 17 | op1 &lt;&lt; 14 | CRn &lt;&lt; 10 |</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            Rt &lt;&lt; 5 | CRm &lt;&lt; 1 | dir;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">return</span> new_iss;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;}</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorCall.html#a592f1f17dae2d87f5fd63bc600c500f7">  839</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorCall.html#a592f1f17dae2d87f5fd63bc600c500f7">SupervisorCall::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;{</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(tc, inst);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    }</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// As of now, there isn&#39;t a 32 bit thumb version of this instruction.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    assert(!<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>.bigThumb);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    uint32_t callNum;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = (<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">OperatingMode</a>)(uint8_t)cpsr.mode;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">if</span> (opModeIs64(mode))</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        callNum = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b">INTREG_X8</a>);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        callNum = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">INTREG_R7</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">syscall</a>(callNum, &amp;fault);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">// Advance the PC since that won&#39;t happen automatically.</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    assert(inst);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    inst-&gt;<a class="code" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a>(pc);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;}</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorCall.html#aec3d370ecc93d8c20333b25ec22a1dd1">  866</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorCall.html#aec3d370ecc93d8c20333b25ec22a1dd1">SupervisorCall::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="comment">// if in Hyp mode then stay in Hyp mode</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    toHyp  = scr.ns &amp;&amp; (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">// if HCR.TGE is set to 1, take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    toHyp |= !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; hcr.tge &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;}</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorCall.html#ace9499b281c3b03f66bd85e5a693abb5">  882</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorCall.html#ace9499b281c3b03f66bd85e5a693abb5">SupervisorCall::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">return</span> (overrideEc != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>) ? overrideEc :</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> ? <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443">EC_SVC_64</a> : vals.ec);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;}</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;uint32_t</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorCall.html#ae0d298238b5a1f7bc4739910b489994b">  889</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorCall.html#ae0d298238b5a1f7bc4739910b489994b">SupervisorCall::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="comment">// Even if we have a 24 bit imm from an arm32 instruction then we only use</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="comment">// the bottom 16 bits for the ISS value (it doesn&#39;t hurt for AArch64 SVC).</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#ad2df1115f52551555691caa354786cdc">issRaw</a> &amp; 0xFFFF;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;}</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;uint32_t</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="classArmISA_1_1SecureMonitorCall.html#a9b3f2b9e33f93cdefe9917f850f9dbad">  897</a></span>&#160;<a class="code" href="classArmISA_1_1SecureMonitorCall.html#a9b3f2b9e33f93cdefe9917f850f9dbad">SecureMonitorCall::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">machInst</a>, 20, 5);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;}</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="classArmISA_1_1UndefinedInstruction.html#a2d3241ffce6b58eedf3ac8eacd908756">  905</a></span>&#160;<a class="code" href="classArmISA_1_1UndefinedInstruction.html#a2d3241ffce6b58eedf3ac8eacd908756">UndefinedInstruction::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="comment">// If UndefinedInstruction is routed to hypervisor,</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="comment">// HSR.EC field is 0.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">hypRouted</a>)</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        <span class="keywordflow">return</span> (overrideEc != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>) ? overrideEc : vals.ec;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;}</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="classArmISA_1_1HypervisorCall.html#a8aec0ff22245d1eb7ff214e8fd85a989">  916</a></span>&#160;<a class="code" href="classArmISA_1_1HypervisorCall.html#a8aec0ff22245d1eb7ff214e8fd85a989">HypervisorCall::HypervisorCall</a>(<a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> _machInst, uint32_t _imm) :</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals</a>&lt;<a class="code" href="classArmISA_1_1HypervisorCall.html">HypervisorCall</a>&gt;(_machInst, _imm)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;{}</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">  921</a></span>&#160;<a class="code" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">HypervisorCall::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> ? <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e">EC_HVC_64</a> : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="classArmISA_1_1HypervisorTrap.html#a4e4c40ee84d5a5d6f2bfbef73484705f">  927</a></span>&#160;<a class="code" href="classArmISA_1_1HypervisorTrap.html#a4e4c40ee84d5a5d6f2bfbef73484705f">HypervisorTrap::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="keywordflow">return</span> (overrideEc != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>) ? overrideEc : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;}</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<a class="code" href="namespaceArmISA.html#ad36464fd90576e0a9715e3466023d998">FaultOffset</a></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFaultVals.html#acfbe8351dbc445bc5023ff808722c2fd">  934</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFaultVals.html#acfbe8351dbc445bc5023ff808722c2fd">ArmFaultVals&lt;T&gt;::offset</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;{</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordtype">bool</span> isHypTrap = <span class="keyword">false</span>;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="comment">// Normally we just use the exception vector from the table at the top if</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">// this file, however if this exception has caused a transition to hype</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="comment">// mode, and its an exception type that would only do this if it has been</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="comment">// trapped then we use the hyp trap vector instead of the normal vector</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#aed2f5c99745baa1ba263f209f126672a">hypTrappable</a>) {</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;            CPSR spsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;            isHypTrap = spsr.mode != <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        }</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    }</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> isHypTrap ? 0x14 : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#aca35eba05ea8b1e2364ef0338acb9c0f">offset</a>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<a class="code" href="namespaceArmISA.html#ad36464fd90576e0a9715e3466023d998">FaultOffset</a></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmFaultVals.html#adc07f1d6e5c82c5261e822135e23068f">  954</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFaultVals.html#adc07f1d6e5c82c5261e822135e23068f">ArmFaultVals&lt;T&gt;::offset64</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a>) {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ac235340b5f554a5f3b60ae1360b6a71f">opModeIsT</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a610a884fdab6b598325d5d47577179aa">fromMode</a>))</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a16cb69f5e0f9f470c5d24d5188879f63">currELTOffset</a>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a80b56cdeda1cbdfda2aa9950fe65bd79">currELHOffset</a>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <span class="keywordtype">bool</span> lower_32 = <span class="keyword">false</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">EL3</a>) {</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc) &amp;&amp; <a class="code" href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>))</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                lower_32 = <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                lower_32 = <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a>);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;            lower_32 = <a class="code" href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ELIs32</a>(tc, static_cast&lt;ExceptionLevel&gt;(<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> - 1));</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        <span class="keywordflow">if</span> (lower_32)</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a6032bf4b6c63965b0b5420f8f257e0aa">lowerEL32Offset</a>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a2d80c1c282159e63e85025d20192f903">lowerEL64Offset</a>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    }</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;}</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">// void</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">// SupervisorCall::setSyndrome64(ThreadContext *tc, MiscRegIndex esr_idx)</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//     ESR esr = 0;</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//     esr.ec = machInst.aarch64 ? SvcAArch64 : SvcAArch32;</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//     esr.il = !machInst.thumb;</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//     if (machInst.aarch64)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//         esr.imm16 = bits(machInst.instBits, 20, 5);</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//     else if (machInst.thumb)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//         esr.imm16 = bits(machInst.instBits, 7, 0);</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//     else</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//         esr.imm16 = bits(machInst.instBits, 15, 0);</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//     tc-&gt;setMiscReg(esr_idx, esr);</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="classArmISA_1_1SecureMonitorCall.html#ad8c6071ff99fcb20823414dc4bdc48ee">  993</a></span>&#160;<a class="code" href="classArmISA_1_1SecureMonitorCall.html#ad8c6071ff99fcb20823414dc4bdc48ee">SecureMonitorCall::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;{</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(tc, inst);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;}</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="classArmISA_1_1SecureMonitorCall.html#a69160e7fb9c55e73b558e3a1520011dd"> 1002</a></span>&#160;<a class="code" href="classArmISA_1_1SecureMonitorCall.html#a69160e7fb9c55e73b558e3a1520011dd">SecureMonitorCall::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> ? <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0">EC_SMC_64</a> : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;}</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorTrap.html#afc96831624aa5fccff6d85ddba5c92ef"> 1008</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorTrap.html#afc96831624aa5fccff6d85ddba5c92ef">SupervisorTrap::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordtype">bool</span> toHyp = <span class="keyword">false</span>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">// if HCR.TGE is set to 1, take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    toHyp |= !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; hcr.tge &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;}</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;uint32_t</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorTrap.html#a92d04577a23fa75179424e4e8ef5d669"> 1022</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorTrap.html#a92d04577a23fa75179424e4e8ef5d669">SupervisorTrap::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <span class="comment">// If SupervisorTrap is routed to hypervisor, iss field is 0.</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">hypRouted</a>) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    }</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#ad2df1115f52551555691caa354786cdc">issRaw</a>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;}</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="classArmISA_1_1SupervisorTrap.html#a21bc96070eab6908c256f3f2e1ea421d"> 1032</a></span>&#160;<a class="code" href="classArmISA_1_1SupervisorTrap.html#a21bc96070eab6908c256f3f2e1ea421d">SupervisorTrap::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">hypRouted</a>)</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">EC_UNKNOWN</a>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        <span class="keywordflow">return</span> (overrideEc != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>) ? overrideEc : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;}</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="classArmISA_1_1SecureMonitorTrap.html#a812980bc9137941079611bcda9d06b5b"> 1041</a></span>&#160;<a class="code" href="classArmISA_1_1SecureMonitorTrap.html#a812980bc9137941079611bcda9d06b5b">SecureMonitorTrap::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> (overrideEc != <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">EC_INVALID</a>) ? overrideEc :</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> ? <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0">EC_SMC_64</a> : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a7a0523113d589850d0d84650835ce051"> 1049</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a7a0523113d589850d0d84650835ce051">AbortFault&lt;T&gt;::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;{</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keywordflow">if</span> (tranMethod == <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92">ArmFault::UnknownTran</a>) {</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        tranMethod = <a class="code" href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">longDescFormatInUse</a>(tc) ? <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                                             : <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmFault::VmsaTran</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;        <span class="keywordflow">if</span> ((tranMethod == <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmFault::VmsaTran</a>) &amp;&amp; this-&gt;<a class="code" href="classArmISA_1_1ArmFaultVals.html#a951727a075d6b54ba531fbb2e8cb5026">routeToMonitor</a>(tc)) {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            <span class="comment">// See ARM ARM B3-1416</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;            <span class="keywordtype">bool</span> override_LPAE = <span class="keyword">false</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;            TTBCR ttbcr_s = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f">MISCREG_TTBCR_S</a>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;            TTBCR <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> ttbcr_ns = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">MISCREG_TTBCR_NS</a>);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;            <span class="keywordflow">if</span> (ttbcr_s.eae) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                override_LPAE = <span class="keyword">true</span>;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                <span class="comment">// Unimplemented code option, not seen in testing.  May need</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                <span class="comment">// extension according to the manual exceprt above.</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Warning: Incomplete translation method &quot;</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                        <span class="stringliteral">&quot;override detected.\n&quot;</span>);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            }</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;            <span class="keywordflow">if</span> (override_LPAE)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                tranMethod = <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        }</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">if</span> (source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">ArmFault::AsynchronousExternalAbort</a>) {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>(), <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>, 0);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">// Get effective fault source encoding</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="comment">// source must be determined BEFORE invoking generic routines which will</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="comment">// try to set hsr etc. and are based upon source!</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFaultVals&lt;T&gt;::invoke</a>(tc, inst);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">if</span> (!this-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {  <span class="comment">// AArch32</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        FSR  fsr  = <a class="code" href="classArmISA_1_1ArmFault.html#a16ed26f2040515b0aa9f9f1a5dfa6f9d">getFsr</a>(tc);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        <span class="keywordflow">if</span> (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(T::HFarIndex, faultAddr);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (stage2) {</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1">MISCREG_HPFAR</a>, (faultAddr &gt;&gt; 8) &amp; ~0xf);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(T::HFarIndex,  OVAddr);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(T::FsrIndex, fsr);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(T::FarIndex, faultAddr);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        }</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Abort Fault source=%#x fsr=%#x faultAddr=%#x &quot;</span>\</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;                <span class="stringliteral">&quot;tranMethod=%#x\n&quot;</span>, source, fsr, faultAddr, tranMethod);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    } <span class="keywordflow">else</span> {  <span class="comment">// AArch64</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        <span class="comment">// Set the FAR register.  Nothing else to do if we are in AArch64 state</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <span class="comment">// because the syndrome register has already been set inside invoke64()</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        <span class="keywordflow">if</span> (stage2) {</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;            <span class="comment">// stage 2 fault, set HPFAR_EL2 to the faulting IPA</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;            <span class="comment">// and FAR_EL2 to the Original VA</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="classArmISA_1_1AbortFault.html">AbortFault&lt;T&gt;::getFaultAddrReg64</a>(), OVAddr);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60">MISCREG_HPFAR_EL2</a>, <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(faultAddr, 47, 12) &lt;&lt; 4);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Abort Fault (Stage 2) VA: 0x%x IPA: 0x%x\n&quot;</span>,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                    OVAddr, faultAddr);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="classArmISA_1_1AbortFault.html">AbortFault&lt;T&gt;::getFaultAddrReg64</a>(), faultAddr);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        }</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    }</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a76fdae42e4947560421db42eb4bb8e7f"> 1115</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a76fdae42e4947560421db42eb4bb8e7f">AbortFault&lt;T&gt;::setSyndrome</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">MiscRegIndex</a> syndrome_reg)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    srcEncoded = getFaultStatusCode(tc);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">if</span> (srcEncoded == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa9520ebb330c9ef2d8ff66e6b16017b9">ArmFault::FaultSourceInvalid</a>) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Invalid fault source\n&quot;</span>);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">ArmFault::setSyndrome</a>(tc, syndrome_reg);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;uint8_t</div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a81ef2514a732f419021d123b0eafae18"> 1126</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a81ef2514a732f419021d123b0eafae18">AbortFault&lt;T&gt;::getFaultStatusCode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(!this-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a8ce41c62cccf86b10bf3669337a3ec88">faultUpdated</a>,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;             <span class="stringliteral">&quot;Trying to use un-updated ArmFault internal variables\n&quot;</span>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    uint8_t fsc = 0;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">if</span> (!this-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        <span class="comment">// AArch32</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        assert(tranMethod != <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92">ArmFault::UnknownTran</a>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;        <span class="keywordflow">if</span> (tranMethod == <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;            fsc = ArmFault::longDescFaultSources[source];</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;            fsc = ArmFault::shortDescFaultSources[source];</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        }</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;        <span class="comment">// AArch64</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        fsc = ArmFault::aarch64FaultSources[source];</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    }</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">return</span> fsc;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;FSR</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a48e3e1968546710e6f7010c2a567413c"> 1152</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a48e3e1968546710e6f7010c2a567413c">AbortFault&lt;T&gt;::getFsr</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    FSR fsr = 0;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keyword">auto</span> fsc = getFaultStatusCode(tc);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="comment">// AArch32</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    assert(tranMethod != <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92">ArmFault::UnknownTran</a>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">if</span> (tranMethod == <a class="code" href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmFault::LpaeTran</a>) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;        fsr.status = fsc;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        fsr.lpae   = 1;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        fsr.fsLow  = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(fsc, 3, 0);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;        fsr.fsHigh = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(fsc, 4);</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        fsr.domain = <span class="keyword">static_cast&lt;</span>uint8_t<span class="keyword">&gt;</span>(<a class="code" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    fsr.wnr = (write ? 1 : 0);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    fsr.ext = 0;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">return</span> fsr;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;}</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a2ce93266168b2f3763b6d05ea050edb4"> 1177</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a2ce93266168b2f3763b6d05ea050edb4">AbortFault&lt;T&gt;::abortDisable</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;{</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc)) {</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;        <span class="keywordflow">return</span> (!scr.ns || scr.aw);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a16ca273c55a565444b5e169c7a6e1693"> 1188</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a16ca273c55a565444b5e169c7a6e1693">AbortFault&lt;T&gt;::annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984">ArmFault::AnnotationIDs</a> <span class="keywordtype">id</span>, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;{</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">switch</span> (<span class="keywordtype">id</span>)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmFault::S1PTW</a>:</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        s1ptw = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmFault::OVA</a>:</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        OVAddr = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      <span class="comment">// Just ignore unknown ID&#39;s</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;uint32_t</div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#abeeb41b56c5e168ef95b63ed277ecd8f"> 1207</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#abeeb41b56c5e168ef95b63ed277ecd8f">AbortFault&lt;T&gt;::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    uint32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    val  = srcEncoded &amp; 0x3F;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    val |= write &lt;&lt; 6;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    val |= s1ptw &lt;&lt; 7;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span> (val);</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;}</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#a571ae736838660a936483888b7110af2"> 1219</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#a571ae736838660a936483888b7110af2">AbortFault&lt;T&gt;::isMMUFault</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="comment">// NOTE: Not relying on LL information being aligned to lowest bits here</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordflow">return</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;         (source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmFault::AlignmentFault</a>)     ||</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        ((source &gt;= <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa782d334223c4018c19e9bf673f98f67">ArmFault::TranslationLL</a>) &amp;&amp;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;         (source &lt;  <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa782d334223c4018c19e9bf673f98f67">ArmFault::TranslationLL</a> + 4)) ||</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        ((source &gt;= <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba53c8138f04717b4930bb3fddf8b4403f">ArmFault::AccessFlagLL</a>) &amp;&amp;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;         (source &lt;  <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba53c8138f04717b4930bb3fddf8b4403f">ArmFault::AccessFlagLL</a> + 4))  ||</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;        ((source &gt;= <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmFault::DomainLL</a>) &amp;&amp;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;         (source &lt;  <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmFault::DomainLL</a> + 4))      ||</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        ((source &gt;= <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a>) &amp;&amp;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;         (source &lt;  <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmFault::PermissionLL</a> + 4));</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="classArmISA_1_1AbortFault.html#ac1a0d8e70c6d17dc4e64acd3bcdc95cf"> 1236</a></span>&#160;<a class="code" href="classArmISA_1_1AbortFault.html#ac1a0d8e70c6d17dc4e64acd3bcdc95cf">AbortFault&lt;T&gt;::getFaultVAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;<a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>)<span class="keyword"> const</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    va = (stage2 ?  OVAddr : faultAddr);</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;}</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="classArmISA_1_1PrefetchAbort.html#a6e742ea285b29855dc4311bf0def978b"> 1243</a></span>&#160;<a class="code" href="classArmISA_1_1PrefetchAbort.html#a6e742ea285b29855dc4311bf0def978b">PrefetchAbort::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;        <span class="comment">// AArch64</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a>)</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048">EC_PREFETCH_ABORT_CURR_EL</a>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9">EC_PREFETCH_ABORT_LOWER_EL</a>;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <span class="comment">// AArch32</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        <span class="comment">// Abort faults have different EC codes depending on whether</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        <span class="comment">// the fault originated within HYP mode, or not. So override</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        <span class="comment">// the method and add the extra adjustment of the EC value.</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a> <a class="code" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">ec</a> = <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;PrefetchAbort&gt;::vals</a>.<a class="code" href="classArmISA_1_1ArmFaultVals.html#ab5424345802bf5f6770f2e450e2ecc49">ec</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        CPSR spsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        <span class="keywordflow">if</span> (spsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;            ec = ((<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a>) (((uint32_t) ec) + 1));</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;        }</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">ec</a>;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    }</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="classArmISA_1_1PrefetchAbort.html#a180b684d2d4585008d0400bebaaab4cf"> 1268</a></span>&#160;<a class="code" href="classArmISA_1_1PrefetchAbort.html#a180b684d2d4585008d0400bebaaab4cf">PrefetchAbort::routeToMonitor</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    SCR scr = 0;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">return</span> scr.ea &amp;&amp; !isMMUFault();</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;}</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="classArmISA_1_1PrefetchAbort.html#ae52b9aa70d1d390addd366ad665f1377"> 1280</a></span>&#160;<a class="code" href="classArmISA_1_1PrefetchAbort.html#ae52b9aa70d1d390addd366ad665f1377">PrefetchAbort::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    HDCR hdcr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">MISCREG_HDCR</a>);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="comment">// if in Hyp mode then stay in Hyp mode</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    toHyp = scr.ns &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="comment">// otherwise, check whether to take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    toHyp |= (stage2 ||</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;              ((source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991bad5887dc6f7d733671f5ca70a7545d4cf">DebugEvent</a>) &amp;&amp; hdcr.tde &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>)) ||</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;               ((source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991babe94c4a9d6e2e3cdb3c411b5dc4c0f41">SynchronousExternalAbort</a>) &amp;&amp; hcr.tge &amp;&amp;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>))) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataAbort.html#ac262a72b5f9a39aa43350b1b53671808"> 1299</a></span>&#160;<a class="code" href="classArmISA_1_1DataAbort.html#ac262a72b5f9a39aa43350b1b53671808">DataAbort::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a>) {</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;        <span class="comment">// AArch64</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;        <span class="keywordflow">if</span> (source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">ArmFault::AsynchronousExternalAbort</a>) {</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Asynchronous External Abort should be handled with &quot;</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                    <span class="stringliteral">&quot;SystemErrors (SErrors)!&quot;</span>);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;        }</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a>)</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5">EC_DATA_ABORT_CURR_EL</a>;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f">EC_DATA_ABORT_LOWER_EL</a>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;        <span class="comment">// AArch32</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        <span class="comment">// Abort faults have different EC codes depending on whether</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;        <span class="comment">// the fault originated within HYP mode, or not. So override</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;        <span class="comment">// the method and add the extra adjustment of the EC value.</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;        <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a> <a class="code" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">ec</a> = <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;DataAbort&gt;::vals</a>.<a class="code" href="classArmISA_1_1ArmFaultVals.html#ab5424345802bf5f6770f2e450e2ecc49">ec</a>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;        CPSR spsr = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">MISCREG_SPSR_HYP</a>);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;        <span class="keywordflow">if</span> (spsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>) {</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;            ec = ((<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a>) (((uint32_t) ec) + 1));</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;        }</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">ec</a>;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    }</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;}</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataAbort.html#ac4bbf078c2600e465ed47d380377c404"> 1328</a></span>&#160;<a class="code" href="classArmISA_1_1DataAbort.html#ac4bbf078c2600e465ed47d380377c404">DataAbort::routeToMonitor</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    SCR scr = 0;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordflow">return</span> scr.ea &amp;&amp; !isMMUFault();</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataAbort.html#a8df81241cfdb408b7fcf039d3a132d17"> 1340</a></span>&#160;<a class="code" href="classArmISA_1_1DataAbort.html#a8df81241cfdb408b7fcf039d3a132d17">DataAbort::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    HDCR hdcr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">MISCREG_HDCR</a>);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="comment">// if in Hyp mode then stay in Hyp mode</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    toHyp = scr.ns &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="comment">// otherwise, check whether to take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    toHyp |= (stage2 ||</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;              ((<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) != <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>) &amp;&amp;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;               (((source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">AsynchronousExternalAbort</a>) &amp;&amp; hcr.amo) ||</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                ((source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991bad5887dc6f7d733671f5ca70a7545d4cf">DebugEvent</a>) &amp;&amp; hdcr.tde))) ||</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;               ((<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>) &amp;&amp; hcr.tge &amp;&amp;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                ((source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">AlignmentFault</a>) ||</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                 (source == <a class="code" href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991babe94c4a9d6e2e3cdb3c411b5dc4c0f41">SynchronousExternalAbort</a>)))) &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;}</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;uint32_t</div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataAbort.html#a40b8354414c1a8977d159724a62c962f"> 1362</a></span>&#160;<a class="code" href="classArmISA_1_1DataAbort.html#a40b8354414c1a8977d159724a62c962f">DataAbort::iss</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    uint32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="comment">// Add on the data abort specific fields to the generic abort ISS value</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    val  = <a class="code" href="classArmISA_1_1AbortFault.html#abeeb41b56c5e168ef95b63ed277ecd8f">AbortFault&lt;DataAbort&gt;::iss</a>();</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    val |= <a class="code" href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">cm</a> &lt;&lt; 8;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="comment">// ISS is valid if not caused by a stage 1 page table walk, and when taken</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <span class="comment">// to AArch64 only when directed to EL2</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">if</span> (!s1ptw &amp;&amp; stage2 &amp;&amp; (!<a class="code" href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">to64</a> || <a class="code" href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">toEL</a> == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">EL2</a>)) {</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;        val |= isv &lt;&lt; 24;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;        <span class="keywordflow">if</span> (isv) {</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;            val |= sas &lt;&lt; 22;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            val |= sse &lt;&lt; 21;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;            val |= srt &lt;&lt; 16;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            <span class="comment">// AArch64 only. These assignments are safe on AArch32 as well</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;            <span class="comment">// because these vars are initialized to false</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;            val |= <a class="code" href="namespaceX86ISA.html#ad197283f993e829140d5f98e90509dca">sf</a> &lt;&lt; 15;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;            val |= <a class="code" href="namespaceMipsISA.html#abef911e12d6b54df5eca7f95f8aaae24">ar</a> &lt;&lt; 14;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;        }</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    }</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">return</span> (val);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="classArmISA_1_1DataAbort.html#a36bbf78247a376da181dded02e161329"> 1389</a></span>&#160;<a class="code" href="classArmISA_1_1DataAbort.html#a36bbf78247a376da181dded02e161329">DataAbort::annotate</a>(<a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984">AnnotationIDs</a> <span class="keywordtype">id</span>, uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;{</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <a class="code" href="classArmISA_1_1AbortFault.html#a16ca273c55a565444b5e169c7a6e1693">AbortFault&lt;DataAbort&gt;::annotate</a>(<span class="keywordtype">id</span>, val);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">switch</span> (<span class="keywordtype">id</span>)</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984ae37c665bd369d9bdf5018a2cd66b0c42">SAS</a>:</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;        isv = <span class="keyword">true</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        sas = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984aa5f7964286f5af02f7db96ce8b00ece8">SSE</a>:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;        isv = <span class="keyword">true</span>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;        sse = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a26086a98953234bf72f5d7d797b746c9">SRT</a>:</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        isv = <span class="keyword">true</span>;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        srt = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a644a553451b0dfc852bf086e7b224229">SF</a>:</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        isv = <span class="keyword">true</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        <a class="code" href="namespaceX86ISA.html#ad197283f993e829140d5f98e90509dca">sf</a>  = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a70fd31135c8fd0fd5a21c2bf70a995ef">AR</a>:</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        isv = <span class="keyword">true</span>;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        <a class="code" href="namespaceMipsISA.html#abef911e12d6b54df5eca7f95f8aaae24">ar</a>  = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984ada51e61bb61f55f8fc53d128dc6d1b13">CM</a>:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        <a class="code" href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">cm</a>  = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984abf93b05300532e58b545ef374c5c31cc">OFA</a>:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;        faultAddr  = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      <span class="comment">// Just ignore unknown ID&#39;s</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    }</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;}</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="classArmISA_1_1VirtualDataAbort.html#a8b7a3a4e428a30dfa1234d99b1fbe4c6"> 1427</a></span>&#160;<a class="code" href="classArmISA_1_1VirtualDataAbort.html#a8b7a3a4e428a30dfa1234d99b1fbe4c6">VirtualDataAbort::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;{</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <a class="code" href="classArmISA_1_1AbortFault.html#a7a0523113d589850d0d84650835ce051">AbortFault&lt;VirtualDataAbort&gt;::invoke</a>(tc, inst);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    HCR hcr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    hcr.va = 0;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>, hcr);</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;}</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupt.html#a0f01579d50243fbf7119a1d3c01bda7a"> 1436</a></span>&#160;<a class="code" href="classArmISA_1_1Interrupt.html#a0f01579d50243fbf7119a1d3c01bda7a">Interrupt::routeToMonitor</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    SCR scr = 0;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">return</span> scr.irq;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupt.html#aecccfbf17b5e133c4efaa149b2ab2f39"> 1448</a></span>&#160;<a class="code" href="classArmISA_1_1Interrupt.html#aecccfbf17b5e133c4efaa149b2ab2f39">Interrupt::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="comment">// Determine whether IRQs are routed to Hyp mode.</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    toHyp = (!scr.irq &amp;&amp; hcr.imo &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc)) ||</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;            (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;}</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="classArmISA_1_1Interrupt.html#a7c1e6c4be58125fe937777ad269e1166"> 1462</a></span>&#160;<a class="code" href="classArmISA_1_1Interrupt.html#a7c1e6c4be58125fe937777ad269e1166">Interrupt::abortDisable</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;{</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc)) {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;        <span class="keywordflow">return</span> (!scr.ns || scr.aw);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    }</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;}</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="classArmISA_1_1VirtualInterrupt.html#ab6992a2238d72d1109c560bee89fe300"> 1471</a></span>&#160;<a class="code" href="classArmISA_1_1VirtualInterrupt.html#ab6992a2238d72d1109c560bee89fe300">VirtualInterrupt::VirtualInterrupt</a>()</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;{}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="classArmISA_1_1FastInterrupt.html#a48499d531b8f283e3a02bd2519038bd6"> 1475</a></span>&#160;<a class="code" href="classArmISA_1_1FastInterrupt.html#a48499d531b8f283e3a02bd2519038bd6">FastInterrupt::routeToMonitor</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    SCR scr = 0;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>)</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="keywordflow">return</span> scr.fiq;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;}</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="classArmISA_1_1FastInterrupt.html#a2489210efcf6bcfa34ecc5b44abc84ef"> 1487</a></span>&#160;<a class="code" href="classArmISA_1_1FastInterrupt.html#a2489210efcf6bcfa34ecc5b44abc84ef">FastInterrupt::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="comment">// Determine whether IRQs are routed to Hyp mode.</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    toHyp = (!scr.fiq &amp;&amp; hcr.fmo &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc)) ||</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;            (cpsr.mode == <a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">MODE_HYP</a>);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="classArmISA_1_1FastInterrupt.html#aa204360cef18c0c7e0c63e029b2d0fbe"> 1501</a></span>&#160;<a class="code" href="classArmISA_1_1FastInterrupt.html#aa204360cef18c0c7e0c63e029b2d0fbe">FastInterrupt::abortDisable</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;{</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc)) {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        <span class="keywordflow">return</span> (!scr.ns || scr.aw);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    }</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;}</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="classArmISA_1_1FastInterrupt.html#af2aff6a44cb41299102f9869e0a37c08"> 1511</a></span>&#160;<a class="code" href="classArmISA_1_1FastInterrupt.html#af2aff6a44cb41299102f9869e0a37c08">FastInterrupt::fiqDisable</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc)) {</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc)) {</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;        SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">MISCREG_SCR</a>);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;        <span class="keywordflow">return</span> (!scr.ns || scr.fw);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    }</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;}</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="classArmISA_1_1VirtualFastInterrupt.html#acd667a5f1b33af268393b49ca592872a"> 1522</a></span>&#160;<a class="code" href="classArmISA_1_1VirtualFastInterrupt.html#acd667a5f1b33af268393b49ca592872a">VirtualFastInterrupt::VirtualFastInterrupt</a>()</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;{}</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="classArmISA_1_1PCAlignmentFault.html#a4ff8dc6cf71752de6d3b7deb1f33a84c"> 1526</a></span>&#160;<a class="code" href="classArmISA_1_1PCAlignmentFault.html#a4ff8dc6cf71752de6d3b7deb1f33a84c">PCAlignmentFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;{</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFaultVals&lt;PCAlignmentFault&gt;::invoke</a>(tc, inst);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    assert(<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="comment">// Set the FAR</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="classArmISA_1_1ArmFault.html#a46c95c94b48869417f716247381e9548">getFaultAddrReg64</a>(), faultPC);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;}</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="classArmISA_1_1PCAlignmentFault.html#ac823a3e47533a92b86fec2558a858ca4"> 1535</a></span>&#160;<a class="code" href="classArmISA_1_1PCAlignmentFault.html#ac823a3e47533a92b86fec2558a858ca4">PCAlignmentFault::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordtype">bool</span> toHyp = <span class="keyword">false</span>;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    SCR  scr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    HCR  hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    CPSR cpsr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="comment">// if HCR.TGE is set to 1, take to Hyp mode through Hyp Trap vector</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    toHyp |= !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(scr, cpsr) &amp;&amp; hcr.tge &amp;&amp; (<a class="code" href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">currEL</a>(tc) == <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">EL0</a>);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;}</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="classArmISA_1_1SPAlignmentFault.html#a68ecee226e11043fcfcda18309f2d942"> 1548</a></span>&#160;<a class="code" href="classArmISA_1_1SPAlignmentFault.html#a68ecee226e11043fcfcda18309f2d942">SPAlignmentFault::SPAlignmentFault</a>()</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;{}</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="classArmISA_1_1SystemError.html#a5f67bb13d3feb6b305c08fe498927126"> 1551</a></span>&#160;<a class="code" href="classArmISA_1_1SystemError.html#a5f67bb13d3feb6b305c08fe498927126">SystemError::SystemError</a>()</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;{}</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="classArmISA_1_1SystemError.html#abab0e184b64e3bff19e6a08634fee0c6"> 1555</a></span>&#160;<a class="code" href="classArmISA_1_1SystemError.html#abab0e184b64e3bff19e6a08634fee0c6">SystemError::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;{</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>(), <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">INT_ABT</a>, 0);</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <a class="code" href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmFault::invoke</a>(tc, inst);</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;}</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="classArmISA_1_1SystemError.html#a550f5da6c9c289e4bd4673432d7c65ad"> 1562</a></span>&#160;<a class="code" href="classArmISA_1_1SystemError.html#a550f5da6c9c289e4bd4673432d7c65ad">SystemError::routeToMonitor</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    assert(<a class="code" href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a>(tc));</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    assert(<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="keywordflow">return</span> scr.ea;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;}</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="classArmISA_1_1SystemError.html#a77d3d53c071c056072cc359713ec26a5"> 1571</a></span>&#160;<a class="code" href="classArmISA_1_1SystemError.html#a77d3d53c071c056072cc359713ec26a5">SystemError::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    <span class="keywordtype">bool</span> toHyp;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    assert(<a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a>);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    SCR scr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">MISCREG_SCR_EL3</a>);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    HCR hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">MISCREG_HCR</a>);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    toHyp = (!scr.ea &amp;&amp; hcr.amo &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc)) ||</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;            (!scr.ea &amp;&amp; !scr.rw &amp;&amp; !hcr.amo &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc));</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    <span class="keywordflow">return</span> toHyp;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;}</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="classArmISA_1_1SoftwareBreakpoint.html#a34f3158648e21715d0ef9e6098b5d362"> 1585</a></span>&#160;<a class="code" href="classArmISA_1_1SoftwareBreakpoint.html#a34f3158648e21715d0ef9e6098b5d362">SoftwareBreakpoint::SoftwareBreakpoint</a>(<a class="code" href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">ExtMachInst</a> _mach_inst, uint32_t _iss)</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    : <a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals</a>&lt;<a class="code" href="classArmISA_1_1SoftwareBreakpoint.html">SoftwareBreakpoint</a>&gt;(_mach_inst, _iss)</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;{}</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="classArmISA_1_1SoftwareBreakpoint.html#a1420bade0b69666b1da1e0afb2ffa045"> 1590</a></span>&#160;<a class="code" href="classArmISA_1_1SoftwareBreakpoint.html#a1420bade0b69666b1da1e0afb2ffa045">SoftwareBreakpoint::routeToHyp</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> have_el2 = <a class="code" href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a>(tc);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keyword">const</span> HCR hcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">MISCREG_HCR_EL2</a>);</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    <span class="keyword">const</span> HDCR mdcr  = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060">MISCREG_MDCR_EL2</a>);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="keywordflow">return</span> have_el2 &amp;&amp; !<a class="code" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">inSecureState</a>(tc) &amp;&amp; <a class="code" href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">fromEL</a> &lt;= <a class="code" href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">EL1</a> &amp;&amp;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;        (hcr.tge || mdcr.tde);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ExceptionClass</a></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="classArmISA_1_1SoftwareBreakpoint.html#a3a19c732d12f605f4ab245840eb77da2"> 1602</a></span>&#160;<a class="code" href="classArmISA_1_1SoftwareBreakpoint.html#a3a19c732d12f605f4ab245840eb77da2">SoftwareBreakpoint::ec</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> const</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">from64</a> ? <a class="code" href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba977165fe541200d4ed87bb31b5bdab86">EC_SOFTWARE_BREAKPOINT_64</a> : <a class="code" href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">vals</a>.<a class="code" href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ec</a>;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="classArmISA_1_1ArmSev.html#a5148cf3b79d023fd609b2def64eb547d"> 1608</a></span>&#160;<a class="code" href="classArmISA_1_1ArmSev.html#a5148cf3b79d023fd609b2def64eb547d">ArmSev::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst) {</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Faults, <span class="stringliteral">&quot;Invoking ArmSev Fault\n&quot;</span>);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <span class="comment">// Set sev_mailbox to 1, clear the pending interrupt from remote</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="comment">// SEV execution and let pipeline continue as pcState is still</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    <span class="comment">// valid.</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">MISCREG_SEV_MAILBOX</a>, 1);</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">clearInterrupt</a>(tc-&gt;<a class="code" href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">threadId</a>(), <a class="code" href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">INT_SEV</a>, 0);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;}</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">// Instantiate all the templates to make the linker happy</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;Reset&gt;</a>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;UndefinedInstruction&gt;</a>;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SupervisorCall&gt;</a>;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SecureMonitorCall&gt;</a>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;HypervisorCall&gt;</a>;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;PrefetchAbort&gt;</a>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;DataAbort&gt;</a>;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;VirtualDataAbort&gt;</a>;</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;HypervisorTrap&gt;</a>;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;Interrupt&gt;</a>;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;VirtualInterrupt&gt;</a>;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;FastInterrupt&gt;</a>;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;VirtualFastInterrupt&gt;</a>;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SupervisorTrap&gt;</a>;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SecureMonitorTrap&gt;</a>;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;PCAlignmentFault&gt;</a>;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SPAlignmentFault&gt;</a>;</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SystemError&gt;</a>;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;SoftwareBreakpoint&gt;</a>;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmFaultVals.html">ArmFaultVals&lt;ArmSev&gt;</a>;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1AbortFault.html">AbortFault&lt;PrefetchAbort&gt;</a>;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1AbortFault.html">AbortFault&lt;DataAbort&gt;</a>;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classArmISA_1_1AbortFault.html">AbortFault&lt;VirtualDataAbort&gt;</a>;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="classArmISA_1_1IllegalInstSetStateFault.html#a53f467770cfe3a97e0e6ae72b4d5e2c7"> 1646</a></span>&#160;<a class="code" href="classArmISA_1_1IllegalInstSetStateFault.html#a53f467770cfe3a97e0e6ae72b4d5e2c7">IllegalInstSetStateFault::IllegalInstSetStateFault</a>()</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;{}</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a8092a8ffbf7e65c87bc2102609dc5059"> 1650</a></span>&#160;<a class="code" href="classArmISA_1_1ArmFault.html#a9fafdfb2083870a9e6460ed31bf24975">getFaultVAddr</a>(<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;<a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>)</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;{</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <span class="keyword">auto</span> arm_fault = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">if</span> (arm_fault) {</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        <span class="keywordflow">return</span> arm_fault-&gt;<a class="code" href="classArmISA_1_1ArmFault.html#a9fafdfb2083870a9e6460ed31bf24975">getFaultVAddr</a>(va);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;        <span class="keyword">auto</span> pgt_fault = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classGenericPageTableFault.html">GenericPageTableFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        <span class="keywordflow">if</span> (pgt_fault) {</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;            va = pgt_fault-&gt;<a class="code" href="classGenericPageTableFault.html#adc567691ce959a87e941628db924e641">getFaultVAddr</a>();</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        }</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        <span class="keyword">auto</span> align_fault = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classGenericAlignmentFault.html">GenericAlignmentFault</a> *<span class="keyword">&gt;</span>(fault.get());</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        <span class="keywordflow">if</span> (align_fault) {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;            va = align_fault-&gt;<a class="code" href="classGenericAlignmentFault.html#a523dd03c92e2a2f33d222e66aaca3102">getFaultVAddr</a>();</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;        }</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        <span class="comment">// Return false since it&#39;s not an address triggered exception</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    }</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;}</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;} <span class="comment">// namespace ArmISA</span></div><div class="ttc" id="classArmISA_1_1DataAbort_html_a8df81241cfdb408b7fcf039d3a132d17"><div class="ttname"><a href="classArmISA_1_1DataAbort.html#a8df81241cfdb408b7fcf039d3a132d17">ArmISA::DataAbort::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01340">faults.cc:1340</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classArmISA_1_1PCAlignmentFault_html_a4ff8dc6cf71752de6d3b7deb1f33a84c"><div class="ttname"><a href="classArmISA_1_1PCAlignmentFault.html#a4ff8dc6cf71752de6d3b7deb1f33a84c">ArmISA::PCAlignmentFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01526">faults.cc:1526</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a1d068459d7b3f859b562a7a009f6cde6"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a1d068459d7b3f859b562a7a009f6cde6">ArmISA::ArmFault::aarch64FaultSources</a></div><div class="ttdeci">static uint8_t aarch64FaultSources[NumFaultSources]</div><div class="ttdoc">Encodings of the fault sources in AArch64 state. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00130">faults.hh:130</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caed4f4a6f8aae9686c22ae8d180f40ab8">ArmISA::MISCREG_HSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00218">miscregs.hh:218</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a710c055f8e902e52d0f841a817215787"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a710c055f8e902e52d0f841a817215787">ArmISA::ArmFault::armPcElrOffset</a></div><div class="ttdeci">virtual uint8_t armPcElrOffset()=0</div></div>
<div class="ttc" id="classArmISA_1_1SecureMonitorCall_html_a9b3f2b9e33f93cdefe9917f850f9dbad"><div class="ttname"><a href="classArmISA_1_1SecureMonitorCall.html#a9b3f2b9e33f93cdefe9917f850f9dbad">ArmISA::SecureMonitorCall::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00897">faults.cc:897</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca37fffb602030144c098b21feae5e242f">ArmISA::MISCREG_TTBCR_S</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00198">miscregs.hh:198</a></div></div>
<div class="ttc" id="classThreadContext_html_a0eda7e29c83c27e4179777159006fddf"><div class="ttname"><a href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">ThreadContext::syscall</a></div><div class="ttdeci">virtual void syscall(int64_t callnum, Fault *fault)=0</div></div>
<div class="ttc" id="classArmISA_1_1FastInterrupt_html_a2489210efcf6bcfa34ecc5b44abc84ef"><div class="ttname"><a href="classArmISA_1_1FastInterrupt.html#a2489210efcf6bcfa34ecc5b44abc84ef">ArmISA::FastInterrupt::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01487">faults.cc:1487</a></div></div>
<div class="ttc" id="classArmISA_1_1VirtualInterrupt_html_ab6992a2238d72d1109c560bee89fe300"><div class="ttname"><a href="classArmISA_1_1VirtualInterrupt.html#ab6992a2238d72d1109c560bee89fe300">ArmISA::VirtualInterrupt::VirtualInterrupt</a></div><div class="ttdeci">VirtualInterrupt()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01471">faults.cc:1471</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html">ArmISA::ArmFault::FaultVals</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00157">faults.hh:157</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a31fde77ee9b4c93c30fc4a6299a7cc60"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a31fde77ee9b4c93c30fc4a6299a7cc60">ArmISA::ArmFault::span</a></div><div class="ttdeci">bool span</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00085">faults.hh:85</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba67e178d678012b0951bfea90f70e7090">ArmISA::ArmFault::PermissionLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00104">faults.hh:104</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba2f186e48fc132ed25f5400ff5c35e048">ArmISA::EC_PREFETCH_ABORT_CURR_EL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00639">types.hh:639</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baea9493060dcd2006da7506910c195ba5">ArmISA::EC_DATA_ABORT_CURR_EL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00644">types.hh:644</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a7d0efb0cabf7164c98bf8eddda31c1a8"><div class="ttname"><a href="namespaceArmISA.html#a7d0efb0cabf7164c98bf8eddda31c1a8">ArmISA::currEL</a></div><div class="ttdeci">static ExceptionLevel currEL(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8hh_source.html#l00158">utility.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc1a75c0a4b9ecbfe29cddd1176f7a3f">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00458">miscregs.hh:458</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991babe94c4a9d6e2e3cdb3c411b5dc4c0f41"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991babe94c4a9d6e2e3cdb3c411b5dc4c0f41">ArmISA::ArmFault::SynchronousExternalAbort</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00106">faults.hh:106</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64a8c3cd729ab103fd9af09c79c1cd3df7d">ArmISA::COND_AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00079">ccregs.hh:79</a></div></div>
<div class="ttc" id="classArmISA_1_1SecureMonitorTrap_html_a812980bc9137941079611bcda9d06b5b"><div class="ttname"><a href="classArmISA_1_1SecureMonitorTrap.html#a812980bc9137941079611bcda9d06b5b">ArmISA::SecureMonitorTrap::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01041">faults.cc:1041</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c75d790c0b82fa49e3891e5fa334e1e">ArmISA::MISCREG_VBAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00327">miscregs.hh:327</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca852880390e7b97cca94dd92985898c2b">ArmISA::MISCREG_ESR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00520">miscregs.hh:520</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a46c95c94b48869417f716247381e9548"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a46c95c94b48869417f716247381e9548">ArmISA::ArmFault::getFaultAddrReg64</a></div><div class="ttdeci">MiscRegIndex getFaultAddrReg64() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00367">faults.cc:367</a></div></div>
<div class="ttc" id="classArmSystem_html_a4f2481881215d884fdc1b2c5d63a2c15"><div class="ttname"><a href="classArmSystem.html#a4f2481881215d884fdc1b2c5d63a2c15">ArmSystem::haveSecurity</a></div><div class="ttdeci">bool haveSecurity() const</div><div class="ttdoc">Returns true if this system implements the Security Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00191">system.hh:191</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa174c01e09b28d57161a9d13a619514ba">ArmISA::INT_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00107">isa_traits.hh:107</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daec94daab9638b134b5dcc5b226c7c9c8">ArmISA::EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00586">types.hh:586</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac71e99c4e6f9de9760e1ea474af349d7">ArmISA::MISCREG_VMPIDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00171">miscregs.hh:171</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a9249da5da8e5e0fc984d51f8db3ddba7"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a9249da5da8e5e0fc984d51f8db3ddba7">ArmISA::ArmFault::from64</a></div><div class="ttdeci">bool from64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00072">faults.hh:72</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_a16cb69f5e0f9f470c5d24d5188879f63"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#a16cb69f5e0f9f470c5d24d5188879f63">ArmISA::ArmFault::FaultVals::currELTOffset</a></div><div class="ttdeci">const uint16_t currELTOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00164">faults.hh:164</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ad2df1115f52551555691caa354786cdc"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ad2df1115f52551555691caa354786cdc">ArmISA::ArmFault::issRaw</a></div><div class="ttdeci">uint32_t issRaw</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00069">faults.hh:69</a></div></div>
<div class="ttc" id="classArmISA_1_1SoftwareBreakpoint_html"><div class="ttname"><a href="classArmISA_1_1SoftwareBreakpoint.html">ArmISA::SoftwareBreakpoint</a></div><div class="ttdoc">System error (AArch64 only) </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00588">faults.hh:588</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_acf9ee082bcc7ce90acaf912c6ebfc52a"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#acf9ee082bcc7ce90acaf912c6ebfc52a">ArmISA::ArmFault::offset</a></div><div class="ttdeci">virtual FaultOffset offset(ThreadContext *tc)=0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad22e1e056516ed04bc079c3a3237878f">ArmISA::MISCREG_SPSR_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baee7b100b3afcb907c0280241cea737f9">ArmISA::EC_PREFETCH_ABORT_LOWER_EL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00637">types.hh:637</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6ec2fd6368d4b6668ee8155fc93d93b8">ArmISA::MISCREG_SCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00179">miscregs.hh:179</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baff6f23bdc4017d09e11399e5068b1b4b">ArmISA::EC_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00614">types.hh:614</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a76fdae42e4947560421db42eb4bb8e7f"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a76fdae42e4947560421db42eb4bb8e7f">ArmISA::AbortFault::setSyndrome</a></div><div class="ttdeci">void setSyndrome(ThreadContext *tc, MiscRegIndex syndrome_reg) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01115">faults.cc:1115</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classArmISA_1_1DataAbort_html_a36bbf78247a376da181dded02e161329"><div class="ttname"><a href="classArmISA_1_1DataAbort.html#a36bbf78247a376da181dded02e161329">ArmISA::DataAbort::annotate</a></div><div class="ttdeci">void annotate(AnnotationIDs id, uint64_t val) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01389">faults.cc:1389</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac235340b5f554a5f3b60ae1360b6a71f"><div class="ttname"><a href="namespaceArmISA.html#ac235340b5f554a5f3b60ae1360b6a71f">ArmISA::opModeIsT</a></div><div class="ttdeci">static bool opModeIsT(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00682">types.hh:682</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html_ab5424345802bf5f6770f2e450e2ecc49"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html#ab5424345802bf5f6770f2e450e2ecc49">ArmISA::ArmFaultVals::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00278">faults.hh:278</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7c66ffd5b1be0a9bdeacff320694a62f">ArmISA::MISCREG_VBAR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00614">miscregs.hh:614</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html"><div class="ttname"><a href="classArmISA_1_1ArmFault.html">ArmISA::ArmFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00065">faults.hh:65</a></div></div>
<div class="ttc" id="classBaseCPU_html_a22d5d4383de461d636cacbfb46853d7f"><div class="ttname"><a href="classBaseCPU.html#a22d5d4383de461d636cacbfb46853d7f">BaseCPU::clearInterrupt</a></div><div class="ttdeci">void clearInterrupt(ThreadID tid, int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00246">base.hh:246</a></div></div>
<div class="ttc" id="classArmISA_1_1Reset_html_a847b3e1556b433a98ad7afb8753b38c4"><div class="ttname"><a href="classArmISA_1_1Reset.html#a847b3e1556b433a98ad7afb8753b38c4">ArmISA::Reset::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00743">faults.cc:743</a></div></div>
<div class="ttc" id="classArmISA_1_1VirtualFastInterrupt_html_acd667a5f1b33af268393b49ca592872a"><div class="ttname"><a href="classArmISA_1_1VirtualFastInterrupt.html#acd667a5f1b33af268393b49ca592872a">ArmISA::VirtualFastInterrupt::VirtualFastInterrupt</a></div><div class="ttdeci">VirtualFastInterrupt()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01522">faults.cc:1522</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="classArmSystem_html_abe57440922a53b20273e526a0568be50"><div class="ttname"><a href="classArmSystem.html#abe57440922a53b20273e526a0568be50">ArmSystem::highestELIs64</a></div><div class="ttdeci">bool highestELIs64() const</div><div class="ttdoc">Returns true if the register width of the highest implemented exception level is 64 bits (ARMv8) ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00227">system.hh:227</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba4d8f21a15826f89e00b2aaa0a70bac8e">ArmISA::EC_HVC_64</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00632">types.hh:632</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba089bbab6b0a13b88a06d4e2c92d1cad0">ArmISA::EC_SMC_64</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00633">types.hh:633</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html_a6be8bd653539bbcc6a2bff4c0c2ed4a1"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">ArmISA::ArmStaticInst::annotateFault</a></div><div class="ttdeci">virtual void annotateFault(ArmFault *fault)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00511">static_inst.hh:511</a></div></div>
<div class="ttc" id="classArmISA_1_1DataAbort_html_ac262a72b5f9a39aa43350b1b53671808"><div class="ttname"><a href="classArmISA_1_1DataAbort.html#ac262a72b5f9a39aa43350b1b53671808">ArmISA::DataAbort::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01299">faults.cc:1299</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112baae117f9fa8045e0433602fa6caf1da6d">ArmISA::EC_PREFETCH_ABORT_TO_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00636">types.hh:636</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html"><div class="ttname"><a href="classArmISA_1_1AbortFault.html">ArmISA::AbortFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00413">faults.hh:413</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984">ArmISA::ArmFault::AnnotationIDs</a></div><div class="ttdeci">AnnotationIDs</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00132">faults.hh:132</a></div></div>
<div class="ttc" id="classThreadContext_html_add24ea69a3c1a7862d25bec95f9bdc95"><div class="ttname"><a href="classThreadContext.html#add24ea69a3c1a7862d25bec95f9bdc95">ThreadContext::getCpuPtr</a></div><div class="ttdeci">virtual BaseCPU * getCpuPtr()=0</div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">ArmISA::CCREG_V</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00048">ccregs.hh:48</a></div></div>
<div class="ttc" id="classBaseCPU_html_a0cfb29dd1f4b846bb4196dc240bd6681"><div class="ttname"><a href="classBaseCPU.html#a0cfb29dd1f4b846bb4196dc240bd6681">BaseCPU::clearInterrupts</a></div><div class="ttdeci">void clearInterrupts(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00252">base.hh:252</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a16ed26f2040515b0aa9f9f1a5dfa6f9d"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a16ed26f2040515b0aa9f9f1a5dfa6f9d">ArmISA::ArmFault::getFsr</a></div><div class="ttdeci">virtual FSR getFsr(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00241">faults.hh:241</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a1bbffb23e587ed481e447a5ecc9d1e61">ArmISA::ArmFault::S1PTW</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00134">faults.hh:134</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba92c71c02cfb0508f02f719812b05921f">ArmISA::EC_DATA_ABORT_TO_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00641">types.hh:641</a></div></div>
<div class="ttc" id="classArmISA_1_1SecureMonitorCall_html_a69160e7fb9c55e73b558e3a1520011dd"><div class="ttname"><a href="classArmISA_1_1SecureMonitorCall.html#a69160e7fb9c55e73b558e3a1520011dd">ArmISA::SecureMonitorCall::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01002">faults.cc:1002</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_a80b56cdeda1cbdfda2aa9950fe65bd79"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#a80b56cdeda1cbdfda2aa9950fe65bd79">ArmISA::ArmFault::FaultVals::currELHOffset</a></div><div class="ttdeci">const uint16_t currELHOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00165">faults.hh:165</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba6a1cd84fc308ea5817b0513b81373415">ArmISA::EC_HVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00628">types.hh:628</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984abf93b05300532e58b545ef374c5c31cc"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984abf93b05300532e58b545ef374c5c31cc">ArmISA::ArmFault::OFA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00140">faults.hh:140</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64aa70d927da179eb57d3aadf6ecc27898e">ArmISA::COND_UC</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00080">ccregs.hh:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6bb1943e82738f9d9ad7b6b9fea703b1">ArmISA::MISCREG_HPFAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00227">miscregs.hh:227</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a9532efc42629f82a9a46f93455b4c3e9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a9532efc42629f82a9a46f93455b4c3e9">ArmISA::ArmFault::fromEL</a></div><div class="ttdeci">ExceptionLevel fromEL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00074">faults.hh:74</a></div></div>
<div class="ttc" id="classArmISA_1_1FastInterrupt_html_af2aff6a44cb41299102f9869e0a37c08"><div class="ttname"><a href="classArmISA_1_1FastInterrupt.html#af2aff6a44cb41299102f9869e0a37c08">ArmISA::FastInterrupt::fiqDisable</a></div><div class="ttdeci">bool fiqDisable(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01511">faults.cc:1511</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">ArmISA::CCREG_NZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00046">ccregs.hh:46</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">ArmISA::MISCREG_SPSR_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00060">miscregs.hh:60</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacf75ea90cbb99d13fa8344000072d9dc">ArmISA::EC_PC_ALIGNMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00640">types.hh:640</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a74bd6067d3369fd3d8da50e53458bdc2"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a74bd6067d3369fd3d8da50e53458bdc2">ArmISA::ArmFault::fiqDisable</a></div><div class="ttdeci">virtual bool fiqDisable(ThreadContext *tc)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a24466240cd2c03c11f6e044d4ac11d93"><div class="ttname"><a href="namespaceArmISA.html#a24466240cd2c03c11f6e044d4ac11d93">ArmISA::getMPIDR</a></div><div class="ttdeci">RegVal getMPIDR(ArmSystem *arm_sys, ThreadContext *tc)</div><div class="ttdoc">This helper function is returing the value of MPIDR_EL1. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00263">utility.cc:263</a></div></div>
<div class="ttc" id="classFaultBase_html_a70d24f6fcbc429e1b3941e84a754c38e"><div class="ttname"><a href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase::name</a></div><div class="ttdeci">virtual FaultName name() const =0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba0bf8cdd9311ca8bff96e1fcb3ffd1105">ArmISA::ArmFault::AsynchronousExternalAbort</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00109">faults.hh:109</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa8b093879d9c3d3c53b43dc742fefb20d">ArmISA::MODE_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00602">types.hh:602</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">ArmISA::MISCREG_SPSR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00493">miscregs.hh:493</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a68bd861a3372e279b35f0ebdf5161a0c"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a68bd861a3372e279b35f0ebdf5161a0c">ArmISA::ArmFault::routeToHyp</a></div><div class="ttdeci">virtual bool routeToHyp(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00231">faults.hh:231</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca374ecc2ab96831f90c813f7cc9b9c06c">ArmISA::MISCREG_VBAR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00612">miscregs.hh:612</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">ArmISA::MISCREG_ELR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00494">miscregs.hh:494</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cab05fb75ce53c570d46d8707a58e5444d">ArmISA::MISCREG_SPSR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00504">miscregs.hh:504</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classArmSystem_html_abd9e0b33cfbfb2742ff1131b31fe37bb"><div class="ttname"><a href="classArmSystem.html#abd9e0b33cfbfb2742ff1131b31fe37bb">ArmSystem::haveEL</a></div><div class="ttdeci">static bool haveEL(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdoc">Return true if the system implements a specific exception level. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8cc_source.html#l00243">system.cc:243</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7acb08e0463457bb8896b2d4f021e071f5">ArmISA::ArmFault::LpaeTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00152">faults.hh:152</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorTrap_html_a21bc96070eab6908c256f3f2e1ea421d"><div class="ttname"><a href="classArmISA_1_1SupervisorTrap.html#a21bc96070eab6908c256f3f2e1ea421d">ArmISA::SupervisorTrap::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01032">faults.cc:1032</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html">ArmISA::ArmFaultVals</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00248">faults.hh:248</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_abcecd7214ec626e4bdcf5df4a517c52b"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#abcecd7214ec626e4bdcf5df4a517c52b">ArmISA::ArmFault::offset64</a></div><div class="ttdeci">virtual FaultOffset offset64(ThreadContext *tc)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a148177ccc2986c83dd4a609b6f384d07"><div class="ttname"><a href="namespaceArmISA.html#a148177ccc2986c83dd4a609b6f384d07">ArmISA::condCode</a></div><div class="ttdeci">Bitfield&lt; 31, 28 &gt; condCode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00121">types.hh:121</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorCall_html_a592f1f17dae2d87f5fd63bc600c500f7"><div class="ttname"><a href="classArmISA_1_1SupervisorCall.html#a592f1f17dae2d87f5fd63bc600c500f7">ArmISA::SupervisorCall::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00839">faults.cc:839</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_acc16bc2426ca96300dedc803a8b24ce2"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#acc16bc2426ca96300dedc803a8b24ce2">ArmISA::ArmFault::shortDescFaultSources</a></div><div class="ttdeci">static uint8_t shortDescFaultSources[NumFaultSources]</div><div class="ttdoc">Encodings of the fault sources when the short-desc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00125">faults.hh:125</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a9fafdfb2083870a9e6460ed31bf24975"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a9fafdfb2083870a9e6460ed31bf24975">ArmISA::ArmFault::getFaultVAddr</a></div><div class="ttdeci">virtual bool getFaultVAddr(Addr &amp;va) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00243">faults.hh:243</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></div><div class="ttdeci">ConditionCode</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00064">ccregs.hh:64</a></div></div>
<div class="ttc" id="arm_2utility_8hh_html"><div class="ttname"><a href="arm_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ad197283f993e829140d5f98e90509dca"><div class="ttname"><a href="namespaceX86ISA.html#ad197283f993e829140d5f98e90509dca">X86ISA::sf</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; sf</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00547">misc.hh:547</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca16206c90c6020addfc5855ddc0edf038">ArmISA::MISCREG_TTBCR_NS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00197">miscregs.hh:197</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caa29f08635f388d3c388635bd77940829">ArmISA::MISCREG_FAR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00526">miscregs.hh:526</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984aa5f7964286f5af02f7db96ce8b00ece8"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984aa5f7964286f5af02f7db96ce8b00ece8">ArmISA::ArmFault::SSE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00137">faults.hh:137</a></div></div>
<div class="ttc" id="classGenericAlignmentFault_html"><div class="ttname"><a href="classGenericAlignmentFault.html">GenericAlignmentFault</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00105">faults.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1UndefinedInstruction_html_ad24c74564d0b150a3744ec2977373c67"><div class="ttname"><a href="classArmISA_1_1UndefinedInstruction.html#ad24c74564d0b150a3744ec2977373c67">ArmISA::UndefinedInstruction::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00794">faults.cc:794</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">ArmISA::CCREG_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00049">ccregs.hh:49</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af131e4106f967b76540fcbdd084da71b"><div class="ttname"><a href="namespaceArmISA.html#af131e4106f967b76540fcbdd084da71b">ArmISA::ELIs64</a></div><div class="ttdeci">bool ELIs64(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00293">utility.cc:293</a></div></div>
<div class="ttc" id="arch_2arm_2faults_8hh_html"><div class="ttname"><a href="arch_2arm_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a0cafd1f4e2d0ba7ab9f0dbb0a16d16f9">ArmISA::ArmFault::VmsaTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00153">faults.hh:153</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa70b3a95c291f0c8f60389cff3803725b">ArmISA::INTREG_X8</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00137">intregs.hh:137</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919caf7b3320067d0141f9d3e408adb3200ea">ArmISA::MISCREG_HCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00472">miscregs.hh:472</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorTrap_html_a92d04577a23fa75179424e4e8ef5d669"><div class="ttname"><a href="classArmISA_1_1SupervisorTrap.html#a92d04577a23fa75179424e4e8ef5d669">ArmISA::SupervisorTrap::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01022">faults.cc:1022</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98da3dcb0a3ebc6bb1438051b3e943ae5325">ArmISA::EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00589">types.hh:589</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca97eecbdef114ffd3a77f279c034d909d">ArmISA::MISCREG_HDCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00186">miscregs.hh:186</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad36464fd90576e0a9715e3466023d998"><div class="ttname"><a href="namespaceArmISA.html#ad36464fd90576e0a9715e3466023d998">ArmISA::FaultOffset</a></div><div class="ttdeci">Addr FaultOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00061">faults.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadb86c08f9847cb18703b0fceeee1c030">ArmISA::MISCREG_ELR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00505">miscregs.hh:505</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abef911e12d6b54df5eca7f95f8aaae24"><div class="ttname"><a href="namespaceMipsISA.html#abef911e12d6b54df5eca7f95f8aaae24">MipsISA::ar</a></div><div class="ttdeci">Bitfield&lt; 12, 10 &gt; ar</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00224">pra_constants.hh:224</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a6d42bb90e15863fb1c45a7c1f2dfa3b2"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a6d42bb90e15863fb1c45a7c1f2dfa3b2">ArmISA::ArmFault::longDescFaultSources</a></div><div class="ttdeci">static uint8_t longDescFaultSources[NumFaultSources]</div><div class="ttdoc">Encodings of the fault sources when the long-desc. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00128">faults.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1SystemError_html_abab0e184b64e3bff19e6a08634fee0c6"><div class="ttname"><a href="classArmISA_1_1SystemError.html#abab0e184b64e3bff19e6a08634fee0c6">ArmISA::SystemError::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01555">faults.cc:1555</a></div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmSev_html_a5148cf3b79d023fd609b2def64eb547d"><div class="ttname"><a href="classArmISA_1_1ArmSev.html#a5148cf3b79d023fd609b2def64eb547d">ArmISA::ArmSev::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01608">faults.cc:1608</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca50b87b4279dc2c1133ed81214b2f482f">ArmISA::MISCREG_ELR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00512">miscregs.hh:512</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a"><div class="ttname"><a href="namespaceArmISA.html#a5944639e8d6a3ef3fd6a51234896148aa397eab29ef44121fc27ae29a330fc03a">ArmISA::INT_SEV</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00110">isa_traits.hh:110</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba18b36571f7d7d1cf72985b30e587769c">ArmISA::EC_INVALID</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00613">types.hh:613</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_abeeb41b56c5e168ef95b63ed277ecd8f"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#abeeb41b56c5e168ef95b63ed277ecd8f">ArmISA::AbortFault::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01207">faults.cc:1207</a></div></div>
<div class="ttc" id="classArmISA_1_1SystemError_html_a77d3d53c071c056072cc359713ec26a5"><div class="ttname"><a href="classArmISA_1_1SystemError.html#a77d3d53c071c056072cc359713ec26a5">ArmISA::SystemError::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01571">faults.cc:1571</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_a6032bf4b6c63965b0b5420f8f257e0aa"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#a6032bf4b6c63965b0b5420f8f257e0aa">ArmISA::ArmFault::FaultVals::lowerEL32Offset</a></div><div class="ttdeci">const uint16_t lowerEL32Offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00167">faults.hh:167</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba977165fe541200d4ed87bb31b5bdab86"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba977165fe541200d4ed87bb31b5bdab86">ArmISA::EC_SOFTWARE_BREAKPOINT_64</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00650">types.hh:650</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a5dcb344e2b2d38a93957c6a89d0fb674"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a5dcb344e2b2d38a93957c6a89d0fb674">ArmISA::ArmFault::instrAnnotate</a></div><div class="ttdeci">ArmStaticInst * instrAnnotate(const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00713">faults.cc:713</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cacc6c0d54b3de785d3e9bd57250007f71">ArmISA::MISCREG_HCR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00184">miscregs.hh:184</a></div></div>
<div class="ttc" id="classArmISA_1_1FastInterrupt_html_aa204360cef18c0c7e0c63e029b2d0fbe"><div class="ttname"><a href="classArmISA_1_1FastInterrupt.html#aa204360cef18c0c7e0c63e029b2d0fbe">ArmISA::FastInterrupt::abortDisable</a></div><div class="ttdeci">bool abortDisable(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01501">faults.cc:1501</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html_a951727a075d6b54ba531fbb2e8cb5026"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html#a951727a075d6b54ba531fbb2e8cb5026">ArmISA::ArmFaultVals&lt; HypervisorCall &gt;::routeToMonitor</a></div><div class="ttdeci">virtual bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00263">faults.hh:263</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html_a2486c4c98d3c12af56c27ab2220e9d39"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html#a2486c4c98d3c12af56c27ab2220e9d39">ArmISA::ArmFaultVals::vals</a></div><div class="ttdeci">ArmFault::FaultVals vals</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00617">faults.hh:617</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_af93cd55d748befdaeb905971df3955e9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#af93cd55d748befdaeb905971df3955e9">ArmISA::ArmFault::abortDisable</a></div><div class="ttdeci">virtual bool abortDisable(ThreadContext *tc)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba3d1db89a45ca3fb55f537b6409d3c4bd">ArmISA::ArmFault::DomainLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00103">faults.hh:103</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a70fd31135c8fd0fd5a21c2bf70a995ef"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a70fd31135c8fd0fd5a21c2bf70a995ef">ArmISA::ArmFault::AR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00147">faults.hh:147</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a39510b1c2b9a3bc190a62447a036237e"><div class="ttname"><a href="namespaceArmISA.html#a39510b1c2b9a3bc190a62447a036237e">ArmISA::opModeToEL</a></div><div class="ttdeci">static ExceptionLevel opModeToEL(OperatingMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00689">types.hh:689</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_a2d80c1c282159e63e85025d20192f903"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#a2d80c1c282159e63e85025d20192f903">ArmISA::ArmFault::FaultVals::lowerEL64Offset</a></div><div class="ttdeci">const uint16_t lowerEL64Offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00166">faults.hh:166</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa608a21bb93389523d7f4a59ab8fb5a9">ArmISA::ArmFault::NumFaultSources</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00119">faults.hh:119</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abf6ca896d3fd317eec17d4b55723b8ba"><div class="ttname"><a href="namespaceArmISA.html#abf6ca896d3fd317eec17d4b55723b8ba">ArmISA::ELIs32</a></div><div class="ttdeci">bool ELIs32(ThreadContext *tc, ExceptionLevel el)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00299">utility.cc:299</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991baa782d334223c4018c19e9bf673f98f67"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa782d334223c4018c19e9bf673f98f67">ArmISA::ArmFault::TranslationLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00101">faults.hh:101</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bacfa38b9658aa17d558dd31ffab819131">ArmISA::EC_ILLEGAL_INST</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00625">types.hh:625</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca540af25d1d321d1891bf4d9292c227c1">ArmISA::MISCREG_SCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00172">miscregs.hh:172</a></div></div>
<div class="ttc" id="classArmISA_1_1HypervisorCall_html"><div class="ttname"><a href="classArmISA_1_1HypervisorCall.html">ArmISA::HypervisorCall</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00388">faults.hh:388</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6a053ea48f0a33993f665a3583be7cce">ArmISA::MISCREG_SCTLR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00467">miscregs.hh:467</a></div></div>
<div class="ttc" id="classArmISA_1_1PrefetchAbort_html_ae52b9aa70d1d390addd366ad665f1377"><div class="ttname"><a href="classArmISA_1_1PrefetchAbort.html#ae52b9aa70d1d390addd366ad665f1377">ArmISA::PrefetchAbort::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01280">faults.cc:1280</a></div></div>
<div class="ttc" id="classArmISA_1_1HypervisorCall_html_a8aec0ff22245d1eb7ff214e8fd85a989"><div class="ttname"><a href="classArmISA_1_1HypervisorCall.html#a8aec0ff22245d1eb7ff214e8fd85a989">ArmISA::HypervisorCall::HypervisorCall</a></div><div class="ttdeci">HypervisorCall(ExtMachInst _machInst, uint32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00916">faults.cc:916</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca947307fca8bc903a3786a606758e4a41">ArmISA::MISCREG_FAR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00528">miscregs.hh:528</a></div></div>
<div class="ttc" id="classArmISA_1_1VirtualDataAbort_html_a8b7a3a4e428a30dfa1234d99b1fbe4c6"><div class="ttname"><a href="classArmISA_1_1VirtualDataAbort.html#a8b7a3a4e428a30dfa1234d99b1fbe4c6">ArmISA::VirtualDataAbort::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01427">faults.cc:1427</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cadfb1a0b52fdcd6e03f8182bd45af4d77">ArmISA::MISCREG_ESR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00524">miscregs.hh:524</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa86013c5c3682ecc03deaf42c249be495">ArmISA::MODE_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00601">types.hh:601</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a26086a98953234bf72f5d7d797b746c9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a26086a98953234bf72f5d7d797b746c9">ArmISA::ArmFault::SRT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00138">faults.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac06bae1106a3a3a9a27f8a340b32685b"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac06bae1106a3a3a9a27f8a340b32685b">ArmISA::ArmFault::countStat</a></div><div class="ttdeci">virtual FaultStat &amp; countStat()=0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a206b064a966a10aa0aee29eeac7a697a"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a206b064a966a10aa0aee29eeac7a697a">ArmISA::ArmFault::routeToMonitor</a></div><div class="ttdeci">virtual bool routeToMonitor(ThreadContext *tc) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba785d14726adf8fcf1c62e9c78be7e612">ArmISA::EC_STACK_PTR_ALIGNMENT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00645">types.hh:645</a></div></div>
<div class="ttc" id="classArmISA_1_1SoftwareBreakpoint_html_a34f3158648e21715d0ef9e6098b5d362"><div class="ttname"><a href="classArmISA_1_1SoftwareBreakpoint.html#a34f3158648e21715d0ef9e6098b5d362">ArmISA::SoftwareBreakpoint::SoftwareBreakpoint</a></div><div class="ttdeci">SoftwareBreakpoint(ExtMachInst _mach_inst, uint32_t _iss)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01585">faults.cc:1585</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_aac24a5a6fd01719b8832b2f7b4bf5e0a"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#aac24a5a6fd01719b8832b2f7b4bf5e0a">ArmISA::ArmFault::thumbPcOffset</a></div><div class="ttdeci">virtual uint8_t thumbPcOffset(bool isHyp)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5a527cd4f6298497a08d3a0b3ecc9e99">ArmISA::MISCREG_HSCTLR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00182">miscregs.hh:182</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">ArmISA::CCREG_C</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00047">ccregs.hh:47</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98daa4c3712f2de98a3c6557776ed120b2ed">ArmISA::EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00588">types.hh:588</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_aa76a02fe201f9449151eb7411741f1df"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#aa76a02fe201f9449151eb7411741f1df">ArmISA::ArmFault::getVector64</a></div><div class="ttdeci">Addr getVector64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00328">faults.cc:328</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classGenericAlignmentFault_html_a523dd03c92e2a2f33d222e66aaca3102"><div class="ttname"><a href="classGenericAlignmentFault.html#a523dd03c92e2a2f33d222e66aaca3102">GenericAlignmentFault::getFaultVAddr</a></div><div class="ttdeci">Addr getFaultVAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00114">faults.hh:114</a></div></div>
<div class="ttc" id="classArmSystem_html_a51a4ad0c83ab4119e940d3ca38ea3061"><div class="ttname"><a href="classArmSystem.html#a51a4ad0c83ab4119e940d3ca38ea3061">ArmSystem::haveVirtualization</a></div><div class="ttdeci">bool haveVirtualization() const</div><div class="ttdoc">Returns true if this system implements the virtualization Extensions. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00200">system.hh:200</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a31173096037780ca523498b4673c3cd1"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a31173096037780ca523498b4673c3cd1">ArmISA::ArmFault::machInst</a></div><div class="ttdeci">ExtMachInst machInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00068">faults.hh:68</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a513ba22c5f3400527dbe0370286b20ce"><div class="ttname"><a href="namespaceAlphaISA.html#a513ba22c5f3400527dbe0370286b20ce">AlphaISA::ExtMachInst</a></div><div class="ttdeci">uint64_t ExtMachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00041">types.hh:41</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupt_html_aecccfbf17b5e133c4efaa149b2ab2f39"><div class="ttname"><a href="classArmISA_1_1Interrupt.html#aecccfbf17b5e133c4efaa149b2ab2f39">ArmISA::Interrupt::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01448">faults.cc:1448</a></div></div>
<div class="ttc" id="classArmISA_1_1HypervisorCall_html_ad8f902d0c1be50bc5a4fa2ddd5cbe375"><div class="ttname"><a href="classArmISA_1_1HypervisorCall.html#ad8f902d0c1be50bc5a4fa2ddd5cbe375">ArmISA::HypervisorCall::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00921">faults.cc:921</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_aa4b33eecdc8ad7b47a265422193e03f8"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#aa4b33eecdc8ad7b47a265422193e03f8">ArmISA::ArmFault::getSyndromeReg64</a></div><div class="ttdeci">MiscRegIndex getSyndromeReg64() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00351">faults.cc:351</a></div></div>
<div class="ttc" id="classGenericPageTableFault_html"><div class="ttname"><a href="classGenericPageTableFault.html">GenericPageTableFault</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00093">faults.hh:93</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_aaabf670f894ee26c5a0b7a07863f30d6"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#aaabf670f894ee26c5a0b7a07863f30d6">ArmISA::ArmFault::invoke64</a></div><div class="ttdeci">void invoke64(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00619">faults.cc:619</a></div></div>
<div class="ttc" id="classArmISA_1_1PrefetchAbort_html_a180b684d2d4585008d0400bebaaab4cf"><div class="ttname"><a href="classArmISA_1_1PrefetchAbort.html#a180b684d2d4585008d0400bebaaab4cf">ArmISA::PrefetchAbort::routeToMonitor</a></div><div class="ttdeci">bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01268">faults.cc:1268</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a571ae736838660a936483888b7110af2"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a571ae736838660a936483888b7110af2">ArmISA::AbortFault::isMMUFault</a></div><div class="ttdeci">bool isMMUFault() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01219">faults.cc:1219</a></div></div>
<div class="ttc" id="classArmISA_1_1DataAbort_html_a40b8354414c1a8977d159724a62c962f"><div class="ttname"><a href="classArmISA_1_1DataAbort.html#a40b8354414c1a8977d159724a62c962f">ArmISA::DataAbort::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01362">faults.cc:1362</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac1d11d41fbfc2bd28293d43e1ad85b60">ArmISA::MISCREG_HPFAR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00527">miscregs.hh:527</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa3662f11aa86d9652a2b2f1db80d33525">ArmISA::MODE_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00603">types.hh:603</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="classArmISA_1_1UndefinedInstruction_html_ae45df021665e14dbcf14c3ca49b0e453"><div class="ttname"><a href="classArmISA_1_1UndefinedInstruction.html#ae45df021665e14dbcf14c3ca49b0e453">ArmISA::UndefinedInstruction::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00771">faults.cc:771</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorCall_html_ace9499b281c3b03f66bd85e5a693abb5"><div class="ttname"><a href="classArmISA_1_1SupervisorCall.html#ace9499b281c3b03f66bd85e5a693abb5">ArmISA::SupervisorCall::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00882">faults.cc:882</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991bad5887dc6f7d733671f5ca70a7545d4cf"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991bad5887dc6f7d733671f5ca70a7545d4cf">ArmISA::ArmFault::DebugEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00105">faults.hh:105</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bac3172217def2d8d02c3d60972a46d44b">ArmISA::EC_SMC_TO_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00629">types.hh:629</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a815fccb247136d28886f2d82805d7bcb">ArmISA::ArmFault::OVA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00135">faults.hh:135</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad31e9d4cb740f361765b5604985f048f">ArmISA::MISCREG_HVBAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00333">miscregs.hh:333</a></div></div>
<div class="ttc" id="classArmISA_1_1SPAlignmentFault_html_a68ecee226e11043fcfcda18309f2d942"><div class="ttname"><a href="classArmISA_1_1SPAlignmentFault.html#a68ecee226e11043fcfcda18309f2d942">ArmISA::SPAlignmentFault::SPAlignmentFault</a></div><div class="ttdeci">SPAlignmentFault()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01548">faults.cc:1548</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984ada51e61bb61f55f8fc53d128dc6d1b13"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984ada51e61bb61f55f8fc53d128dc6d1b13">ArmISA::ArmFault::CM</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00139">faults.hh:139</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_af61c292719cf4e16bc81239068c20a80"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#af61c292719cf4e16bc81239068c20a80">ArmISA::ArmFault::FaultVals::ec</a></div><div class="ttdeci">const ExceptionClass ec</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00185">faults.hh:185</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_ac1a0d8e70c6d17dc4e64acd3bcdc95cf"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#ac1a0d8e70c6d17dc4e64acd3bcdc95cf">ArmISA::AbortFault::getFaultVAddr</a></div><div class="ttdeci">bool getFaultVAddr(Addr &amp;va) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01236">faults.cc:1236</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a5c92c282cacbf2692b892b350531ff93"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">ArmISA::ArmFault::nextMode</a></div><div class="ttdeci">virtual OperatingMode nextMode()=0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba6d768f0e624f74c08959bf971eb97589">ArmISA::ArmFault::AlignmentFault</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00097">faults.hh:97</a></div></div>
<div class="ttc" id="classArmISA_1_1SecureMonitorCall_html_ad8c6071ff99fcb20823414dc4bdc48ee"><div class="ttname"><a href="classArmISA_1_1SecureMonitorCall.html#ad8c6071ff99fcb20823414dc4bdc48ee">ArmISA::SecureMonitorCall::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00993">faults.cc:993</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a07208c17e7c922df51ad4a313921a34c"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a07208c17e7c922df51ad4a313921a34c">ArmISA::ArmFault::thumbPcElrOffset</a></div><div class="ttdeci">virtual uint8_t thumbPcElrOffset()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112b"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112b">ArmISA::ExceptionClass</a></div><div class="ttdeci">ExceptionClass</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00612">types.hh:612</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupt_html_a7c1e6c4be58125fe937777ad269e1166"><div class="ttname"><a href="classArmISA_1_1Interrupt.html#a7c1e6c4be58125fe937777ad269e1166">ArmISA::Interrupt::abortDisable</a></div><div class="ttdeci">bool abortDisable(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01462">faults.cc:1462</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991baa9520ebb330c9ef2d8ff66e6b16017b9"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991baa9520ebb330c9ef2d8ff66e6b16017b9">ArmISA::ArmFault::FaultSourceInvalid</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00120">faults.hh:120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca309489dd7ba7778d15ee0407215a20a4">ArmISA::MISCREG_SEV_MAILBOX</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_af9738c784531315bb4ba685487e3104f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#af9738c784531315bb4ba685487e3104f">ArmISA::ArmFault::iss</a></div><div class="ttdeci">virtual uint32_t iss() const =0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984a644a553451b0dfc852bf086e7b224229"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984a644a553451b0dfc852bf086e7b224229">ArmISA::ArmFault::SF</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00146">faults.hh:146</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae55c8f9f651c9cec4c0de576544e991ba53c8138f04717b4930bb3fddf8b4403f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae55c8f9f651c9cec4c0de576544e991ba53c8138f04717b4930bb3fddf8b4403f">ArmISA::ArmFault::AccessFlagLL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00102">faults.hh:102</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="arch_2arm_2system_8hh_html"><div class="ttname"><a href="arch_2arm_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a881164d3e4888fa066b6beee21b94bfa"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a881164d3e4888fa066b6beee21b94bfa">ArmISA::ArmFault::getVector</a></div><div class="ttdeci">virtual Addr getVector(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00296">faults.cc:296</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a55fd78a34f452df0391bc46926724034"><div class="ttname"><a href="namespaceArmISA.html#a55fd78a34f452df0391bc46926724034">ArmISA::longDescFormatInUse</a></div><div class="ttdeci">bool longDescFormatInUse(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00228">utility.cc:228</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorCall_html_aec3d370ecc93d8c20333b25ec22a1dd1"><div class="ttname"><a href="classArmISA_1_1SupervisorCall.html#aec3d370ecc93d8c20333b25ec22a1dd1">ArmISA::SupervisorCall::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00866">faults.cc:866</a></div></div>
<div class="ttc" id="classArmISA_1_1Reset_html_a382c7bcf6c086e43e12f150eaf4f307f"><div class="ttname"><a href="classArmISA_1_1Reset.html#a382c7bcf6c086e43e12f150eaf4f307f">ArmISA::Reset::getVector</a></div><div class="ttdeci">Addr getVector(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00725">faults.cc:725</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a08ca08e977abd83ab95c7c4251ddf90d"><div class="ttname"><a href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">ArmISA::domain</a></div><div class="ttdeci">Bitfield&lt; 7, 4 &gt; domain</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00397">miscregs_types.hh:397</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a26a0e1fe14edb742e06e231fc3ee009f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a26a0e1fe14edb742e06e231fc3ee009f">ArmISA::ArmFault::hypRouted</a></div><div class="ttdeci">bool hypRouted</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00084">faults.hh:84</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2b9c16e2c454c387c4c34f4e185c55f2">ArmISA::MISCREG_ELR_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00067">miscregs.hh:67</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_aca35eba05ea8b1e2364ef0338acb9c0f"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#aca35eba05ea8b1e2364ef0338acb9c0f">ArmISA::ArmFault::FaultVals::offset</a></div><div class="ttdeci">const FaultOffset offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00161">faults.hh:161</a></div></div>
<div class="ttc" id="classStaticInst_html_ad9b6b1d5baf970022cc111373e22923d"><div class="ttname"><a href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">StaticInst::advancePC</a></div><div class="ttdeci">virtual void advancePC(TheISA::PCState &amp;pcState) const =0</div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a8ce41c62cccf86b10bf3669337a3ec88"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a8ce41c62cccf86b10bf3669337a3ec88">ArmISA::ArmFault::faultUpdated</a></div><div class="ttdeci">bool faultUpdated</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00082">faults.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca896e0f9942a14136d8bac636196fbc26">ArmISA::MISCREG_SPSR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00511">miscregs.hh:511</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_af80763dbb287cc2cca0d08abfccfb33f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#af80763dbb287cc2cca0d08abfccfb33f">ArmISA::ArmFault::to64</a></div><div class="ttdeci">bool to64</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00073">faults.hh:73</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca6e1c29f8f88c8befb0737028c053d3c4">ArmISA::MISCREG_FAR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00525">miscregs.hh:525</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac53724935bc2316bc75e1dfbb7005188"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac53724935bc2316bc75e1dfbb7005188">ArmISA::ArmFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00474">faults.cc:474</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a77e6fd49ff51fff04b662beb0a5f2f33"><div class="ttname"><a href="namespaceArmISA.html#a77e6fd49ff51fff04b662beb0a5f2f33">ArmISA::HighVecs</a></div><div class="ttdeci">const uint32_t HighVecs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2isa__traits_8hh_source.html#l00096">isa_traits.hh:96</a></div></div>
<div class="ttc" id="classArmISA_1_1SystemError_html_a5f67bb13d3feb6b305c08fe498927126"><div class="ttname"><a href="classArmISA_1_1SystemError.html#a5f67bb13d3feb6b305c08fe498927126">ArmISA::SystemError::SystemError</a></div><div class="ttdeci">SystemError()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01551">faults.cc:1551</a></div></div>
<div class="ttc" id="classArmISA_1_1SystemError_html_a550f5da6c9c289e4bd4673432d7c65ad"><div class="ttname"><a href="classArmISA_1_1SystemError.html#a550f5da6c9c289e4bd4673432d7c65ad">ArmISA::SystemError::routeToMonitor</a></div><div class="ttdeci">bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01562">faults.cc:1562</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a7a0523113d589850d0d84650835ce051"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a7a0523113d589850d0d84650835ce051">ArmISA::AbortFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01049">faults.cc:1049</a></div></div>
<div class="ttc" id="classThreadContext_html_a9ffd283cc1a80721d5baf84ae2ee4d00"><div class="ttname"><a href="classThreadContext.html#a9ffd283cc1a80721d5baf84ae2ee4d00">ThreadContext::threadId</a></div><div class="ttdeci">virtual int threadId() const =0</div></div>
<div class="ttc" id="classArmISA_1_1SoftwareBreakpoint_html_a1420bade0b69666b1da1e0afb2ffa045"><div class="ttname"><a href="classArmISA_1_1SoftwareBreakpoint.html#a1420bade0b69666b1da1e0afb2ffa045">ArmISA::SoftwareBreakpoint::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01590">faults.cc:1590</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a48e3e1968546710e6f7010c2a567413c"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a48e3e1968546710e6f7010c2a567413c">ArmISA::AbortFault::getFsr</a></div><div class="ttdeci">FSR getFsr(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01152">faults.cc:1152</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac215723693b2cfdee38d28f69a37f52f"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac215723693b2cfdee38d28f69a37f52f">ArmISA::ArmFault::toEL</a></div><div class="ttdeci">ExceptionLevel toEL</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00075">faults.hh:75</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac583baad2a774fe3b138ef043c84bcfb"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac583baad2a774fe3b138ef043c84bcfb">ArmISA::ArmFault::toMode</a></div><div class="ttdeci">OperatingMode toMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00077">faults.hh:77</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">ArmISA::MISCREG_SPSR_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00066">miscregs.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca9c3fbdad885dc58484a15fbb7efbb88a">ArmISA::MISCREG_ESR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00516">miscregs.hh:516</a></div></div>
<div class="ttc" id="classArmISA_1_1PCAlignmentFault_html_ac823a3e47533a92b86fec2558a858ca4"><div class="ttname"><a href="classArmISA_1_1PCAlignmentFault.html#ac823a3e47533a92b86fec2558a858ca4">ArmISA::PCAlignmentFault::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01535">faults.cc:1535</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">ArmISA::INTREG_LR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00072">intregs.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112badd54423ae2ad1e3336a44cc191f67443">ArmISA::EC_SVC_64</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00631">types.hh:631</a></div></div>
<div class="ttc" id="structArmISA_1_1ArmFault_1_1FaultVals_html_aed2f5c99745baa1ba263f209f126672a"><div class="ttname"><a href="structArmISA_1_1ArmFault_1_1FaultVals.html#aed2f5c99745baa1ba263f209f126672a">ArmISA::ArmFault::FaultVals::hypTrappable</a></div><div class="ttdeci">const bool hypTrappable</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00179">faults.hh:179</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorCall_html_ae0d298238b5a1f7bc4739910b489994b"><div class="ttname"><a href="classArmISA_1_1SupervisorCall.html#ae0d298238b5a1f7bc4739910b489994b">ArmISA::SupervisorCall::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00889">faults.cc:889</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112bab6d9ddb9c9c9ef45b02ae4a62aa03f9a">ArmISA::EC_SERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00648">types.hh:648</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5"><div class="ttname"><a href="namespaceArmISA.html#a6b7c17b7a5b9b9b5c8f8610bd27ba98dad1b4a69ba239877df9def4576845dfe5">ArmISA::EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00587">types.hh:587</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a2ce93266168b2f3763b6d05ea050edb4"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a2ce93266168b2f3763b6d05ea050edb4">ArmISA::AbortFault::abortDisable</a></div><div class="ttdeci">bool abortDisable(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01177">faults.cc:1177</a></div></div>
<div class="ttc" id="compiler_8hh_html"><div class="ttname"><a href="compiler_8hh.html">compiler.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4d415fa145a5b12231d0ceeb4c910e32">ArmISA::MISCREG_VBAR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00609">miscregs.hh:609</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab6e295e5f4536aeac757625b9bdeffa9"><div class="ttname"><a href="namespaceArmISA.html#ab6e295e5f4536aeac757625b9bdeffa9">ArmISA::cm</a></div><div class="ttdeci">Bitfield&lt; 13 &gt; cm</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00402">miscregs_types.hh:402</a></div></div>
<div class="ttc" id="classThreadContext_html_a36c8d3323b3e201ca43289e261e5d6ce"><div class="ttname"><a href="classThreadContext.html#a36c8d3323b3e201ca43289e261e5d6ce">ThreadContext::clearArchRegs</a></div><div class="ttdeci">virtual void clearArchRegs()=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cade4b60cfb1d5a208ea54f119692adc2a">ArmISA::MISCREG_SPSR_SVC</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00062">miscregs.hh:62</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a909d9c1c5114f5123a446927920e9dfd"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a909d9c1c5114f5123a446927920e9dfd">ArmISA::ArmFault::armPcOffset</a></div><div class="ttdeci">virtual uint8_t armPcOffset(bool isHyp)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a17830702f2a3c01ca77252e146d45bba"><div class="ttname"><a href="namespaceArmISA.html#a17830702f2a3c01ca77252e146d45bba">ArmISA::purifyTaggedAddr</a></div><div class="ttdeci">Addr purifyTaggedAddr(Addr addr, ThreadContext *tc, ExceptionLevel el, TTBCR tcr)</div><div class="ttdoc">Removes the tag from tagged addresses if that mode is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00394">utility.cc:394</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa30dcc6cd75f082e88b37560c616eb085">ArmISA::MODE_ABORT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00605">types.hh:605</a></div></div>
<div class="ttc" id="classArmISA_1_1IllegalInstSetStateFault_html_a53f467770cfe3a97e0e6ae72b4d5e2c7"><div class="ttname"><a href="classArmISA_1_1IllegalInstSetStateFault.html#a53f467770cfe3a97e0e6ae72b4d5e2c7">ArmISA::IllegalInstSetStateFault::IllegalInstSetStateFault</a></div><div class="ttdeci">IllegalInstSetStateFault()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01646">faults.cc:1646</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caa10cc39a52b92ebf858ea22641d4b8f67">ArmISA::MODE_UNDEFINED</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00607">types.hh:607</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a751a7f2f804734130e4d689e26f370f8"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a751a7f2f804734130e4d689e26f370f8">ArmISA::ArmFault::update</a></div><div class="ttdeci">void update(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00424">faults.cc:424</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">ArmISA::MISCREG_SPSR_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00064">miscregs.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a16ca273c55a565444b5e169c7a6e1693"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a16ca273c55a565444b5e169c7a6e1693">ArmISA::AbortFault::annotate</a></div><div class="ttdeci">void annotate(ArmFault::AnnotationIDs id, uint64_t val) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01188">faults.cc:1188</a></div></div>
<div class="ttc" id="classArmISA_1_1FastInterrupt_html_a48499d531b8f283e3a02bd2519038bd6"><div class="ttname"><a href="classArmISA_1_1FastInterrupt.html#a48499d531b8f283e3a02bd2519038bd6">ArmISA::FastInterrupt::routeToMonitor</a></div><div class="ttdeci">bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01475">faults.cc:1475</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba72a9356904e83cc880d2965452107d7f">ArmISA::EC_DATA_ABORT_LOWER_EL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00642">types.hh:642</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_aa34b66d795b0b6467b7138d5818bc347"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#aa34b66d795b0b6467b7138d5818bc347">ArmISA::ArmFault::setSyndrome</a></div><div class="ttdeci">virtual void setSyndrome(ThreadContext *tc, MiscRegIndex syndrome_reg)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00383">faults.cc:383</a></div></div>
<div class="ttc" id="classArmISA_1_1SupervisorTrap_html_afc96831624aa5fccff6d85ddba5c92ef"><div class="ttname"><a href="classArmISA_1_1SupervisorTrap.html#afc96831624aa5fccff6d85ddba5c92ef">ArmISA::SupervisorTrap::routeToHyp</a></div><div class="ttdeci">bool routeToHyp(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01008">faults.cc:1008</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abb263f4ec2a2852ac26b5c33c6f5897b"><div class="ttname"><a href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState</a></div><div class="ttdeci">bool inSecureState(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00205">utility.cc:205</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ad0027240bc70da565755a65a19044cbf"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ad0027240bc70da565755a65a19044cbf">ArmISA::ArmFault::ec</a></div><div class="ttdeci">virtual ExceptionClass ec(ThreadContext *tc) const =0</div></div>
<div class="ttc" id="classArmISA_1_1PrefetchAbort_html_a6e742ea285b29855dc4311bf0def978b"><div class="ttname"><a href="classArmISA_1_1PrefetchAbort.html#a6e742ea285b29855dc4311bf0def978b">ArmISA::PrefetchAbort::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01243">faults.cc:1243</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac81ed598242aa264e2a1ae14f8eb8710">ArmISA::MISCREG_MVBAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00330">miscregs.hh:330</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caaedd810eb5d1b0c2632821f8b7abc0fe0">ArmISA::MODE_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00604">types.hh:604</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html_adc07f1d6e5c82c5261e822135e23068f"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html#adc07f1d6e5c82c5261e822135e23068f">ArmISA::ArmFaultVals::offset64</a></div><div class="ttdeci">FaultOffset offset64(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00954">faults.cc:954</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca25e01e2437793648b59e468b134153e4">ArmISA::MISCREG_SCR_EL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00479">miscregs.hh:479</a></div></div>
<div class="ttc" id="classArmISA_1_1HypervisorTrap_html_a4e4c40ee84d5a5d6f2bfbef73484705f"><div class="ttname"><a href="classArmISA_1_1HypervisorTrap.html#a4e4c40ee84d5a5d6f2bfbef73484705f">ArmISA::HypervisorTrap::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00927">faults.cc:927</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523fc954142987a41e0ce0f88662fa0a">ArmISA::MISCREG_SPSR_MON</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00063">miscregs.hh:63</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ac7119dff39f998f7a72c869891452cd7a62e8c033ec3647cfa247293db2feaf92">ArmISA::ArmFault::UnknownTran</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00154">faults.hh:154</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classArmSystem_html_a3a993b208c487a8bde966248273ce38e"><div class="ttname"><a href="classArmSystem.html#a3a993b208c487a8bde966248273ce38e">ArmSystem::resetAddr</a></div><div class="ttdeci">Addr resetAddr() const</div><div class="ttdoc">Returns the reset address if the highest implemented exception level is 64 bits (ARMv8) ...</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2system_8hh_source.html#l00241">system.hh:241</a></div></div>
<div class="ttc" id="classRefCountingPtr_html_a6ba1e6ea7f4c729f327cd72d2b39d7a3"><div class="ttname"><a href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">RefCountingPtr::get</a></div><div class="ttdeci">T * get() const</div><div class="ttdoc">Directly access the pointer itself without taking a reference. </div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00221">refcnt.hh:221</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">ArmISA::MISCREG_SPSR_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00061">miscregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca523823ba497da588d45310898fe14b52">ArmISA::MISCREG_LOCKFLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00080">miscregs.hh:80</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="classArmISA_1_1SoftwareBreakpoint_html_a3a19c732d12f605f4ab245840eb77da2"><div class="ttname"><a href="classArmISA_1_1SoftwareBreakpoint.html#a3a19c732d12f605f4ab245840eb77da2">ArmISA::SoftwareBreakpoint::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01602">faults.cc:1602</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFaultVals_html_acfbe8351dbc445bc5023ff808722c2fd"><div class="ttname"><a href="classArmISA_1_1ArmFaultVals.html#acfbe8351dbc445bc5023ff808722c2fd">ArmISA::ArmFaultVals::offset</a></div><div class="ttdeci">FaultOffset offset(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00934">faults.cc:934</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_a610a884fdab6b598325d5d47577179aa"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#a610a884fdab6b598325d5d47577179aa">ArmISA::ArmFault::fromMode</a></div><div class="ttdeci">OperatingMode fromMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00076">faults.hh:76</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa5e8603adbb320e6674263514671c3517">ArmISA::INTREG_R7</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00063">intregs.hh:63</a></div></div>
<div class="ttc" id="classArmISA_1_1Interrupt_html_a0f01579d50243fbf7119a1d3c01bda7a"><div class="ttname"><a href="classArmISA_1_1Interrupt.html#a0f01579d50243fbf7119a1d3c01bda7a">ArmISA::Interrupt::routeToMonitor</a></div><div class="ttdeci">bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01436">faults.cc:1436</a></div></div>
<div class="ttc" id="classArmISA_1_1DataAbort_html_ac4bbf078c2600e465ed47d380377c404"><div class="ttname"><a href="classArmISA_1_1DataAbort.html#ac4bbf078c2600e465ed47d380377c404">ArmISA::DataAbort::routeToMonitor</a></div><div class="ttdeci">bool routeToMonitor(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01328">faults.cc:1328</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca4750c028a717da1f74e34035b16b9848">ArmISA::MISCREG_SCTLR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00470">miscregs.hh:470</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a997e13ea56e791849c1c12d7d5369798"><div class="ttname"><a href="namespaceArmISA.html#a997e13ea56e791849c1c12d7d5369798">ArmISA::cond</a></div><div class="ttdeci">cond</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba1c78c2dfe6c7eecd66e4ab92f6ce5cde"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba1c78c2dfe6c7eecd66e4ab92f6ce5cde">ArmISA::EC_SOFTWARE_BREAKPOINT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00649">types.hh:649</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca2838d0aa9c391efb59ffd8ffd1182060">ArmISA::MISCREG_MDCR_EL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00473">miscregs.hh:473</a></div></div>
<div class="ttc" id="classFaultBase_html_abc0bfc0aefe9dbfd0393c010b9273e72"><div class="ttname"><a href="classFaultBase.html#abc0bfc0aefe9dbfd0393c010b9273e72">FaultBase::invoke</a></div><div class="ttdeci">virtual void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8cc_source.html#l00043">faults.cc:43</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmFault_html_ae6dafc1e97284429cc25565e1f683984ae37c665bd369d9bdf5018a2cd66b0c42"><div class="ttname"><a href="classArmISA_1_1ArmFault.html#ae6dafc1e97284429cc25565e1f683984ae37c665bd369d9bdf5018a2cd66b0c42">ArmISA::ArmFault::SAS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8hh_source.html#l00136">faults.hh:136</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49"><div class="ttname"><a href="namespaceArmISA.html#a9134983853f4df163bc2c9603220112ba8b9c891cbcd7341a3cd18b3d5484ec49">ArmISA::EC_SVC_TO_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00626">types.hh:626</a></div></div>
<div class="ttc" id="classGenericPageTableFault_html_adc567691ce959a87e941628db924e641"><div class="ttname"><a href="classGenericPageTableFault.html#adc567691ce959a87e941628db924e641">GenericPageTableFault::getFaultVAddr</a></div><div class="ttdeci">Addr getFaultVAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2faults_8hh_source.html#l00102">faults.hh:102</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990caabe7248ed532124da7df4c82944df7225">ArmISA::MODE_HYP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00606">types.hh:606</a></div></div>
<div class="ttc" id="classArmISA_1_1UndefinedInstruction_html_a2d3241ffce6b58eedf3ac8eacd908756"><div class="ttname"><a href="classArmISA_1_1UndefinedInstruction.html#a2d3241ffce6b58eedf3ac8eacd908756">ArmISA::UndefinedInstruction::ec</a></div><div class="ttdeci">ExceptionClass ec(ThreadContext *tc) const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00905">faults.cc:905</a></div></div>
<div class="ttc" id="classArmISA_1_1UndefinedInstruction_html_a4ac4038ed3509004e7961968764c4450"><div class="ttname"><a href="classArmISA_1_1UndefinedInstruction.html#a4ac4038ed3509004e7961968764c4450">ArmISA::UndefinedInstruction::iss</a></div><div class="ttdeci">uint32_t iss() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l00810">faults.cc:810</a></div></div>
<div class="ttc" id="classArmISA_1_1AbortFault_html_a81ef2514a732f419021d123b0eafae18"><div class="ttname"><a href="classArmISA_1_1AbortFault.html#a81ef2514a732f419021d123b0eafae18">ArmISA::AbortFault::getFaultStatusCode</a></div><div class="ttdeci">uint8_t getFaultStatusCode(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2faults_8cc_source.html#l01126">faults.cc:1126</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
