// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module PEG_Cmtx_PEG_Cmtx_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        start_32_3,
        end_32,
        local_C_V_15_address0,
        local_C_V_15_ce0,
        local_C_V_15_q0,
        local_C_V_15_address1,
        local_C_V_15_ce1,
        local_C_V_15_we1,
        local_C_V_15_d1,
        local_C_V_14_address0,
        local_C_V_14_ce0,
        local_C_V_14_q0,
        local_C_V_14_address1,
        local_C_V_14_ce1,
        local_C_V_14_we1,
        local_C_V_14_d1,
        local_C_V_13_address0,
        local_C_V_13_ce0,
        local_C_V_13_q0,
        local_C_V_13_address1,
        local_C_V_13_ce1,
        local_C_V_13_we1,
        local_C_V_13_d1,
        local_C_V_12_address0,
        local_C_V_12_ce0,
        local_C_V_12_q0,
        local_C_V_12_address1,
        local_C_V_12_ce1,
        local_C_V_12_we1,
        local_C_V_12_d1,
        local_C_V_11_address0,
        local_C_V_11_ce0,
        local_C_V_11_q0,
        local_C_V_11_address1,
        local_C_V_11_ce1,
        local_C_V_11_we1,
        local_C_V_11_d1,
        local_C_V_10_address0,
        local_C_V_10_ce0,
        local_C_V_10_q0,
        local_C_V_10_address1,
        local_C_V_10_ce1,
        local_C_V_10_we1,
        local_C_V_10_d1,
        local_C_V_9_address0,
        local_C_V_9_ce0,
        local_C_V_9_q0,
        local_C_V_9_address1,
        local_C_V_9_ce1,
        local_C_V_9_we1,
        local_C_V_9_d1,
        local_C_V_8_address0,
        local_C_V_8_ce0,
        local_C_V_8_q0,
        local_C_V_8_address1,
        local_C_V_8_ce1,
        local_C_V_8_we1,
        local_C_V_8_d1,
        local_C_V_7_address0,
        local_C_V_7_ce0,
        local_C_V_7_q0,
        local_C_V_7_address1,
        local_C_V_7_ce1,
        local_C_V_7_we1,
        local_C_V_7_d1,
        local_C_V_6_address0,
        local_C_V_6_ce0,
        local_C_V_6_q0,
        local_C_V_6_address1,
        local_C_V_6_ce1,
        local_C_V_6_we1,
        local_C_V_6_d1,
        local_C_V_5_address0,
        local_C_V_5_ce0,
        local_C_V_5_q0,
        local_C_V_5_address1,
        local_C_V_5_ce1,
        local_C_V_5_we1,
        local_C_V_5_d1,
        local_C_V_4_address0,
        local_C_V_4_ce0,
        local_C_V_4_q0,
        local_C_V_4_address1,
        local_C_V_4_ce1,
        local_C_V_4_we1,
        local_C_V_4_d1,
        local_C_V_3_address0,
        local_C_V_3_ce0,
        local_C_V_3_q0,
        local_C_V_3_address1,
        local_C_V_3_ce1,
        local_C_V_3_we1,
        local_C_V_3_d1,
        local_C_V_2_address0,
        local_C_V_2_ce0,
        local_C_V_2_q0,
        local_C_V_2_address1,
        local_C_V_2_ce1,
        local_C_V_2_we1,
        local_C_V_2_d1,
        local_C_V_1_address0,
        local_C_V_1_ce0,
        local_C_V_1_q0,
        local_C_V_1_address1,
        local_C_V_1_ce1,
        local_C_V_1_we1,
        local_C_V_1_d1,
        local_C_V_address0,
        local_C_V_ce0,
        local_C_V_q0,
        local_C_V_address1,
        local_C_V_ce1,
        local_C_V_we1,
        local_C_V_d1,
        fifo_aBvec_0_dout,
        fifo_aBvec_0_empty_n,
        fifo_aBvec_0_read,
        fifo_aBvec_1_dout,
        fifo_aBvec_1_empty_n,
        fifo_aBvec_1_read,
        fifo_aBvec_2_dout,
        fifo_aBvec_2_empty_n,
        fifo_aBvec_2_read,
        fifo_aBvec_3_dout,
        fifo_aBvec_3_empty_n,
        fifo_aBvec_3_read
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] start_32_3;
input  [31:0] end_32;
output  [12:0] local_C_V_15_address0;
output   local_C_V_15_ce0;
input  [63:0] local_C_V_15_q0;
output  [12:0] local_C_V_15_address1;
output   local_C_V_15_ce1;
output   local_C_V_15_we1;
output  [63:0] local_C_V_15_d1;
output  [12:0] local_C_V_14_address0;
output   local_C_V_14_ce0;
input  [63:0] local_C_V_14_q0;
output  [12:0] local_C_V_14_address1;
output   local_C_V_14_ce1;
output   local_C_V_14_we1;
output  [63:0] local_C_V_14_d1;
output  [12:0] local_C_V_13_address0;
output   local_C_V_13_ce0;
input  [63:0] local_C_V_13_q0;
output  [12:0] local_C_V_13_address1;
output   local_C_V_13_ce1;
output   local_C_V_13_we1;
output  [63:0] local_C_V_13_d1;
output  [12:0] local_C_V_12_address0;
output   local_C_V_12_ce0;
input  [63:0] local_C_V_12_q0;
output  [12:0] local_C_V_12_address1;
output   local_C_V_12_ce1;
output   local_C_V_12_we1;
output  [63:0] local_C_V_12_d1;
output  [12:0] local_C_V_11_address0;
output   local_C_V_11_ce0;
input  [63:0] local_C_V_11_q0;
output  [12:0] local_C_V_11_address1;
output   local_C_V_11_ce1;
output   local_C_V_11_we1;
output  [63:0] local_C_V_11_d1;
output  [12:0] local_C_V_10_address0;
output   local_C_V_10_ce0;
input  [63:0] local_C_V_10_q0;
output  [12:0] local_C_V_10_address1;
output   local_C_V_10_ce1;
output   local_C_V_10_we1;
output  [63:0] local_C_V_10_d1;
output  [12:0] local_C_V_9_address0;
output   local_C_V_9_ce0;
input  [63:0] local_C_V_9_q0;
output  [12:0] local_C_V_9_address1;
output   local_C_V_9_ce1;
output   local_C_V_9_we1;
output  [63:0] local_C_V_9_d1;
output  [12:0] local_C_V_8_address0;
output   local_C_V_8_ce0;
input  [63:0] local_C_V_8_q0;
output  [12:0] local_C_V_8_address1;
output   local_C_V_8_ce1;
output   local_C_V_8_we1;
output  [63:0] local_C_V_8_d1;
output  [12:0] local_C_V_7_address0;
output   local_C_V_7_ce0;
input  [63:0] local_C_V_7_q0;
output  [12:0] local_C_V_7_address1;
output   local_C_V_7_ce1;
output   local_C_V_7_we1;
output  [63:0] local_C_V_7_d1;
output  [12:0] local_C_V_6_address0;
output   local_C_V_6_ce0;
input  [63:0] local_C_V_6_q0;
output  [12:0] local_C_V_6_address1;
output   local_C_V_6_ce1;
output   local_C_V_6_we1;
output  [63:0] local_C_V_6_d1;
output  [12:0] local_C_V_5_address0;
output   local_C_V_5_ce0;
input  [63:0] local_C_V_5_q0;
output  [12:0] local_C_V_5_address1;
output   local_C_V_5_ce1;
output   local_C_V_5_we1;
output  [63:0] local_C_V_5_d1;
output  [12:0] local_C_V_4_address0;
output   local_C_V_4_ce0;
input  [63:0] local_C_V_4_q0;
output  [12:0] local_C_V_4_address1;
output   local_C_V_4_ce1;
output   local_C_V_4_we1;
output  [63:0] local_C_V_4_d1;
output  [12:0] local_C_V_3_address0;
output   local_C_V_3_ce0;
input  [63:0] local_C_V_3_q0;
output  [12:0] local_C_V_3_address1;
output   local_C_V_3_ce1;
output   local_C_V_3_we1;
output  [63:0] local_C_V_3_d1;
output  [12:0] local_C_V_2_address0;
output   local_C_V_2_ce0;
input  [63:0] local_C_V_2_q0;
output  [12:0] local_C_V_2_address1;
output   local_C_V_2_ce1;
output   local_C_V_2_we1;
output  [63:0] local_C_V_2_d1;
output  [12:0] local_C_V_1_address0;
output   local_C_V_1_ce0;
input  [63:0] local_C_V_1_q0;
output  [12:0] local_C_V_1_address1;
output   local_C_V_1_ce1;
output   local_C_V_1_we1;
output  [63:0] local_C_V_1_d1;
output  [12:0] local_C_V_address0;
output   local_C_V_ce0;
input  [63:0] local_C_V_q0;
output  [12:0] local_C_V_address1;
output   local_C_V_ce1;
output   local_C_V_we1;
output  [63:0] local_C_V_d1;
input  [274:0] fifo_aBvec_0_dout;
input   fifo_aBvec_0_empty_n;
output   fifo_aBvec_0_read;
input  [274:0] fifo_aBvec_1_dout;
input   fifo_aBvec_1_empty_n;
output   fifo_aBvec_1_read;
input  [274:0] fifo_aBvec_2_dout;
input   fifo_aBvec_2_empty_n;
output   fifo_aBvec_2_read;
input  [274:0] fifo_aBvec_3_dout;
input   fifo_aBvec_3_empty_n;
output   fifo_aBvec_3_read;

reg ap_idle;
reg local_C_V_15_ce0;
reg local_C_V_15_ce1;
reg local_C_V_15_we1;
reg local_C_V_14_ce0;
reg local_C_V_14_ce1;
reg local_C_V_14_we1;
reg local_C_V_13_ce0;
reg local_C_V_13_ce1;
reg local_C_V_13_we1;
reg local_C_V_12_ce0;
reg local_C_V_12_ce1;
reg local_C_V_12_we1;
reg local_C_V_11_ce0;
reg local_C_V_11_ce1;
reg local_C_V_11_we1;
reg local_C_V_10_ce0;
reg local_C_V_10_ce1;
reg local_C_V_10_we1;
reg local_C_V_9_ce0;
reg local_C_V_9_ce1;
reg local_C_V_9_we1;
reg local_C_V_8_ce0;
reg local_C_V_8_ce1;
reg local_C_V_8_we1;
reg local_C_V_7_ce0;
reg local_C_V_7_ce1;
reg local_C_V_7_we1;
reg local_C_V_6_ce0;
reg local_C_V_6_ce1;
reg local_C_V_6_we1;
reg local_C_V_5_ce0;
reg local_C_V_5_ce1;
reg local_C_V_5_we1;
reg local_C_V_4_ce0;
reg local_C_V_4_ce1;
reg local_C_V_4_we1;
reg local_C_V_3_ce0;
reg local_C_V_3_ce1;
reg local_C_V_3_we1;
reg local_C_V_2_ce0;
reg local_C_V_2_ce1;
reg local_C_V_2_we1;
reg local_C_V_1_ce0;
reg local_C_V_1_ce1;
reg local_C_V_1_we1;
reg local_C_V_ce0;
reg local_C_V_ce1;
reg local_C_V_we1;
reg fifo_aBvec_0_read;
reg fifo_aBvec_1_read;
reg fifo_aBvec_2_read;
reg fifo_aBvec_3_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln254_fu_610_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln260_2_fu_628_p2;
reg   [0:0] and_ln260_2_reg_1788;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter1_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter2_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter3_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter4_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter5_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter6_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter7_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter8_reg;
reg   [0:0] and_ln260_2_reg_1788_pp0_iter9_reg;
wire   [17:0] elem_val_row_V_3_fu_638_p1;
reg   [17:0] elem_val_row_V_3_reg_1792;
wire   [31:0] elem_val_abvec_M_elems_fu_722_p1;
reg   [31:0] elem_val_abvec_M_elems_reg_1797;
reg   [31:0] elem_val_abvec_M_elems_reg_1797_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_reg_1797_pp0_iter2_reg;
wire   [31:0] elem_val_abvec_M_elems_1_fu_726_p1;
reg   [31:0] elem_val_abvec_M_elems_1_reg_1802;
reg   [31:0] elem_val_abvec_M_elems_1_reg_1802_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_1_reg_1802_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_fu_730_p1;
reg   [31:0] bitcast_ln78_reg_1807;
reg   [31:0] bitcast_ln78_reg_1807_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_reg_1807_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_1_fu_734_p1;
reg   [31:0] bitcast_ln78_1_reg_1812;
reg   [31:0] bitcast_ln78_1_reg_1812_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_1_reg_1812_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_2_fu_738_p1;
reg   [31:0] bitcast_ln78_2_reg_1817;
reg   [31:0] bitcast_ln78_2_reg_1817_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_2_reg_1817_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_3_fu_742_p1;
reg   [31:0] bitcast_ln78_3_reg_1822;
reg   [31:0] bitcast_ln78_3_reg_1822_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_3_reg_1822_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_4_fu_746_p1;
reg   [31:0] bitcast_ln78_4_reg_1827;
reg   [31:0] bitcast_ln78_4_reg_1827_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_4_reg_1827_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_5_fu_750_p1;
reg   [31:0] bitcast_ln78_5_reg_1832;
reg   [31:0] bitcast_ln78_5_reg_1832_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_5_reg_1832_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_1837;
reg   [0:0] p_Result_s_reg_1837_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_1837_pp0_iter9_reg;
wire   [17:0] elem_val_row_V_2_fu_766_p1;
reg   [17:0] elem_val_row_V_2_reg_1841;
wire   [31:0] elem_val_abvec_M_elems_2_fu_850_p1;
reg   [31:0] elem_val_abvec_M_elems_2_reg_1846;
reg   [31:0] elem_val_abvec_M_elems_2_reg_1846_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_2_reg_1846_pp0_iter2_reg;
wire   [31:0] elem_val_abvec_M_elems_3_fu_854_p1;
reg   [31:0] elem_val_abvec_M_elems_3_reg_1851;
reg   [31:0] elem_val_abvec_M_elems_3_reg_1851_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_3_reg_1851_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_8_fu_858_p1;
reg   [31:0] bitcast_ln78_8_reg_1856;
reg   [31:0] bitcast_ln78_8_reg_1856_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_8_reg_1856_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_9_fu_862_p1;
reg   [31:0] bitcast_ln78_9_reg_1861;
reg   [31:0] bitcast_ln78_9_reg_1861_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_9_reg_1861_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_10_fu_866_p1;
reg   [31:0] bitcast_ln78_10_reg_1866;
reg   [31:0] bitcast_ln78_10_reg_1866_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_10_reg_1866_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_11_fu_870_p1;
reg   [31:0] bitcast_ln78_11_reg_1871;
reg   [31:0] bitcast_ln78_11_reg_1871_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_11_reg_1871_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_12_fu_874_p1;
reg   [31:0] bitcast_ln78_12_reg_1876;
reg   [31:0] bitcast_ln78_12_reg_1876_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_12_reg_1876_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_13_fu_878_p1;
reg   [31:0] bitcast_ln78_13_reg_1881;
reg   [31:0] bitcast_ln78_13_reg_1881_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_13_reg_1881_pp0_iter2_reg;
reg   [0:0] p_Result_5_reg_1886;
reg   [0:0] p_Result_5_reg_1886_pp0_iter1_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter2_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter3_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter4_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter5_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter6_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter7_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter8_reg;
reg   [0:0] p_Result_5_reg_1886_pp0_iter9_reg;
wire   [17:0] elem_val_row_V_1_fu_894_p1;
reg   [17:0] elem_val_row_V_1_reg_1890;
wire   [31:0] elem_val_abvec_M_elems_4_fu_978_p1;
reg   [31:0] elem_val_abvec_M_elems_4_reg_1895;
reg   [31:0] elem_val_abvec_M_elems_4_reg_1895_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_4_reg_1895_pp0_iter2_reg;
wire   [31:0] elem_val_abvec_M_elems_5_fu_982_p1;
reg   [31:0] elem_val_abvec_M_elems_5_reg_1900;
reg   [31:0] elem_val_abvec_M_elems_5_reg_1900_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_5_reg_1900_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_16_fu_986_p1;
reg   [31:0] bitcast_ln78_16_reg_1905;
reg   [31:0] bitcast_ln78_16_reg_1905_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_16_reg_1905_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_17_fu_990_p1;
reg   [31:0] bitcast_ln78_17_reg_1910;
reg   [31:0] bitcast_ln78_17_reg_1910_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_17_reg_1910_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_18_fu_994_p1;
reg   [31:0] bitcast_ln78_18_reg_1915;
reg   [31:0] bitcast_ln78_18_reg_1915_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_18_reg_1915_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_19_fu_998_p1;
reg   [31:0] bitcast_ln78_19_reg_1920;
reg   [31:0] bitcast_ln78_19_reg_1920_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_19_reg_1920_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_20_fu_1002_p1;
reg   [31:0] bitcast_ln78_20_reg_1925;
reg   [31:0] bitcast_ln78_20_reg_1925_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_20_reg_1925_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_21_fu_1006_p1;
reg   [31:0] bitcast_ln78_21_reg_1930;
reg   [31:0] bitcast_ln78_21_reg_1930_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_21_reg_1930_pp0_iter2_reg;
reg   [0:0] p_Result_10_reg_1935;
reg   [0:0] p_Result_10_reg_1935_pp0_iter1_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter2_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter3_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter4_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter5_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter6_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter7_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter8_reg;
reg   [0:0] p_Result_10_reg_1935_pp0_iter9_reg;
wire   [17:0] elem_val_row_V_fu_1022_p1;
reg   [17:0] elem_val_row_V_reg_1939;
wire   [31:0] elem_val_abvec_M_elems_6_fu_1106_p1;
reg   [31:0] elem_val_abvec_M_elems_6_reg_1944;
reg   [31:0] elem_val_abvec_M_elems_6_reg_1944_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_6_reg_1944_pp0_iter2_reg;
wire   [31:0] elem_val_abvec_M_elems_7_fu_1110_p1;
reg   [31:0] elem_val_abvec_M_elems_7_reg_1949;
reg   [31:0] elem_val_abvec_M_elems_7_reg_1949_pp0_iter1_reg;
reg   [31:0] elem_val_abvec_M_elems_7_reg_1949_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_24_fu_1114_p1;
reg   [31:0] bitcast_ln78_24_reg_1954;
reg   [31:0] bitcast_ln78_24_reg_1954_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_24_reg_1954_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_25_fu_1118_p1;
reg   [31:0] bitcast_ln78_25_reg_1959;
reg   [31:0] bitcast_ln78_25_reg_1959_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_25_reg_1959_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_26_fu_1122_p1;
reg   [31:0] bitcast_ln78_26_reg_1964;
reg   [31:0] bitcast_ln78_26_reg_1964_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_26_reg_1964_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_27_fu_1126_p1;
reg   [31:0] bitcast_ln78_27_reg_1969;
reg   [31:0] bitcast_ln78_27_reg_1969_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_27_reg_1969_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_28_fu_1130_p1;
reg   [31:0] bitcast_ln78_28_reg_1974;
reg   [31:0] bitcast_ln78_28_reg_1974_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_28_reg_1974_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_29_fu_1134_p1;
reg   [31:0] bitcast_ln78_29_reg_1979;
reg   [31:0] bitcast_ln78_29_reg_1979_pp0_iter1_reg;
reg   [31:0] bitcast_ln78_29_reg_1979_pp0_iter2_reg;
reg   [0:0] p_Result_15_reg_1984;
reg   [0:0] p_Result_15_reg_1984_pp0_iter1_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter2_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter3_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter4_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter5_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter6_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter7_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter8_reg;
reg   [0:0] p_Result_15_reg_1984_pp0_iter9_reg;
reg   [12:0] local_C_V_addr_reg_1988;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter2_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter3_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter4_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter5_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter6_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter7_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter8_reg;
reg   [12:0] local_C_V_addr_reg_1988_pp0_iter9_reg;
reg   [12:0] local_C_V_1_addr_reg_1994;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter2_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter3_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter4_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter5_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter6_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter7_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter8_reg;
reg   [12:0] local_C_V_1_addr_reg_1994_pp0_iter9_reg;
reg   [12:0] local_C_V_2_addr_reg_2000;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter2_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter3_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter4_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter5_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter6_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter7_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter8_reg;
reg   [12:0] local_C_V_2_addr_reg_2000_pp0_iter9_reg;
reg   [12:0] local_C_V_3_addr_reg_2006;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter2_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter3_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter4_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter5_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter6_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter7_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter8_reg;
reg   [12:0] local_C_V_3_addr_reg_2006_pp0_iter9_reg;
reg   [12:0] local_C_V_4_addr_reg_2012;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter2_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter3_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter4_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter5_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter6_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter7_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter8_reg;
reg   [12:0] local_C_V_4_addr_reg_2012_pp0_iter9_reg;
reg   [12:0] local_C_V_5_addr_reg_2018;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter2_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter3_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter4_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter5_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter6_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter7_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter8_reg;
reg   [12:0] local_C_V_5_addr_reg_2018_pp0_iter9_reg;
reg   [12:0] local_C_V_6_addr_reg_2024;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter2_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter3_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter4_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter5_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter6_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter7_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter8_reg;
reg   [12:0] local_C_V_6_addr_reg_2024_pp0_iter9_reg;
reg   [12:0] local_C_V_7_addr_reg_2030;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter2_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter3_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter4_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter5_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter6_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter7_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter8_reg;
reg   [12:0] local_C_V_7_addr_reg_2030_pp0_iter9_reg;
reg   [12:0] local_C_V_8_addr_reg_2036;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter2_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter3_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter4_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter5_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter6_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter7_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter8_reg;
reg   [12:0] local_C_V_8_addr_reg_2036_pp0_iter9_reg;
reg   [12:0] local_C_V_9_addr_reg_2042;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter2_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter3_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter4_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter5_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter6_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter7_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter8_reg;
reg   [12:0] local_C_V_9_addr_reg_2042_pp0_iter9_reg;
reg   [12:0] local_C_V_10_addr_reg_2048;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter2_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter3_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter4_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter5_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter6_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter7_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter8_reg;
reg   [12:0] local_C_V_10_addr_reg_2048_pp0_iter9_reg;
reg   [12:0] local_C_V_11_addr_reg_2054;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter2_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter3_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter4_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter5_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter6_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter7_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter8_reg;
reg   [12:0] local_C_V_11_addr_reg_2054_pp0_iter9_reg;
reg   [12:0] local_C_V_12_addr_reg_2060;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter2_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter3_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter4_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter5_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter6_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter7_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter8_reg;
reg   [12:0] local_C_V_12_addr_reg_2060_pp0_iter9_reg;
reg   [12:0] local_C_V_13_addr_reg_2066;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter2_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter3_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter4_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter5_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter6_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter7_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter8_reg;
reg   [12:0] local_C_V_13_addr_reg_2066_pp0_iter9_reg;
reg   [12:0] local_C_V_14_addr_reg_2072;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter2_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter3_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter4_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter5_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter6_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter7_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter8_reg;
reg   [12:0] local_C_V_14_addr_reg_2072_pp0_iter9_reg;
reg   [12:0] local_C_V_15_addr_reg_2078;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter2_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter3_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter4_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter5_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter6_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter7_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter8_reg;
reg   [12:0] local_C_V_15_addr_reg_2078_pp0_iter9_reg;
wire   [31:0] c_val_d0_u_V_fu_1185_p1;
reg   [31:0] c_val_d0_u_V_reg_2084;
reg   [31:0] c_val_d1_u_V_reg_2089;
wire   [31:0] c_val_d0_u_V_1_fu_1199_p1;
reg   [31:0] c_val_d0_u_V_1_reg_2094;
reg   [31:0] c_val_d1_u_V_1_reg_2099;
wire   [31:0] c_val_d0_u_V_2_fu_1213_p1;
reg   [31:0] c_val_d0_u_V_2_reg_2104;
reg   [31:0] c_val_d1_u_V_2_reg_2109;
wire   [31:0] c_val_d0_u_V_3_fu_1227_p1;
reg   [31:0] c_val_d0_u_V_3_reg_2114;
reg   [31:0] c_val_d1_u_V_3_reg_2119;
wire   [31:0] c_val_d0_u_V_4_fu_1241_p1;
reg   [31:0] c_val_d0_u_V_4_reg_2124;
reg   [31:0] c_val_d1_u_V_4_reg_2129;
wire   [31:0] c_val_d0_u_V_5_fu_1255_p1;
reg   [31:0] c_val_d0_u_V_5_reg_2134;
reg   [31:0] c_val_d1_u_V_5_reg_2139;
wire   [31:0] c_val_d0_u_V_6_fu_1269_p1;
reg   [31:0] c_val_d0_u_V_6_reg_2144;
reg   [31:0] c_val_d1_u_V_6_reg_2149;
wire   [31:0] c_val_d0_u_V_7_fu_1283_p1;
reg   [31:0] c_val_d0_u_V_7_reg_2154;
reg   [31:0] c_val_d1_u_V_7_reg_2159;
wire   [31:0] c_val_d0_u_V_8_fu_1297_p1;
reg   [31:0] c_val_d0_u_V_8_reg_2164;
reg   [31:0] c_val_d1_u_V_8_reg_2169;
wire   [31:0] c_val_d0_u_V_9_fu_1311_p1;
reg   [31:0] c_val_d0_u_V_9_reg_2174;
reg   [31:0] c_val_d1_u_V_9_reg_2179;
wire   [31:0] c_val_d0_u_V_10_fu_1325_p1;
reg   [31:0] c_val_d0_u_V_10_reg_2184;
reg   [31:0] c_val_d1_u_V_10_reg_2189;
wire   [31:0] c_val_d0_u_V_11_fu_1339_p1;
reg   [31:0] c_val_d0_u_V_11_reg_2194;
reg   [31:0] c_val_d1_u_V_11_reg_2199;
wire   [31:0] c_val_d0_u_V_12_fu_1353_p1;
reg   [31:0] c_val_d0_u_V_12_reg_2204;
reg   [31:0] c_val_d1_u_V_12_reg_2209;
wire   [31:0] c_val_d0_u_V_13_fu_1367_p1;
reg   [31:0] c_val_d0_u_V_13_reg_2214;
reg   [31:0] c_val_d1_u_V_13_reg_2219;
wire   [31:0] c_val_d0_u_V_14_fu_1381_p1;
reg   [31:0] c_val_d0_u_V_14_reg_2224;
reg   [31:0] c_val_d1_u_V_14_reg_2229;
wire   [31:0] c_val_d0_u_V_15_fu_1395_p1;
reg   [31:0] c_val_d0_u_V_15_reg_2234;
reg   [31:0] c_val_d1_u_V_15_reg_2239;
wire   [31:0] grp_fu_474_p2;
reg   [31:0] c_val_d0_f_reg_2404;
wire   [31:0] grp_fu_478_p2;
reg   [31:0] c_val_d1_f_reg_2409;
wire   [31:0] grp_fu_482_p2;
reg   [31:0] c_val_d0_f_1_reg_2414;
wire   [31:0] grp_fu_486_p2;
reg   [31:0] c_val_d1_f_1_reg_2419;
wire   [31:0] grp_fu_490_p2;
reg   [31:0] c_val_d0_f_2_reg_2424;
wire   [31:0] grp_fu_494_p2;
reg   [31:0] c_val_d1_f_2_reg_2429;
wire   [31:0] grp_fu_498_p2;
reg   [31:0] c_val_d0_f_3_reg_2434;
wire   [31:0] grp_fu_502_p2;
reg   [31:0] c_val_d1_f_3_reg_2439;
wire   [31:0] grp_fu_506_p2;
reg   [31:0] c_val_d0_f_4_reg_2444;
wire   [31:0] grp_fu_510_p2;
reg   [31:0] c_val_d1_f_4_reg_2449;
wire   [31:0] grp_fu_514_p2;
reg   [31:0] c_val_d0_f_5_reg_2454;
wire   [31:0] grp_fu_518_p2;
reg   [31:0] c_val_d1_f_5_reg_2459;
wire   [31:0] grp_fu_522_p2;
reg   [31:0] c_val_d0_f_6_reg_2464;
wire   [31:0] grp_fu_526_p2;
reg   [31:0] c_val_d1_f_6_reg_2469;
wire   [31:0] grp_fu_530_p2;
reg   [31:0] c_val_d0_f_7_reg_2474;
wire   [31:0] grp_fu_534_p2;
reg   [31:0] c_val_d1_f_7_reg_2479;
wire   [31:0] grp_fu_538_p2;
reg   [31:0] c_val_d0_f_8_reg_2484;
wire   [31:0] grp_fu_542_p2;
reg   [31:0] c_val_d1_f_8_reg_2489;
wire   [31:0] grp_fu_546_p2;
reg   [31:0] c_val_d0_f_9_reg_2494;
wire   [31:0] grp_fu_550_p2;
reg   [31:0] c_val_d1_f_9_reg_2499;
wire   [31:0] grp_fu_554_p2;
reg   [31:0] c_val_d0_f_10_reg_2504;
wire   [31:0] grp_fu_558_p2;
reg   [31:0] c_val_d1_f_10_reg_2509;
wire   [31:0] grp_fu_562_p2;
reg   [31:0] c_val_d0_f_11_reg_2514;
wire   [31:0] grp_fu_566_p2;
reg   [31:0] c_val_d1_f_11_reg_2519;
wire   [31:0] grp_fu_570_p2;
reg   [31:0] c_val_d0_f_12_reg_2524;
wire   [31:0] grp_fu_574_p2;
reg   [31:0] c_val_d1_f_12_reg_2529;
wire   [31:0] grp_fu_578_p2;
reg   [31:0] c_val_d0_f_13_reg_2534;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] c_val_d1_f_13_reg_2539;
wire   [31:0] grp_fu_586_p2;
reg   [31:0] c_val_d0_f_14_reg_2544;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] c_val_d1_f_14_reg_2549;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] c_val_d0_f_15_reg_2554;
wire   [31:0] grp_fu_598_p2;
reg   [31:0] c_val_d1_f_15_reg_2559;
wire   [63:0] conv_i_i_i_fu_1157_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] conv_i_i_i_1_fu_1164_p1;
wire   [63:0] conv_i_i_i_2_fu_1171_p1;
wire   [63:0] conv_i_i_i_3_fu_1178_p1;
reg   [31:0] j_fu_130;
wire   [31:0] j_2_fu_1146_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_1;
wire   [0:0] tmp_nbreadreq_fu_146_p3;
wire   [0:0] tmp_1_nbreadreq_fu_154_p3;
wire   [0:0] tmp_2_nbreadreq_fu_162_p3;
wire   [0:0] tmp_3_nbreadreq_fu_170_p3;
wire   [31:0] grp_fu_474_p0;
wire   [31:0] grp_fu_478_p0;
wire   [31:0] grp_fu_482_p0;
wire   [31:0] grp_fu_486_p0;
wire   [31:0] grp_fu_490_p0;
wire   [31:0] grp_fu_494_p0;
wire   [31:0] grp_fu_498_p0;
wire   [31:0] grp_fu_502_p0;
wire   [31:0] grp_fu_506_p0;
wire   [31:0] grp_fu_510_p0;
wire   [31:0] grp_fu_514_p0;
wire   [31:0] grp_fu_518_p0;
wire   [31:0] grp_fu_522_p0;
wire   [31:0] grp_fu_526_p0;
wire   [31:0] grp_fu_530_p0;
wire   [31:0] grp_fu_534_p0;
wire   [31:0] grp_fu_538_p0;
wire   [31:0] grp_fu_542_p0;
wire   [31:0] grp_fu_546_p0;
wire   [31:0] grp_fu_550_p0;
wire   [31:0] grp_fu_554_p0;
wire   [31:0] grp_fu_558_p0;
wire   [31:0] grp_fu_562_p0;
wire   [31:0] grp_fu_566_p0;
wire   [31:0] grp_fu_570_p0;
wire   [31:0] grp_fu_574_p0;
wire   [31:0] grp_fu_578_p0;
wire   [31:0] grp_fu_582_p0;
wire   [31:0] grp_fu_586_p0;
wire   [31:0] grp_fu_590_p0;
wire   [31:0] grp_fu_594_p0;
wire   [31:0] grp_fu_598_p0;
wire   [0:0] and_ln260_1_fu_616_p2;
wire   [0:0] and_ln260_fu_622_p2;
wire   [31:0] trunc_ln2_fu_642_p4;
wire   [31:0] trunc_ln78_1_fu_652_p4;
wire   [31:0] trunc_ln78_2_fu_662_p4;
wire   [31:0] trunc_ln78_3_fu_672_p4;
wire   [31:0] trunc_ln78_4_fu_682_p4;
wire   [31:0] trunc_ln78_5_fu_692_p4;
wire   [31:0] trunc_ln78_6_fu_702_p4;
wire   [31:0] trunc_ln78_7_fu_712_p4;
wire   [31:0] trunc_ln78_8_fu_770_p4;
wire   [31:0] trunc_ln78_9_fu_780_p4;
wire   [31:0] trunc_ln78_s_fu_790_p4;
wire   [31:0] trunc_ln78_10_fu_800_p4;
wire   [31:0] trunc_ln78_11_fu_810_p4;
wire   [31:0] trunc_ln78_12_fu_820_p4;
wire   [31:0] trunc_ln78_13_fu_830_p4;
wire   [31:0] trunc_ln78_14_fu_840_p4;
wire   [31:0] trunc_ln78_15_fu_898_p4;
wire   [31:0] trunc_ln78_16_fu_908_p4;
wire   [31:0] trunc_ln78_17_fu_918_p4;
wire   [31:0] trunc_ln78_18_fu_928_p4;
wire   [31:0] trunc_ln78_19_fu_938_p4;
wire   [31:0] trunc_ln78_20_fu_948_p4;
wire   [31:0] trunc_ln78_21_fu_958_p4;
wire   [31:0] trunc_ln78_22_fu_968_p4;
wire   [31:0] trunc_ln78_23_fu_1026_p4;
wire   [31:0] trunc_ln78_24_fu_1036_p4;
wire   [31:0] trunc_ln78_25_fu_1046_p4;
wire   [31:0] trunc_ln78_26_fu_1056_p4;
wire   [31:0] trunc_ln78_27_fu_1066_p4;
wire   [31:0] trunc_ln78_28_fu_1076_p4;
wire   [31:0] trunc_ln78_29_fu_1086_p4;
wire   [31:0] trunc_ln78_30_fu_1096_p4;
wire   [31:0] empty_60_fu_1540_p1;
wire   [31:0] empty_59_fu_1537_p1;
wire   [31:0] empty_64_fu_1555_p1;
wire   [31:0] empty_63_fu_1552_p1;
wire   [31:0] empty_68_fu_1570_p1;
wire   [31:0] empty_67_fu_1567_p1;
wire   [31:0] empty_72_fu_1585_p1;
wire   [31:0] empty_71_fu_1582_p1;
wire   [31:0] empty_76_fu_1600_p1;
wire   [31:0] empty_75_fu_1597_p1;
wire   [31:0] empty_80_fu_1615_p1;
wire   [31:0] empty_79_fu_1612_p1;
wire   [31:0] empty_84_fu_1630_p1;
wire   [31:0] empty_83_fu_1627_p1;
wire   [31:0] empty_88_fu_1645_p1;
wire   [31:0] empty_87_fu_1642_p1;
wire   [31:0] empty_92_fu_1660_p1;
wire   [31:0] empty_91_fu_1657_p1;
wire   [31:0] empty_96_fu_1675_p1;
wire   [31:0] empty_95_fu_1672_p1;
wire   [31:0] empty_100_fu_1690_p1;
wire   [31:0] empty_99_fu_1687_p1;
wire   [31:0] empty_104_fu_1705_p1;
wire   [31:0] empty_103_fu_1702_p1;
wire   [31:0] empty_108_fu_1720_p1;
wire   [31:0] empty_107_fu_1717_p1;
wire   [31:0] empty_112_fu_1735_p1;
wire   [31:0] empty_111_fu_1732_p1;
wire   [31:0] empty_116_fu_1750_p1;
wire   [31:0] empty_115_fu_1747_p1;
wire   [31:0] empty_120_fu_1765_p1;
wire   [31:0] empty_119_fu_1762_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op143_load_state2;
reg    ap_enable_operation_143;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op177_load_state3;
reg    ap_enable_operation_177;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op484_store_state11;
reg    ap_enable_operation_484;
reg    ap_enable_state11_pp0_iter10_stage0;
reg    ap_predicate_op145_load_state2;
reg    ap_enable_operation_145;
reg    ap_predicate_op180_load_state3;
reg    ap_enable_operation_180;
reg    ap_predicate_op488_store_state11;
reg    ap_enable_operation_488;
reg    ap_predicate_op147_load_state2;
reg    ap_enable_operation_147;
reg    ap_predicate_op183_load_state3;
reg    ap_enable_operation_183;
reg    ap_predicate_op492_store_state11;
reg    ap_enable_operation_492;
reg    ap_predicate_op149_load_state2;
reg    ap_enable_operation_149;
reg    ap_predicate_op186_load_state3;
reg    ap_enable_operation_186;
reg    ap_predicate_op496_store_state11;
reg    ap_enable_operation_496;
reg    ap_predicate_op152_load_state2;
reg    ap_enable_operation_152;
reg    ap_predicate_op189_load_state3;
reg    ap_enable_operation_189;
reg    ap_predicate_op501_store_state11;
reg    ap_enable_operation_501;
reg    ap_predicate_op154_load_state2;
reg    ap_enable_operation_154;
reg    ap_predicate_op192_load_state3;
reg    ap_enable_operation_192;
reg    ap_predicate_op505_store_state11;
reg    ap_enable_operation_505;
reg    ap_predicate_op156_load_state2;
reg    ap_enable_operation_156;
reg    ap_predicate_op195_load_state3;
reg    ap_enable_operation_195;
reg    ap_predicate_op509_store_state11;
reg    ap_enable_operation_509;
reg    ap_predicate_op158_load_state2;
reg    ap_enable_operation_158;
reg    ap_predicate_op198_load_state3;
reg    ap_enable_operation_198;
reg    ap_predicate_op513_store_state11;
reg    ap_enable_operation_513;
reg    ap_predicate_op161_load_state2;
reg    ap_enable_operation_161;
reg    ap_predicate_op201_load_state3;
reg    ap_enable_operation_201;
reg    ap_predicate_op518_store_state11;
reg    ap_enable_operation_518;
reg    ap_predicate_op163_load_state2;
reg    ap_enable_operation_163;
reg    ap_predicate_op204_load_state3;
reg    ap_enable_operation_204;
reg    ap_predicate_op522_store_state11;
reg    ap_enable_operation_522;
reg    ap_predicate_op165_load_state2;
reg    ap_enable_operation_165;
reg    ap_predicate_op207_load_state3;
reg    ap_enable_operation_207;
reg    ap_predicate_op526_store_state11;
reg    ap_enable_operation_526;
reg    ap_predicate_op167_load_state2;
reg    ap_enable_operation_167;
reg    ap_predicate_op210_load_state3;
reg    ap_enable_operation_210;
reg    ap_predicate_op530_store_state11;
reg    ap_enable_operation_530;
reg    ap_predicate_op170_load_state2;
reg    ap_enable_operation_170;
reg    ap_predicate_op213_load_state3;
reg    ap_enable_operation_213;
reg    ap_predicate_op535_store_state11;
reg    ap_enable_operation_535;
reg    ap_predicate_op172_load_state2;
reg    ap_enable_operation_172;
reg    ap_predicate_op216_load_state3;
reg    ap_enable_operation_216;
reg    ap_predicate_op539_store_state11;
reg    ap_enable_operation_539;
reg    ap_predicate_op174_load_state2;
reg    ap_enable_operation_174;
reg    ap_predicate_op219_load_state3;
reg    ap_enable_operation_219;
reg    ap_predicate_op543_store_state11;
reg    ap_enable_operation_543;
reg    ap_predicate_op176_load_state2;
reg    ap_enable_operation_176;
reg    ap_predicate_op222_load_state3;
reg    ap_enable_operation_222;
reg    ap_predicate_op547_store_state11;
reg    ap_enable_operation_547;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2344;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_474_p0),
    .din1(elem_val_abvec_M_elems_reg_1797_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_474_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_478_p0),
    .din1(elem_val_abvec_M_elems_1_reg_1802_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_478_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_482_p0),
    .din1(bitcast_ln78_reg_1807_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_482_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_486_p0),
    .din1(bitcast_ln78_1_reg_1812_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_486_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(bitcast_ln78_2_reg_1817_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_490_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_494_p0),
    .din1(bitcast_ln78_3_reg_1822_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_494_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_498_p0),
    .din1(bitcast_ln78_4_reg_1827_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_498_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_502_p0),
    .din1(bitcast_ln78_5_reg_1832_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_502_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_506_p0),
    .din1(elem_val_abvec_M_elems_2_reg_1846_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_506_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_510_p0),
    .din1(elem_val_abvec_M_elems_3_reg_1851_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_510_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_514_p0),
    .din1(bitcast_ln78_8_reg_1856_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_514_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_518_p0),
    .din1(bitcast_ln78_9_reg_1861_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_518_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p0),
    .din1(bitcast_ln78_10_reg_1866_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_522_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_526_p0),
    .din1(bitcast_ln78_11_reg_1871_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_526_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_530_p0),
    .din1(bitcast_ln78_12_reg_1876_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_530_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_534_p0),
    .din1(bitcast_ln78_13_reg_1881_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_534_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_538_p0),
    .din1(elem_val_abvec_M_elems_4_reg_1895_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_538_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_542_p0),
    .din1(elem_val_abvec_M_elems_5_reg_1900_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_542_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_546_p0),
    .din1(bitcast_ln78_16_reg_1905_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_546_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_550_p0),
    .din1(bitcast_ln78_17_reg_1910_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_550_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_554_p0),
    .din1(bitcast_ln78_18_reg_1915_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_554_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_558_p0),
    .din1(bitcast_ln78_19_reg_1920_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_558_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_562_p0),
    .din1(bitcast_ln78_20_reg_1925_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_562_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(bitcast_ln78_21_reg_1930_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_566_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_570_p0),
    .din1(elem_val_abvec_M_elems_6_reg_1944_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_570_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_574_p0),
    .din1(elem_val_abvec_M_elems_7_reg_1949_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_574_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_578_p0),
    .din1(bitcast_ln78_24_reg_1954_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_578_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_582_p0),
    .din1(bitcast_ln78_25_reg_1959_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_582_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_586_p0),
    .din1(bitcast_ln78_26_reg_1964_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_586_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_590_p0),
    .din1(bitcast_ln78_27_reg_1969_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_590_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_594_p0),
    .din1(bitcast_ln78_28_reg_1974_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_594_p2)
);

PEG_Cmtx_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_598_p0),
    .din1(bitcast_ln78_29_reg_1979_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_598_p2)
);

PEG_Cmtx_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_2344)) begin
            j_fu_130 <= j_2_fu_1146_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_130 <= start_32_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln260_2_reg_1788 <= and_ln260_2_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln260_2_reg_1788_pp0_iter1_reg <= and_ln260_2_reg_1788;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        bitcast_ln78_10_reg_1866_pp0_iter1_reg <= bitcast_ln78_10_reg_1866;
        bitcast_ln78_11_reg_1871_pp0_iter1_reg <= bitcast_ln78_11_reg_1871;
        bitcast_ln78_12_reg_1876_pp0_iter1_reg <= bitcast_ln78_12_reg_1876;
        bitcast_ln78_13_reg_1881_pp0_iter1_reg <= bitcast_ln78_13_reg_1881;
        bitcast_ln78_16_reg_1905_pp0_iter1_reg <= bitcast_ln78_16_reg_1905;
        bitcast_ln78_17_reg_1910_pp0_iter1_reg <= bitcast_ln78_17_reg_1910;
        bitcast_ln78_18_reg_1915_pp0_iter1_reg <= bitcast_ln78_18_reg_1915;
        bitcast_ln78_19_reg_1920_pp0_iter1_reg <= bitcast_ln78_19_reg_1920;
        bitcast_ln78_1_reg_1812_pp0_iter1_reg <= bitcast_ln78_1_reg_1812;
        bitcast_ln78_20_reg_1925_pp0_iter1_reg <= bitcast_ln78_20_reg_1925;
        bitcast_ln78_21_reg_1930_pp0_iter1_reg <= bitcast_ln78_21_reg_1930;
        bitcast_ln78_24_reg_1954_pp0_iter1_reg <= bitcast_ln78_24_reg_1954;
        bitcast_ln78_25_reg_1959_pp0_iter1_reg <= bitcast_ln78_25_reg_1959;
        bitcast_ln78_26_reg_1964_pp0_iter1_reg <= bitcast_ln78_26_reg_1964;
        bitcast_ln78_27_reg_1969_pp0_iter1_reg <= bitcast_ln78_27_reg_1969;
        bitcast_ln78_28_reg_1974_pp0_iter1_reg <= bitcast_ln78_28_reg_1974;
        bitcast_ln78_29_reg_1979_pp0_iter1_reg <= bitcast_ln78_29_reg_1979;
        bitcast_ln78_2_reg_1817_pp0_iter1_reg <= bitcast_ln78_2_reg_1817;
        bitcast_ln78_3_reg_1822_pp0_iter1_reg <= bitcast_ln78_3_reg_1822;
        bitcast_ln78_4_reg_1827_pp0_iter1_reg <= bitcast_ln78_4_reg_1827;
        bitcast_ln78_5_reg_1832_pp0_iter1_reg <= bitcast_ln78_5_reg_1832;
        bitcast_ln78_8_reg_1856_pp0_iter1_reg <= bitcast_ln78_8_reg_1856;
        bitcast_ln78_9_reg_1861_pp0_iter1_reg <= bitcast_ln78_9_reg_1861;
        bitcast_ln78_reg_1807_pp0_iter1_reg <= bitcast_ln78_reg_1807;
        elem_val_abvec_M_elems_1_reg_1802_pp0_iter1_reg <= elem_val_abvec_M_elems_1_reg_1802;
        elem_val_abvec_M_elems_2_reg_1846_pp0_iter1_reg <= elem_val_abvec_M_elems_2_reg_1846;
        elem_val_abvec_M_elems_3_reg_1851_pp0_iter1_reg <= elem_val_abvec_M_elems_3_reg_1851;
        elem_val_abvec_M_elems_4_reg_1895_pp0_iter1_reg <= elem_val_abvec_M_elems_4_reg_1895;
        elem_val_abvec_M_elems_5_reg_1900_pp0_iter1_reg <= elem_val_abvec_M_elems_5_reg_1900;
        elem_val_abvec_M_elems_6_reg_1944_pp0_iter1_reg <= elem_val_abvec_M_elems_6_reg_1944;
        elem_val_abvec_M_elems_7_reg_1949_pp0_iter1_reg <= elem_val_abvec_M_elems_7_reg_1949;
        elem_val_abvec_M_elems_reg_1797_pp0_iter1_reg <= elem_val_abvec_M_elems_reg_1797;
        p_Result_10_reg_1935_pp0_iter1_reg <= p_Result_10_reg_1935;
        p_Result_15_reg_1984_pp0_iter1_reg <= p_Result_15_reg_1984;
        p_Result_5_reg_1886_pp0_iter1_reg <= p_Result_5_reg_1886;
        p_Result_s_reg_1837_pp0_iter1_reg <= p_Result_s_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln260_2_reg_1788_pp0_iter2_reg <= and_ln260_2_reg_1788_pp0_iter1_reg;
        and_ln260_2_reg_1788_pp0_iter3_reg <= and_ln260_2_reg_1788_pp0_iter2_reg;
        and_ln260_2_reg_1788_pp0_iter4_reg <= and_ln260_2_reg_1788_pp0_iter3_reg;
        and_ln260_2_reg_1788_pp0_iter5_reg <= and_ln260_2_reg_1788_pp0_iter4_reg;
        and_ln260_2_reg_1788_pp0_iter6_reg <= and_ln260_2_reg_1788_pp0_iter5_reg;
        and_ln260_2_reg_1788_pp0_iter7_reg <= and_ln260_2_reg_1788_pp0_iter6_reg;
        and_ln260_2_reg_1788_pp0_iter8_reg <= and_ln260_2_reg_1788_pp0_iter7_reg;
        and_ln260_2_reg_1788_pp0_iter9_reg <= and_ln260_2_reg_1788_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln78_10_reg_1866_pp0_iter2_reg <= bitcast_ln78_10_reg_1866_pp0_iter1_reg;
        bitcast_ln78_11_reg_1871_pp0_iter2_reg <= bitcast_ln78_11_reg_1871_pp0_iter1_reg;
        bitcast_ln78_12_reg_1876_pp0_iter2_reg <= bitcast_ln78_12_reg_1876_pp0_iter1_reg;
        bitcast_ln78_13_reg_1881_pp0_iter2_reg <= bitcast_ln78_13_reg_1881_pp0_iter1_reg;
        bitcast_ln78_16_reg_1905_pp0_iter2_reg <= bitcast_ln78_16_reg_1905_pp0_iter1_reg;
        bitcast_ln78_17_reg_1910_pp0_iter2_reg <= bitcast_ln78_17_reg_1910_pp0_iter1_reg;
        bitcast_ln78_18_reg_1915_pp0_iter2_reg <= bitcast_ln78_18_reg_1915_pp0_iter1_reg;
        bitcast_ln78_19_reg_1920_pp0_iter2_reg <= bitcast_ln78_19_reg_1920_pp0_iter1_reg;
        bitcast_ln78_1_reg_1812_pp0_iter2_reg <= bitcast_ln78_1_reg_1812_pp0_iter1_reg;
        bitcast_ln78_20_reg_1925_pp0_iter2_reg <= bitcast_ln78_20_reg_1925_pp0_iter1_reg;
        bitcast_ln78_21_reg_1930_pp0_iter2_reg <= bitcast_ln78_21_reg_1930_pp0_iter1_reg;
        bitcast_ln78_24_reg_1954_pp0_iter2_reg <= bitcast_ln78_24_reg_1954_pp0_iter1_reg;
        bitcast_ln78_25_reg_1959_pp0_iter2_reg <= bitcast_ln78_25_reg_1959_pp0_iter1_reg;
        bitcast_ln78_26_reg_1964_pp0_iter2_reg <= bitcast_ln78_26_reg_1964_pp0_iter1_reg;
        bitcast_ln78_27_reg_1969_pp0_iter2_reg <= bitcast_ln78_27_reg_1969_pp0_iter1_reg;
        bitcast_ln78_28_reg_1974_pp0_iter2_reg <= bitcast_ln78_28_reg_1974_pp0_iter1_reg;
        bitcast_ln78_29_reg_1979_pp0_iter2_reg <= bitcast_ln78_29_reg_1979_pp0_iter1_reg;
        bitcast_ln78_2_reg_1817_pp0_iter2_reg <= bitcast_ln78_2_reg_1817_pp0_iter1_reg;
        bitcast_ln78_3_reg_1822_pp0_iter2_reg <= bitcast_ln78_3_reg_1822_pp0_iter1_reg;
        bitcast_ln78_4_reg_1827_pp0_iter2_reg <= bitcast_ln78_4_reg_1827_pp0_iter1_reg;
        bitcast_ln78_5_reg_1832_pp0_iter2_reg <= bitcast_ln78_5_reg_1832_pp0_iter1_reg;
        bitcast_ln78_8_reg_1856_pp0_iter2_reg <= bitcast_ln78_8_reg_1856_pp0_iter1_reg;
        bitcast_ln78_9_reg_1861_pp0_iter2_reg <= bitcast_ln78_9_reg_1861_pp0_iter1_reg;
        bitcast_ln78_reg_1807_pp0_iter2_reg <= bitcast_ln78_reg_1807_pp0_iter1_reg;
        elem_val_abvec_M_elems_1_reg_1802_pp0_iter2_reg <= elem_val_abvec_M_elems_1_reg_1802_pp0_iter1_reg;
        elem_val_abvec_M_elems_2_reg_1846_pp0_iter2_reg <= elem_val_abvec_M_elems_2_reg_1846_pp0_iter1_reg;
        elem_val_abvec_M_elems_3_reg_1851_pp0_iter2_reg <= elem_val_abvec_M_elems_3_reg_1851_pp0_iter1_reg;
        elem_val_abvec_M_elems_4_reg_1895_pp0_iter2_reg <= elem_val_abvec_M_elems_4_reg_1895_pp0_iter1_reg;
        elem_val_abvec_M_elems_5_reg_1900_pp0_iter2_reg <= elem_val_abvec_M_elems_5_reg_1900_pp0_iter1_reg;
        elem_val_abvec_M_elems_6_reg_1944_pp0_iter2_reg <= elem_val_abvec_M_elems_6_reg_1944_pp0_iter1_reg;
        elem_val_abvec_M_elems_7_reg_1949_pp0_iter2_reg <= elem_val_abvec_M_elems_7_reg_1949_pp0_iter1_reg;
        elem_val_abvec_M_elems_reg_1797_pp0_iter2_reg <= elem_val_abvec_M_elems_reg_1797_pp0_iter1_reg;
        local_C_V_10_addr_reg_2048_pp0_iter2_reg <= local_C_V_10_addr_reg_2048;
        local_C_V_10_addr_reg_2048_pp0_iter3_reg <= local_C_V_10_addr_reg_2048_pp0_iter2_reg;
        local_C_V_10_addr_reg_2048_pp0_iter4_reg <= local_C_V_10_addr_reg_2048_pp0_iter3_reg;
        local_C_V_10_addr_reg_2048_pp0_iter5_reg <= local_C_V_10_addr_reg_2048_pp0_iter4_reg;
        local_C_V_10_addr_reg_2048_pp0_iter6_reg <= local_C_V_10_addr_reg_2048_pp0_iter5_reg;
        local_C_V_10_addr_reg_2048_pp0_iter7_reg <= local_C_V_10_addr_reg_2048_pp0_iter6_reg;
        local_C_V_10_addr_reg_2048_pp0_iter8_reg <= local_C_V_10_addr_reg_2048_pp0_iter7_reg;
        local_C_V_10_addr_reg_2048_pp0_iter9_reg <= local_C_V_10_addr_reg_2048_pp0_iter8_reg;
        local_C_V_11_addr_reg_2054_pp0_iter2_reg <= local_C_V_11_addr_reg_2054;
        local_C_V_11_addr_reg_2054_pp0_iter3_reg <= local_C_V_11_addr_reg_2054_pp0_iter2_reg;
        local_C_V_11_addr_reg_2054_pp0_iter4_reg <= local_C_V_11_addr_reg_2054_pp0_iter3_reg;
        local_C_V_11_addr_reg_2054_pp0_iter5_reg <= local_C_V_11_addr_reg_2054_pp0_iter4_reg;
        local_C_V_11_addr_reg_2054_pp0_iter6_reg <= local_C_V_11_addr_reg_2054_pp0_iter5_reg;
        local_C_V_11_addr_reg_2054_pp0_iter7_reg <= local_C_V_11_addr_reg_2054_pp0_iter6_reg;
        local_C_V_11_addr_reg_2054_pp0_iter8_reg <= local_C_V_11_addr_reg_2054_pp0_iter7_reg;
        local_C_V_11_addr_reg_2054_pp0_iter9_reg <= local_C_V_11_addr_reg_2054_pp0_iter8_reg;
        local_C_V_12_addr_reg_2060_pp0_iter2_reg <= local_C_V_12_addr_reg_2060;
        local_C_V_12_addr_reg_2060_pp0_iter3_reg <= local_C_V_12_addr_reg_2060_pp0_iter2_reg;
        local_C_V_12_addr_reg_2060_pp0_iter4_reg <= local_C_V_12_addr_reg_2060_pp0_iter3_reg;
        local_C_V_12_addr_reg_2060_pp0_iter5_reg <= local_C_V_12_addr_reg_2060_pp0_iter4_reg;
        local_C_V_12_addr_reg_2060_pp0_iter6_reg <= local_C_V_12_addr_reg_2060_pp0_iter5_reg;
        local_C_V_12_addr_reg_2060_pp0_iter7_reg <= local_C_V_12_addr_reg_2060_pp0_iter6_reg;
        local_C_V_12_addr_reg_2060_pp0_iter8_reg <= local_C_V_12_addr_reg_2060_pp0_iter7_reg;
        local_C_V_12_addr_reg_2060_pp0_iter9_reg <= local_C_V_12_addr_reg_2060_pp0_iter8_reg;
        local_C_V_13_addr_reg_2066_pp0_iter2_reg <= local_C_V_13_addr_reg_2066;
        local_C_V_13_addr_reg_2066_pp0_iter3_reg <= local_C_V_13_addr_reg_2066_pp0_iter2_reg;
        local_C_V_13_addr_reg_2066_pp0_iter4_reg <= local_C_V_13_addr_reg_2066_pp0_iter3_reg;
        local_C_V_13_addr_reg_2066_pp0_iter5_reg <= local_C_V_13_addr_reg_2066_pp0_iter4_reg;
        local_C_V_13_addr_reg_2066_pp0_iter6_reg <= local_C_V_13_addr_reg_2066_pp0_iter5_reg;
        local_C_V_13_addr_reg_2066_pp0_iter7_reg <= local_C_V_13_addr_reg_2066_pp0_iter6_reg;
        local_C_V_13_addr_reg_2066_pp0_iter8_reg <= local_C_V_13_addr_reg_2066_pp0_iter7_reg;
        local_C_V_13_addr_reg_2066_pp0_iter9_reg <= local_C_V_13_addr_reg_2066_pp0_iter8_reg;
        local_C_V_14_addr_reg_2072_pp0_iter2_reg <= local_C_V_14_addr_reg_2072;
        local_C_V_14_addr_reg_2072_pp0_iter3_reg <= local_C_V_14_addr_reg_2072_pp0_iter2_reg;
        local_C_V_14_addr_reg_2072_pp0_iter4_reg <= local_C_V_14_addr_reg_2072_pp0_iter3_reg;
        local_C_V_14_addr_reg_2072_pp0_iter5_reg <= local_C_V_14_addr_reg_2072_pp0_iter4_reg;
        local_C_V_14_addr_reg_2072_pp0_iter6_reg <= local_C_V_14_addr_reg_2072_pp0_iter5_reg;
        local_C_V_14_addr_reg_2072_pp0_iter7_reg <= local_C_V_14_addr_reg_2072_pp0_iter6_reg;
        local_C_V_14_addr_reg_2072_pp0_iter8_reg <= local_C_V_14_addr_reg_2072_pp0_iter7_reg;
        local_C_V_14_addr_reg_2072_pp0_iter9_reg <= local_C_V_14_addr_reg_2072_pp0_iter8_reg;
        local_C_V_15_addr_reg_2078_pp0_iter2_reg <= local_C_V_15_addr_reg_2078;
        local_C_V_15_addr_reg_2078_pp0_iter3_reg <= local_C_V_15_addr_reg_2078_pp0_iter2_reg;
        local_C_V_15_addr_reg_2078_pp0_iter4_reg <= local_C_V_15_addr_reg_2078_pp0_iter3_reg;
        local_C_V_15_addr_reg_2078_pp0_iter5_reg <= local_C_V_15_addr_reg_2078_pp0_iter4_reg;
        local_C_V_15_addr_reg_2078_pp0_iter6_reg <= local_C_V_15_addr_reg_2078_pp0_iter5_reg;
        local_C_V_15_addr_reg_2078_pp0_iter7_reg <= local_C_V_15_addr_reg_2078_pp0_iter6_reg;
        local_C_V_15_addr_reg_2078_pp0_iter8_reg <= local_C_V_15_addr_reg_2078_pp0_iter7_reg;
        local_C_V_15_addr_reg_2078_pp0_iter9_reg <= local_C_V_15_addr_reg_2078_pp0_iter8_reg;
        local_C_V_1_addr_reg_1994_pp0_iter2_reg <= local_C_V_1_addr_reg_1994;
        local_C_V_1_addr_reg_1994_pp0_iter3_reg <= local_C_V_1_addr_reg_1994_pp0_iter2_reg;
        local_C_V_1_addr_reg_1994_pp0_iter4_reg <= local_C_V_1_addr_reg_1994_pp0_iter3_reg;
        local_C_V_1_addr_reg_1994_pp0_iter5_reg <= local_C_V_1_addr_reg_1994_pp0_iter4_reg;
        local_C_V_1_addr_reg_1994_pp0_iter6_reg <= local_C_V_1_addr_reg_1994_pp0_iter5_reg;
        local_C_V_1_addr_reg_1994_pp0_iter7_reg <= local_C_V_1_addr_reg_1994_pp0_iter6_reg;
        local_C_V_1_addr_reg_1994_pp0_iter8_reg <= local_C_V_1_addr_reg_1994_pp0_iter7_reg;
        local_C_V_1_addr_reg_1994_pp0_iter9_reg <= local_C_V_1_addr_reg_1994_pp0_iter8_reg;
        local_C_V_2_addr_reg_2000_pp0_iter2_reg <= local_C_V_2_addr_reg_2000;
        local_C_V_2_addr_reg_2000_pp0_iter3_reg <= local_C_V_2_addr_reg_2000_pp0_iter2_reg;
        local_C_V_2_addr_reg_2000_pp0_iter4_reg <= local_C_V_2_addr_reg_2000_pp0_iter3_reg;
        local_C_V_2_addr_reg_2000_pp0_iter5_reg <= local_C_V_2_addr_reg_2000_pp0_iter4_reg;
        local_C_V_2_addr_reg_2000_pp0_iter6_reg <= local_C_V_2_addr_reg_2000_pp0_iter5_reg;
        local_C_V_2_addr_reg_2000_pp0_iter7_reg <= local_C_V_2_addr_reg_2000_pp0_iter6_reg;
        local_C_V_2_addr_reg_2000_pp0_iter8_reg <= local_C_V_2_addr_reg_2000_pp0_iter7_reg;
        local_C_V_2_addr_reg_2000_pp0_iter9_reg <= local_C_V_2_addr_reg_2000_pp0_iter8_reg;
        local_C_V_3_addr_reg_2006_pp0_iter2_reg <= local_C_V_3_addr_reg_2006;
        local_C_V_3_addr_reg_2006_pp0_iter3_reg <= local_C_V_3_addr_reg_2006_pp0_iter2_reg;
        local_C_V_3_addr_reg_2006_pp0_iter4_reg <= local_C_V_3_addr_reg_2006_pp0_iter3_reg;
        local_C_V_3_addr_reg_2006_pp0_iter5_reg <= local_C_V_3_addr_reg_2006_pp0_iter4_reg;
        local_C_V_3_addr_reg_2006_pp0_iter6_reg <= local_C_V_3_addr_reg_2006_pp0_iter5_reg;
        local_C_V_3_addr_reg_2006_pp0_iter7_reg <= local_C_V_3_addr_reg_2006_pp0_iter6_reg;
        local_C_V_3_addr_reg_2006_pp0_iter8_reg <= local_C_V_3_addr_reg_2006_pp0_iter7_reg;
        local_C_V_3_addr_reg_2006_pp0_iter9_reg <= local_C_V_3_addr_reg_2006_pp0_iter8_reg;
        local_C_V_4_addr_reg_2012_pp0_iter2_reg <= local_C_V_4_addr_reg_2012;
        local_C_V_4_addr_reg_2012_pp0_iter3_reg <= local_C_V_4_addr_reg_2012_pp0_iter2_reg;
        local_C_V_4_addr_reg_2012_pp0_iter4_reg <= local_C_V_4_addr_reg_2012_pp0_iter3_reg;
        local_C_V_4_addr_reg_2012_pp0_iter5_reg <= local_C_V_4_addr_reg_2012_pp0_iter4_reg;
        local_C_V_4_addr_reg_2012_pp0_iter6_reg <= local_C_V_4_addr_reg_2012_pp0_iter5_reg;
        local_C_V_4_addr_reg_2012_pp0_iter7_reg <= local_C_V_4_addr_reg_2012_pp0_iter6_reg;
        local_C_V_4_addr_reg_2012_pp0_iter8_reg <= local_C_V_4_addr_reg_2012_pp0_iter7_reg;
        local_C_V_4_addr_reg_2012_pp0_iter9_reg <= local_C_V_4_addr_reg_2012_pp0_iter8_reg;
        local_C_V_5_addr_reg_2018_pp0_iter2_reg <= local_C_V_5_addr_reg_2018;
        local_C_V_5_addr_reg_2018_pp0_iter3_reg <= local_C_V_5_addr_reg_2018_pp0_iter2_reg;
        local_C_V_5_addr_reg_2018_pp0_iter4_reg <= local_C_V_5_addr_reg_2018_pp0_iter3_reg;
        local_C_V_5_addr_reg_2018_pp0_iter5_reg <= local_C_V_5_addr_reg_2018_pp0_iter4_reg;
        local_C_V_5_addr_reg_2018_pp0_iter6_reg <= local_C_V_5_addr_reg_2018_pp0_iter5_reg;
        local_C_V_5_addr_reg_2018_pp0_iter7_reg <= local_C_V_5_addr_reg_2018_pp0_iter6_reg;
        local_C_V_5_addr_reg_2018_pp0_iter8_reg <= local_C_V_5_addr_reg_2018_pp0_iter7_reg;
        local_C_V_5_addr_reg_2018_pp0_iter9_reg <= local_C_V_5_addr_reg_2018_pp0_iter8_reg;
        local_C_V_6_addr_reg_2024_pp0_iter2_reg <= local_C_V_6_addr_reg_2024;
        local_C_V_6_addr_reg_2024_pp0_iter3_reg <= local_C_V_6_addr_reg_2024_pp0_iter2_reg;
        local_C_V_6_addr_reg_2024_pp0_iter4_reg <= local_C_V_6_addr_reg_2024_pp0_iter3_reg;
        local_C_V_6_addr_reg_2024_pp0_iter5_reg <= local_C_V_6_addr_reg_2024_pp0_iter4_reg;
        local_C_V_6_addr_reg_2024_pp0_iter6_reg <= local_C_V_6_addr_reg_2024_pp0_iter5_reg;
        local_C_V_6_addr_reg_2024_pp0_iter7_reg <= local_C_V_6_addr_reg_2024_pp0_iter6_reg;
        local_C_V_6_addr_reg_2024_pp0_iter8_reg <= local_C_V_6_addr_reg_2024_pp0_iter7_reg;
        local_C_V_6_addr_reg_2024_pp0_iter9_reg <= local_C_V_6_addr_reg_2024_pp0_iter8_reg;
        local_C_V_7_addr_reg_2030_pp0_iter2_reg <= local_C_V_7_addr_reg_2030;
        local_C_V_7_addr_reg_2030_pp0_iter3_reg <= local_C_V_7_addr_reg_2030_pp0_iter2_reg;
        local_C_V_7_addr_reg_2030_pp0_iter4_reg <= local_C_V_7_addr_reg_2030_pp0_iter3_reg;
        local_C_V_7_addr_reg_2030_pp0_iter5_reg <= local_C_V_7_addr_reg_2030_pp0_iter4_reg;
        local_C_V_7_addr_reg_2030_pp0_iter6_reg <= local_C_V_7_addr_reg_2030_pp0_iter5_reg;
        local_C_V_7_addr_reg_2030_pp0_iter7_reg <= local_C_V_7_addr_reg_2030_pp0_iter6_reg;
        local_C_V_7_addr_reg_2030_pp0_iter8_reg <= local_C_V_7_addr_reg_2030_pp0_iter7_reg;
        local_C_V_7_addr_reg_2030_pp0_iter9_reg <= local_C_V_7_addr_reg_2030_pp0_iter8_reg;
        local_C_V_8_addr_reg_2036_pp0_iter2_reg <= local_C_V_8_addr_reg_2036;
        local_C_V_8_addr_reg_2036_pp0_iter3_reg <= local_C_V_8_addr_reg_2036_pp0_iter2_reg;
        local_C_V_8_addr_reg_2036_pp0_iter4_reg <= local_C_V_8_addr_reg_2036_pp0_iter3_reg;
        local_C_V_8_addr_reg_2036_pp0_iter5_reg <= local_C_V_8_addr_reg_2036_pp0_iter4_reg;
        local_C_V_8_addr_reg_2036_pp0_iter6_reg <= local_C_V_8_addr_reg_2036_pp0_iter5_reg;
        local_C_V_8_addr_reg_2036_pp0_iter7_reg <= local_C_V_8_addr_reg_2036_pp0_iter6_reg;
        local_C_V_8_addr_reg_2036_pp0_iter8_reg <= local_C_V_8_addr_reg_2036_pp0_iter7_reg;
        local_C_V_8_addr_reg_2036_pp0_iter9_reg <= local_C_V_8_addr_reg_2036_pp0_iter8_reg;
        local_C_V_9_addr_reg_2042_pp0_iter2_reg <= local_C_V_9_addr_reg_2042;
        local_C_V_9_addr_reg_2042_pp0_iter3_reg <= local_C_V_9_addr_reg_2042_pp0_iter2_reg;
        local_C_V_9_addr_reg_2042_pp0_iter4_reg <= local_C_V_9_addr_reg_2042_pp0_iter3_reg;
        local_C_V_9_addr_reg_2042_pp0_iter5_reg <= local_C_V_9_addr_reg_2042_pp0_iter4_reg;
        local_C_V_9_addr_reg_2042_pp0_iter6_reg <= local_C_V_9_addr_reg_2042_pp0_iter5_reg;
        local_C_V_9_addr_reg_2042_pp0_iter7_reg <= local_C_V_9_addr_reg_2042_pp0_iter6_reg;
        local_C_V_9_addr_reg_2042_pp0_iter8_reg <= local_C_V_9_addr_reg_2042_pp0_iter7_reg;
        local_C_V_9_addr_reg_2042_pp0_iter9_reg <= local_C_V_9_addr_reg_2042_pp0_iter8_reg;
        local_C_V_addr_reg_1988_pp0_iter2_reg <= local_C_V_addr_reg_1988;
        local_C_V_addr_reg_1988_pp0_iter3_reg <= local_C_V_addr_reg_1988_pp0_iter2_reg;
        local_C_V_addr_reg_1988_pp0_iter4_reg <= local_C_V_addr_reg_1988_pp0_iter3_reg;
        local_C_V_addr_reg_1988_pp0_iter5_reg <= local_C_V_addr_reg_1988_pp0_iter4_reg;
        local_C_V_addr_reg_1988_pp0_iter6_reg <= local_C_V_addr_reg_1988_pp0_iter5_reg;
        local_C_V_addr_reg_1988_pp0_iter7_reg <= local_C_V_addr_reg_1988_pp0_iter6_reg;
        local_C_V_addr_reg_1988_pp0_iter8_reg <= local_C_V_addr_reg_1988_pp0_iter7_reg;
        local_C_V_addr_reg_1988_pp0_iter9_reg <= local_C_V_addr_reg_1988_pp0_iter8_reg;
        p_Result_10_reg_1935_pp0_iter2_reg <= p_Result_10_reg_1935_pp0_iter1_reg;
        p_Result_10_reg_1935_pp0_iter3_reg <= p_Result_10_reg_1935_pp0_iter2_reg;
        p_Result_10_reg_1935_pp0_iter4_reg <= p_Result_10_reg_1935_pp0_iter3_reg;
        p_Result_10_reg_1935_pp0_iter5_reg <= p_Result_10_reg_1935_pp0_iter4_reg;
        p_Result_10_reg_1935_pp0_iter6_reg <= p_Result_10_reg_1935_pp0_iter5_reg;
        p_Result_10_reg_1935_pp0_iter7_reg <= p_Result_10_reg_1935_pp0_iter6_reg;
        p_Result_10_reg_1935_pp0_iter8_reg <= p_Result_10_reg_1935_pp0_iter7_reg;
        p_Result_10_reg_1935_pp0_iter9_reg <= p_Result_10_reg_1935_pp0_iter8_reg;
        p_Result_15_reg_1984_pp0_iter2_reg <= p_Result_15_reg_1984_pp0_iter1_reg;
        p_Result_15_reg_1984_pp0_iter3_reg <= p_Result_15_reg_1984_pp0_iter2_reg;
        p_Result_15_reg_1984_pp0_iter4_reg <= p_Result_15_reg_1984_pp0_iter3_reg;
        p_Result_15_reg_1984_pp0_iter5_reg <= p_Result_15_reg_1984_pp0_iter4_reg;
        p_Result_15_reg_1984_pp0_iter6_reg <= p_Result_15_reg_1984_pp0_iter5_reg;
        p_Result_15_reg_1984_pp0_iter7_reg <= p_Result_15_reg_1984_pp0_iter6_reg;
        p_Result_15_reg_1984_pp0_iter8_reg <= p_Result_15_reg_1984_pp0_iter7_reg;
        p_Result_15_reg_1984_pp0_iter9_reg <= p_Result_15_reg_1984_pp0_iter8_reg;
        p_Result_5_reg_1886_pp0_iter2_reg <= p_Result_5_reg_1886_pp0_iter1_reg;
        p_Result_5_reg_1886_pp0_iter3_reg <= p_Result_5_reg_1886_pp0_iter2_reg;
        p_Result_5_reg_1886_pp0_iter4_reg <= p_Result_5_reg_1886_pp0_iter3_reg;
        p_Result_5_reg_1886_pp0_iter5_reg <= p_Result_5_reg_1886_pp0_iter4_reg;
        p_Result_5_reg_1886_pp0_iter6_reg <= p_Result_5_reg_1886_pp0_iter5_reg;
        p_Result_5_reg_1886_pp0_iter7_reg <= p_Result_5_reg_1886_pp0_iter6_reg;
        p_Result_5_reg_1886_pp0_iter8_reg <= p_Result_5_reg_1886_pp0_iter7_reg;
        p_Result_5_reg_1886_pp0_iter9_reg <= p_Result_5_reg_1886_pp0_iter8_reg;
        p_Result_s_reg_1837_pp0_iter2_reg <= p_Result_s_reg_1837_pp0_iter1_reg;
        p_Result_s_reg_1837_pp0_iter3_reg <= p_Result_s_reg_1837_pp0_iter2_reg;
        p_Result_s_reg_1837_pp0_iter4_reg <= p_Result_s_reg_1837_pp0_iter3_reg;
        p_Result_s_reg_1837_pp0_iter5_reg <= p_Result_s_reg_1837_pp0_iter4_reg;
        p_Result_s_reg_1837_pp0_iter6_reg <= p_Result_s_reg_1837_pp0_iter5_reg;
        p_Result_s_reg_1837_pp0_iter7_reg <= p_Result_s_reg_1837_pp0_iter6_reg;
        p_Result_s_reg_1837_pp0_iter8_reg <= p_Result_s_reg_1837_pp0_iter7_reg;
        p_Result_s_reg_1837_pp0_iter9_reg <= p_Result_s_reg_1837_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln260_2_fu_628_p2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bitcast_ln78_10_reg_1866 <= bitcast_ln78_10_fu_866_p1;
        bitcast_ln78_11_reg_1871 <= bitcast_ln78_11_fu_870_p1;
        bitcast_ln78_12_reg_1876 <= bitcast_ln78_12_fu_874_p1;
        bitcast_ln78_13_reg_1881 <= bitcast_ln78_13_fu_878_p1;
        bitcast_ln78_16_reg_1905 <= bitcast_ln78_16_fu_986_p1;
        bitcast_ln78_17_reg_1910 <= bitcast_ln78_17_fu_990_p1;
        bitcast_ln78_18_reg_1915 <= bitcast_ln78_18_fu_994_p1;
        bitcast_ln78_19_reg_1920 <= bitcast_ln78_19_fu_998_p1;
        bitcast_ln78_1_reg_1812 <= bitcast_ln78_1_fu_734_p1;
        bitcast_ln78_20_reg_1925 <= bitcast_ln78_20_fu_1002_p1;
        bitcast_ln78_21_reg_1930 <= bitcast_ln78_21_fu_1006_p1;
        bitcast_ln78_24_reg_1954 <= bitcast_ln78_24_fu_1114_p1;
        bitcast_ln78_25_reg_1959 <= bitcast_ln78_25_fu_1118_p1;
        bitcast_ln78_26_reg_1964 <= bitcast_ln78_26_fu_1122_p1;
        bitcast_ln78_27_reg_1969 <= bitcast_ln78_27_fu_1126_p1;
        bitcast_ln78_28_reg_1974 <= bitcast_ln78_28_fu_1130_p1;
        bitcast_ln78_29_reg_1979 <= bitcast_ln78_29_fu_1134_p1;
        bitcast_ln78_2_reg_1817 <= bitcast_ln78_2_fu_738_p1;
        bitcast_ln78_3_reg_1822 <= bitcast_ln78_3_fu_742_p1;
        bitcast_ln78_4_reg_1827 <= bitcast_ln78_4_fu_746_p1;
        bitcast_ln78_5_reg_1832 <= bitcast_ln78_5_fu_750_p1;
        bitcast_ln78_8_reg_1856 <= bitcast_ln78_8_fu_858_p1;
        bitcast_ln78_9_reg_1861 <= bitcast_ln78_9_fu_862_p1;
        bitcast_ln78_reg_1807 <= bitcast_ln78_fu_730_p1;
        elem_val_abvec_M_elems_1_reg_1802 <= elem_val_abvec_M_elems_1_fu_726_p1;
        elem_val_abvec_M_elems_2_reg_1846 <= elem_val_abvec_M_elems_2_fu_850_p1;
        elem_val_abvec_M_elems_3_reg_1851 <= elem_val_abvec_M_elems_3_fu_854_p1;
        elem_val_abvec_M_elems_4_reg_1895 <= elem_val_abvec_M_elems_4_fu_978_p1;
        elem_val_abvec_M_elems_5_reg_1900 <= elem_val_abvec_M_elems_5_fu_982_p1;
        elem_val_abvec_M_elems_6_reg_1944 <= elem_val_abvec_M_elems_6_fu_1106_p1;
        elem_val_abvec_M_elems_7_reg_1949 <= elem_val_abvec_M_elems_7_fu_1110_p1;
        elem_val_abvec_M_elems_reg_1797 <= elem_val_abvec_M_elems_fu_722_p1;
        elem_val_row_V_1_reg_1890 <= elem_val_row_V_1_fu_894_p1;
        elem_val_row_V_2_reg_1841 <= elem_val_row_V_2_fu_766_p1;
        elem_val_row_V_3_reg_1792 <= elem_val_row_V_3_fu_638_p1;
        elem_val_row_V_reg_1939 <= elem_val_row_V_fu_1022_p1;
        p_Result_10_reg_1935 <= fifo_aBvec_2_dout[32'd17];
        p_Result_15_reg_1984 <= fifo_aBvec_3_dout[32'd17];
        p_Result_5_reg_1886 <= fifo_aBvec_1_dout[32'd17];
        p_Result_s_reg_1837 <= fifo_aBvec_0_dout[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter8_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter8_reg))) begin
        c_val_d0_f_10_reg_2504 <= grp_fu_554_p2;
        c_val_d0_f_11_reg_2514 <= grp_fu_562_p2;
        c_val_d0_f_8_reg_2484 <= grp_fu_538_p2;
        c_val_d0_f_9_reg_2494 <= grp_fu_546_p2;
        c_val_d1_f_10_reg_2509 <= grp_fu_558_p2;
        c_val_d1_f_11_reg_2519 <= grp_fu_566_p2;
        c_val_d1_f_8_reg_2489 <= grp_fu_542_p2;
        c_val_d1_f_9_reg_2499 <= grp_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter8_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter8_reg))) begin
        c_val_d0_f_12_reg_2524 <= grp_fu_570_p2;
        c_val_d0_f_13_reg_2534 <= grp_fu_578_p2;
        c_val_d0_f_14_reg_2544 <= grp_fu_586_p2;
        c_val_d0_f_15_reg_2554 <= grp_fu_594_p2;
        c_val_d1_f_12_reg_2529 <= grp_fu_574_p2;
        c_val_d1_f_13_reg_2539 <= grp_fu_582_p2;
        c_val_d1_f_14_reg_2549 <= grp_fu_590_p2;
        c_val_d1_f_15_reg_2559 <= grp_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_1837_pp0_iter8_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter8_reg))) begin
        c_val_d0_f_1_reg_2414 <= grp_fu_482_p2;
        c_val_d0_f_2_reg_2424 <= grp_fu_490_p2;
        c_val_d0_f_3_reg_2434 <= grp_fu_498_p2;
        c_val_d0_f_reg_2404 <= grp_fu_474_p2;
        c_val_d1_f_1_reg_2419 <= grp_fu_486_p2;
        c_val_d1_f_2_reg_2429 <= grp_fu_494_p2;
        c_val_d1_f_3_reg_2439 <= grp_fu_502_p2;
        c_val_d1_f_reg_2409 <= grp_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_1886_pp0_iter8_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter8_reg))) begin
        c_val_d0_f_4_reg_2444 <= grp_fu_506_p2;
        c_val_d0_f_5_reg_2454 <= grp_fu_514_p2;
        c_val_d0_f_6_reg_2464 <= grp_fu_522_p2;
        c_val_d0_f_7_reg_2474 <= grp_fu_530_p2;
        c_val_d1_f_4_reg_2449 <= grp_fu_510_p2;
        c_val_d1_f_5_reg_2459 <= grp_fu_518_p2;
        c_val_d1_f_6_reg_2469 <= grp_fu_526_p2;
        c_val_d1_f_7_reg_2479 <= grp_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg))) begin
        c_val_d0_u_V_10_reg_2184 <= c_val_d0_u_V_10_fu_1325_p1;
        c_val_d0_u_V_11_reg_2194 <= c_val_d0_u_V_11_fu_1339_p1;
        c_val_d0_u_V_8_reg_2164 <= c_val_d0_u_V_8_fu_1297_p1;
        c_val_d0_u_V_9_reg_2174 <= c_val_d0_u_V_9_fu_1311_p1;
        c_val_d1_u_V_10_reg_2189 <= {{local_C_V_10_q0[63:32]}};
        c_val_d1_u_V_11_reg_2199 <= {{local_C_V_11_q0[63:32]}};
        c_val_d1_u_V_8_reg_2169 <= {{local_C_V_8_q0[63:32]}};
        c_val_d1_u_V_9_reg_2179 <= {{local_C_V_9_q0[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg))) begin
        c_val_d0_u_V_12_reg_2204 <= c_val_d0_u_V_12_fu_1353_p1;
        c_val_d0_u_V_13_reg_2214 <= c_val_d0_u_V_13_fu_1367_p1;
        c_val_d0_u_V_14_reg_2224 <= c_val_d0_u_V_14_fu_1381_p1;
        c_val_d0_u_V_15_reg_2234 <= c_val_d0_u_V_15_fu_1395_p1;
        c_val_d1_u_V_12_reg_2209 <= {{local_C_V_12_q0[63:32]}};
        c_val_d1_u_V_13_reg_2219 <= {{local_C_V_13_q0[63:32]}};
        c_val_d1_u_V_14_reg_2229 <= {{local_C_V_14_q0[63:32]}};
        c_val_d1_u_V_15_reg_2239 <= {{local_C_V_15_q0[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_1837_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg))) begin
        c_val_d0_u_V_1_reg_2094 <= c_val_d0_u_V_1_fu_1199_p1;
        c_val_d0_u_V_2_reg_2104 <= c_val_d0_u_V_2_fu_1213_p1;
        c_val_d0_u_V_3_reg_2114 <= c_val_d0_u_V_3_fu_1227_p1;
        c_val_d0_u_V_reg_2084 <= c_val_d0_u_V_fu_1185_p1;
        c_val_d1_u_V_1_reg_2099 <= {{local_C_V_1_q0[63:32]}};
        c_val_d1_u_V_2_reg_2109 <= {{local_C_V_2_q0[63:32]}};
        c_val_d1_u_V_3_reg_2119 <= {{local_C_V_3_q0[63:32]}};
        c_val_d1_u_V_reg_2089 <= {{local_C_V_q0[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_1886_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg))) begin
        c_val_d0_u_V_4_reg_2124 <= c_val_d0_u_V_4_fu_1241_p1;
        c_val_d0_u_V_5_reg_2134 <= c_val_d0_u_V_5_fu_1255_p1;
        c_val_d0_u_V_6_reg_2144 <= c_val_d0_u_V_6_fu_1269_p1;
        c_val_d0_u_V_7_reg_2154 <= c_val_d0_u_V_7_fu_1283_p1;
        c_val_d1_u_V_4_reg_2129 <= {{local_C_V_4_q0[63:32]}};
        c_val_d1_u_V_5_reg_2139 <= {{local_C_V_5_q0[63:32]}};
        c_val_d1_u_V_6_reg_2149 <= {{local_C_V_6_q0[63:32]}};
        c_val_d1_u_V_7_reg_2159 <= {{local_C_V_7_q0[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935 == 1'd0) & (1'd1 == and_ln260_2_reg_1788) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_10_addr_reg_2048 <= conv_i_i_i_2_fu_1171_p1;
        local_C_V_11_addr_reg_2054 <= conv_i_i_i_2_fu_1171_p1;
        local_C_V_8_addr_reg_2036 <= conv_i_i_i_2_fu_1171_p1;
        local_C_V_9_addr_reg_2042 <= conv_i_i_i_2_fu_1171_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984 == 1'd0) & (1'd1 == and_ln260_2_reg_1788) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_12_addr_reg_2060 <= conv_i_i_i_3_fu_1178_p1;
        local_C_V_13_addr_reg_2066 <= conv_i_i_i_3_fu_1178_p1;
        local_C_V_14_addr_reg_2072 <= conv_i_i_i_3_fu_1178_p1;
        local_C_V_15_addr_reg_2078 <= conv_i_i_i_3_fu_1178_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_s_reg_1837 == 1'd0) & (1'd1 == and_ln260_2_reg_1788) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_1_addr_reg_1994 <= conv_i_i_i_fu_1157_p1;
        local_C_V_2_addr_reg_2000 <= conv_i_i_i_fu_1157_p1;
        local_C_V_3_addr_reg_2006 <= conv_i_i_i_fu_1157_p1;
        local_C_V_addr_reg_1988 <= conv_i_i_i_fu_1157_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_5_reg_1886 == 1'd0) & (1'd1 == and_ln260_2_reg_1788) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_4_addr_reg_2012 <= conv_i_i_i_1_fu_1164_p1;
        local_C_V_5_addr_reg_2018 <= conv_i_i_i_1_fu_1164_p1;
        local_C_V_6_addr_reg_2024 <= conv_i_i_i_1_fu_1164_p1;
        local_C_V_7_addr_reg_2030 <= conv_i_i_i_1_fu_1164_p1;
    end
end

always @ (*) begin
    if (((icmp_ln254_fu_610_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_1 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_130;
    end
end

always @ (*) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln260_2_fu_628_p2) & (fifo_aBvec_0_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_aBvec_0_read = 1'b1;
    end else begin
        fifo_aBvec_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln260_2_fu_628_p2) & (fifo_aBvec_1_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_aBvec_1_read = 1'b1;
    end else begin
        fifo_aBvec_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln260_2_fu_628_p2) & (fifo_aBvec_2_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_aBvec_2_read = 1'b1;
    end else begin
        fifo_aBvec_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln254_fu_610_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln260_2_fu_628_p2) & (fifo_aBvec_3_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_aBvec_3_read = 1'b1;
    end else begin
        fifo_aBvec_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_10_ce0 = 1'b1;
    end else begin
        local_C_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_10_ce1 = 1'b1;
    end else begin
        local_C_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_10_we1 = 1'b1;
    end else begin
        local_C_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_11_ce0 = 1'b1;
    end else begin
        local_C_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_11_ce1 = 1'b1;
    end else begin
        local_C_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_11_we1 = 1'b1;
    end else begin
        local_C_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_12_ce0 = 1'b1;
    end else begin
        local_C_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_12_ce1 = 1'b1;
    end else begin
        local_C_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_12_we1 = 1'b1;
    end else begin
        local_C_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_13_ce0 = 1'b1;
    end else begin
        local_C_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_13_ce1 = 1'b1;
    end else begin
        local_C_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_13_we1 = 1'b1;
    end else begin
        local_C_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_14_ce0 = 1'b1;
    end else begin
        local_C_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_14_ce1 = 1'b1;
    end else begin
        local_C_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_14_we1 = 1'b1;
    end else begin
        local_C_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_15_ce0 = 1'b1;
    end else begin
        local_C_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_15_ce1 = 1'b1;
    end else begin
        local_C_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_15_we1 = 1'b1;
    end else begin
        local_C_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_1_ce0 = 1'b1;
    end else begin
        local_C_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_1_ce1 = 1'b1;
    end else begin
        local_C_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_1_we1 = 1'b1;
    end else begin
        local_C_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_2_ce0 = 1'b1;
    end else begin
        local_C_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_2_ce1 = 1'b1;
    end else begin
        local_C_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_2_we1 = 1'b1;
    end else begin
        local_C_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_3_ce0 = 1'b1;
    end else begin
        local_C_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_3_ce1 = 1'b1;
    end else begin
        local_C_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_3_we1 = 1'b1;
    end else begin
        local_C_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_4_ce0 = 1'b1;
    end else begin
        local_C_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_4_ce1 = 1'b1;
    end else begin
        local_C_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_4_we1 = 1'b1;
    end else begin
        local_C_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_5_ce0 = 1'b1;
    end else begin
        local_C_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_5_ce1 = 1'b1;
    end else begin
        local_C_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_5_we1 = 1'b1;
    end else begin
        local_C_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_6_ce0 = 1'b1;
    end else begin
        local_C_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_6_ce1 = 1'b1;
    end else begin
        local_C_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_6_we1 = 1'b1;
    end else begin
        local_C_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_7_ce0 = 1'b1;
    end else begin
        local_C_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_7_ce1 = 1'b1;
    end else begin
        local_C_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_7_we1 = 1'b1;
    end else begin
        local_C_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_8_ce0 = 1'b1;
    end else begin
        local_C_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_8_ce1 = 1'b1;
    end else begin
        local_C_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_8_we1 = 1'b1;
    end else begin
        local_C_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_9_ce0 = 1'b1;
    end else begin
        local_C_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_9_ce1 = 1'b1;
    end else begin
        local_C_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_9_we1 = 1'b1;
    end else begin
        local_C_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_V_ce0 = 1'b1;
    end else begin
        local_C_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        local_C_V_ce1 = 1'b1;
    end else begin
        local_C_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg))) begin
        local_C_V_we1 = 1'b1;
    end else begin
        local_C_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln260_1_fu_616_p2 = (tmp_3_nbreadreq_fu_170_p3 & tmp_2_nbreadreq_fu_162_p3);

assign and_ln260_2_fu_628_p2 = (tmp_nbreadreq_fu_146_p3 & and_ln260_fu_622_p2);

assign and_ln260_fu_622_p2 = (tmp_1_nbreadreq_fu_154_p3 & and_ln260_1_fu_616_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2344 = ((icmp_ln254_fu_610_p2 == 1'd1) & (1'd1 == and_ln260_2_fu_628_p2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_143 = (ap_predicate_op143_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_145 = (ap_predicate_op145_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_149 = (ap_predicate_op149_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_152 = (ap_predicate_op152_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_154 = (ap_predicate_op154_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_163 = (ap_predicate_op163_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_165 = (ap_predicate_op165_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_167 = (ap_predicate_op167_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_177 = (ap_predicate_op177_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_183 = (ap_predicate_op183_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_189 = (ap_predicate_op189_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_195 = (ap_predicate_op195_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_201 = (ap_predicate_op201_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_204 = (ap_predicate_op204_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_207 = (ap_predicate_op207_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_219 = (ap_predicate_op219_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_484 = (ap_predicate_op484_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_488 = (ap_predicate_op488_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_492 = (ap_predicate_op492_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_496 = (ap_predicate_op496_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_501 = (ap_predicate_op501_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_505 = (ap_predicate_op505_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_509 = (ap_predicate_op509_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_513 = (ap_predicate_op513_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_518 = (ap_predicate_op518_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_522 = (ap_predicate_op522_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_526 = (ap_predicate_op526_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_530 = (ap_predicate_op530_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_535 = (ap_predicate_op535_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_539 = (ap_predicate_op539_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_543 = (ap_predicate_op543_store_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_547 = (ap_predicate_op547_store_state11 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state11_pp0_iter10_stage0 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op143_load_state2 = ((p_Result_s_reg_1837 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op145_load_state2 = ((p_Result_s_reg_1837 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op147_load_state2 = ((p_Result_s_reg_1837 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op149_load_state2 = ((p_Result_s_reg_1837 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op152_load_state2 = ((p_Result_5_reg_1886 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op154_load_state2 = ((p_Result_5_reg_1886 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op156_load_state2 = ((p_Result_5_reg_1886 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op158_load_state2 = ((p_Result_5_reg_1886 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op161_load_state2 = ((p_Result_10_reg_1935 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op163_load_state2 = ((p_Result_10_reg_1935 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op165_load_state2 = ((p_Result_10_reg_1935 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op167_load_state2 = ((p_Result_10_reg_1935 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op170_load_state2 = ((p_Result_15_reg_1984 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op172_load_state2 = ((p_Result_15_reg_1984 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op174_load_state2 = ((p_Result_15_reg_1984 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op176_load_state2 = ((p_Result_15_reg_1984 == 1'd0) & (1'd1 == and_ln260_2_reg_1788));
end

always @ (*) begin
    ap_predicate_op177_load_state3 = ((p_Result_s_reg_1837_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op180_load_state3 = ((p_Result_s_reg_1837_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op183_load_state3 = ((p_Result_s_reg_1837_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op186_load_state3 = ((p_Result_s_reg_1837_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op189_load_state3 = ((p_Result_5_reg_1886_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op192_load_state3 = ((p_Result_5_reg_1886_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op195_load_state3 = ((p_Result_5_reg_1886_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op198_load_state3 = ((p_Result_5_reg_1886_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op201_load_state3 = ((p_Result_10_reg_1935_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op204_load_state3 = ((p_Result_10_reg_1935_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op207_load_state3 = ((p_Result_10_reg_1935_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op210_load_state3 = ((p_Result_10_reg_1935_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op213_load_state3 = ((p_Result_15_reg_1984_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op216_load_state3 = ((p_Result_15_reg_1984_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op219_load_state3 = ((p_Result_15_reg_1984_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op222_load_state3 = ((p_Result_15_reg_1984_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op484_store_state11 = ((p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op488_store_state11 = ((p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op492_store_state11 = ((p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op496_store_state11 = ((p_Result_s_reg_1837_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op501_store_state11 = ((p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op505_store_state11 = ((p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op509_store_state11 = ((p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op513_store_state11 = ((p_Result_5_reg_1886_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op518_store_state11 = ((p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op522_store_state11 = ((p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op526_store_state11 = ((p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op530_store_state11 = ((p_Result_10_reg_1935_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op535_store_state11 = ((p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op539_store_state11 = ((p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op543_store_state11 = ((p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

always @ (*) begin
    ap_predicate_op547_store_state11 = ((p_Result_15_reg_1984_pp0_iter9_reg == 1'd0) & (1'd1 == and_ln260_2_reg_1788_pp0_iter9_reg));
end

assign bitcast_ln78_10_fu_866_p1 = trunc_ln78_11_fu_810_p4;

assign bitcast_ln78_11_fu_870_p1 = trunc_ln78_12_fu_820_p4;

assign bitcast_ln78_12_fu_874_p1 = trunc_ln78_13_fu_830_p4;

assign bitcast_ln78_13_fu_878_p1 = trunc_ln78_14_fu_840_p4;

assign bitcast_ln78_16_fu_986_p1 = trunc_ln78_17_fu_918_p4;

assign bitcast_ln78_17_fu_990_p1 = trunc_ln78_18_fu_928_p4;

assign bitcast_ln78_18_fu_994_p1 = trunc_ln78_19_fu_938_p4;

assign bitcast_ln78_19_fu_998_p1 = trunc_ln78_20_fu_948_p4;

assign bitcast_ln78_1_fu_734_p1 = trunc_ln78_3_fu_672_p4;

assign bitcast_ln78_20_fu_1002_p1 = trunc_ln78_21_fu_958_p4;

assign bitcast_ln78_21_fu_1006_p1 = trunc_ln78_22_fu_968_p4;

assign bitcast_ln78_24_fu_1114_p1 = trunc_ln78_25_fu_1046_p4;

assign bitcast_ln78_25_fu_1118_p1 = trunc_ln78_26_fu_1056_p4;

assign bitcast_ln78_26_fu_1122_p1 = trunc_ln78_27_fu_1066_p4;

assign bitcast_ln78_27_fu_1126_p1 = trunc_ln78_28_fu_1076_p4;

assign bitcast_ln78_28_fu_1130_p1 = trunc_ln78_29_fu_1086_p4;

assign bitcast_ln78_29_fu_1134_p1 = trunc_ln78_30_fu_1096_p4;

assign bitcast_ln78_2_fu_738_p1 = trunc_ln78_4_fu_682_p4;

assign bitcast_ln78_3_fu_742_p1 = trunc_ln78_5_fu_692_p4;

assign bitcast_ln78_4_fu_746_p1 = trunc_ln78_6_fu_702_p4;

assign bitcast_ln78_5_fu_750_p1 = trunc_ln78_7_fu_712_p4;

assign bitcast_ln78_8_fu_858_p1 = trunc_ln78_s_fu_790_p4;

assign bitcast_ln78_9_fu_862_p1 = trunc_ln78_10_fu_800_p4;

assign bitcast_ln78_fu_730_p1 = trunc_ln78_2_fu_662_p4;

assign c_val_d0_u_V_10_fu_1325_p1 = local_C_V_10_q0[31:0];

assign c_val_d0_u_V_11_fu_1339_p1 = local_C_V_11_q0[31:0];

assign c_val_d0_u_V_12_fu_1353_p1 = local_C_V_12_q0[31:0];

assign c_val_d0_u_V_13_fu_1367_p1 = local_C_V_13_q0[31:0];

assign c_val_d0_u_V_14_fu_1381_p1 = local_C_V_14_q0[31:0];

assign c_val_d0_u_V_15_fu_1395_p1 = local_C_V_15_q0[31:0];

assign c_val_d0_u_V_1_fu_1199_p1 = local_C_V_1_q0[31:0];

assign c_val_d0_u_V_2_fu_1213_p1 = local_C_V_2_q0[31:0];

assign c_val_d0_u_V_3_fu_1227_p1 = local_C_V_3_q0[31:0];

assign c_val_d0_u_V_4_fu_1241_p1 = local_C_V_4_q0[31:0];

assign c_val_d0_u_V_5_fu_1255_p1 = local_C_V_5_q0[31:0];

assign c_val_d0_u_V_6_fu_1269_p1 = local_C_V_6_q0[31:0];

assign c_val_d0_u_V_7_fu_1283_p1 = local_C_V_7_q0[31:0];

assign c_val_d0_u_V_8_fu_1297_p1 = local_C_V_8_q0[31:0];

assign c_val_d0_u_V_9_fu_1311_p1 = local_C_V_9_q0[31:0];

assign c_val_d0_u_V_fu_1185_p1 = local_C_V_q0[31:0];

assign conv_i_i_i_1_fu_1164_p1 = elem_val_row_V_2_reg_1841;

assign conv_i_i_i_2_fu_1171_p1 = elem_val_row_V_1_reg_1890;

assign conv_i_i_i_3_fu_1178_p1 = elem_val_row_V_reg_1939;

assign conv_i_i_i_fu_1157_p1 = elem_val_row_V_3_reg_1792;

assign elem_val_abvec_M_elems_1_fu_726_p1 = trunc_ln78_1_fu_652_p4;

assign elem_val_abvec_M_elems_2_fu_850_p1 = trunc_ln78_8_fu_770_p4;

assign elem_val_abvec_M_elems_3_fu_854_p1 = trunc_ln78_9_fu_780_p4;

assign elem_val_abvec_M_elems_4_fu_978_p1 = trunc_ln78_15_fu_898_p4;

assign elem_val_abvec_M_elems_5_fu_982_p1 = trunc_ln78_16_fu_908_p4;

assign elem_val_abvec_M_elems_6_fu_1106_p1 = trunc_ln78_23_fu_1026_p4;

assign elem_val_abvec_M_elems_7_fu_1110_p1 = trunc_ln78_24_fu_1036_p4;

assign elem_val_abvec_M_elems_fu_722_p1 = trunc_ln2_fu_642_p4;

assign elem_val_row_V_1_fu_894_p1 = fifo_aBvec_2_dout[17:0];

assign elem_val_row_V_2_fu_766_p1 = fifo_aBvec_1_dout[17:0];

assign elem_val_row_V_3_fu_638_p1 = fifo_aBvec_0_dout[17:0];

assign elem_val_row_V_fu_1022_p1 = fifo_aBvec_3_dout[17:0];

assign empty_100_fu_1690_p1 = c_val_d1_f_10_reg_2509;

assign empty_103_fu_1702_p1 = c_val_d0_f_11_reg_2514;

assign empty_104_fu_1705_p1 = c_val_d1_f_11_reg_2519;

assign empty_107_fu_1717_p1 = c_val_d0_f_12_reg_2524;

assign empty_108_fu_1720_p1 = c_val_d1_f_12_reg_2529;

assign empty_111_fu_1732_p1 = c_val_d0_f_13_reg_2534;

assign empty_112_fu_1735_p1 = c_val_d1_f_13_reg_2539;

assign empty_115_fu_1747_p1 = c_val_d0_f_14_reg_2544;

assign empty_116_fu_1750_p1 = c_val_d1_f_14_reg_2549;

assign empty_119_fu_1762_p1 = c_val_d0_f_15_reg_2554;

assign empty_120_fu_1765_p1 = c_val_d1_f_15_reg_2559;

assign empty_59_fu_1537_p1 = c_val_d0_f_reg_2404;

assign empty_60_fu_1540_p1 = c_val_d1_f_reg_2409;

assign empty_63_fu_1552_p1 = c_val_d0_f_1_reg_2414;

assign empty_64_fu_1555_p1 = c_val_d1_f_1_reg_2419;

assign empty_67_fu_1567_p1 = c_val_d0_f_2_reg_2424;

assign empty_68_fu_1570_p1 = c_val_d1_f_2_reg_2429;

assign empty_71_fu_1582_p1 = c_val_d0_f_3_reg_2434;

assign empty_72_fu_1585_p1 = c_val_d1_f_3_reg_2439;

assign empty_75_fu_1597_p1 = c_val_d0_f_4_reg_2444;

assign empty_76_fu_1600_p1 = c_val_d1_f_4_reg_2449;

assign empty_79_fu_1612_p1 = c_val_d0_f_5_reg_2454;

assign empty_80_fu_1615_p1 = c_val_d1_f_5_reg_2459;

assign empty_83_fu_1627_p1 = c_val_d0_f_6_reg_2464;

assign empty_84_fu_1630_p1 = c_val_d1_f_6_reg_2469;

assign empty_87_fu_1642_p1 = c_val_d0_f_7_reg_2474;

assign empty_88_fu_1645_p1 = c_val_d1_f_7_reg_2479;

assign empty_91_fu_1657_p1 = c_val_d0_f_8_reg_2484;

assign empty_92_fu_1660_p1 = c_val_d1_f_8_reg_2489;

assign empty_95_fu_1672_p1 = c_val_d0_f_9_reg_2494;

assign empty_96_fu_1675_p1 = c_val_d1_f_9_reg_2499;

assign empty_99_fu_1687_p1 = c_val_d0_f_10_reg_2504;

assign grp_fu_474_p0 = c_val_d0_u_V_reg_2084;

assign grp_fu_478_p0 = c_val_d1_u_V_reg_2089;

assign grp_fu_482_p0 = c_val_d0_u_V_1_reg_2094;

assign grp_fu_486_p0 = c_val_d1_u_V_1_reg_2099;

assign grp_fu_490_p0 = c_val_d0_u_V_2_reg_2104;

assign grp_fu_494_p0 = c_val_d1_u_V_2_reg_2109;

assign grp_fu_498_p0 = c_val_d0_u_V_3_reg_2114;

assign grp_fu_502_p0 = c_val_d1_u_V_3_reg_2119;

assign grp_fu_506_p0 = c_val_d0_u_V_4_reg_2124;

assign grp_fu_510_p0 = c_val_d1_u_V_4_reg_2129;

assign grp_fu_514_p0 = c_val_d0_u_V_5_reg_2134;

assign grp_fu_518_p0 = c_val_d1_u_V_5_reg_2139;

assign grp_fu_522_p0 = c_val_d0_u_V_6_reg_2144;

assign grp_fu_526_p0 = c_val_d1_u_V_6_reg_2149;

assign grp_fu_530_p0 = c_val_d0_u_V_7_reg_2154;

assign grp_fu_534_p0 = c_val_d1_u_V_7_reg_2159;

assign grp_fu_538_p0 = c_val_d0_u_V_8_reg_2164;

assign grp_fu_542_p0 = c_val_d1_u_V_8_reg_2169;

assign grp_fu_546_p0 = c_val_d0_u_V_9_reg_2174;

assign grp_fu_550_p0 = c_val_d1_u_V_9_reg_2179;

assign grp_fu_554_p0 = c_val_d0_u_V_10_reg_2184;

assign grp_fu_558_p0 = c_val_d1_u_V_10_reg_2189;

assign grp_fu_562_p0 = c_val_d0_u_V_11_reg_2194;

assign grp_fu_566_p0 = c_val_d1_u_V_11_reg_2199;

assign grp_fu_570_p0 = c_val_d0_u_V_12_reg_2204;

assign grp_fu_574_p0 = c_val_d1_u_V_12_reg_2209;

assign grp_fu_578_p0 = c_val_d0_u_V_13_reg_2214;

assign grp_fu_582_p0 = c_val_d1_u_V_13_reg_2219;

assign grp_fu_586_p0 = c_val_d0_u_V_14_reg_2224;

assign grp_fu_590_p0 = c_val_d1_u_V_14_reg_2229;

assign grp_fu_594_p0 = c_val_d0_u_V_15_reg_2234;

assign grp_fu_598_p0 = c_val_d1_u_V_15_reg_2239;

assign icmp_ln254_fu_610_p2 = (($signed(ap_sig_allocacmp_j_1) < $signed(end_32)) ? 1'b1 : 1'b0);

assign j_2_fu_1146_p2 = (ap_sig_allocacmp_j_1 + 32'd1);

assign local_C_V_10_address0 = conv_i_i_i_2_fu_1171_p1;

assign local_C_V_10_address1 = local_C_V_10_addr_reg_2048_pp0_iter9_reg;

assign local_C_V_10_d1 = {{empty_100_fu_1690_p1}, {empty_99_fu_1687_p1}};

assign local_C_V_11_address0 = conv_i_i_i_2_fu_1171_p1;

assign local_C_V_11_address1 = local_C_V_11_addr_reg_2054_pp0_iter9_reg;

assign local_C_V_11_d1 = {{empty_104_fu_1705_p1}, {empty_103_fu_1702_p1}};

assign local_C_V_12_address0 = conv_i_i_i_3_fu_1178_p1;

assign local_C_V_12_address1 = local_C_V_12_addr_reg_2060_pp0_iter9_reg;

assign local_C_V_12_d1 = {{empty_108_fu_1720_p1}, {empty_107_fu_1717_p1}};

assign local_C_V_13_address0 = conv_i_i_i_3_fu_1178_p1;

assign local_C_V_13_address1 = local_C_V_13_addr_reg_2066_pp0_iter9_reg;

assign local_C_V_13_d1 = {{empty_112_fu_1735_p1}, {empty_111_fu_1732_p1}};

assign local_C_V_14_address0 = conv_i_i_i_3_fu_1178_p1;

assign local_C_V_14_address1 = local_C_V_14_addr_reg_2072_pp0_iter9_reg;

assign local_C_V_14_d1 = {{empty_116_fu_1750_p1}, {empty_115_fu_1747_p1}};

assign local_C_V_15_address0 = conv_i_i_i_3_fu_1178_p1;

assign local_C_V_15_address1 = local_C_V_15_addr_reg_2078_pp0_iter9_reg;

assign local_C_V_15_d1 = {{empty_120_fu_1765_p1}, {empty_119_fu_1762_p1}};

assign local_C_V_1_address0 = conv_i_i_i_fu_1157_p1;

assign local_C_V_1_address1 = local_C_V_1_addr_reg_1994_pp0_iter9_reg;

assign local_C_V_1_d1 = {{empty_64_fu_1555_p1}, {empty_63_fu_1552_p1}};

assign local_C_V_2_address0 = conv_i_i_i_fu_1157_p1;

assign local_C_V_2_address1 = local_C_V_2_addr_reg_2000_pp0_iter9_reg;

assign local_C_V_2_d1 = {{empty_68_fu_1570_p1}, {empty_67_fu_1567_p1}};

assign local_C_V_3_address0 = conv_i_i_i_fu_1157_p1;

assign local_C_V_3_address1 = local_C_V_3_addr_reg_2006_pp0_iter9_reg;

assign local_C_V_3_d1 = {{empty_72_fu_1585_p1}, {empty_71_fu_1582_p1}};

assign local_C_V_4_address0 = conv_i_i_i_1_fu_1164_p1;

assign local_C_V_4_address1 = local_C_V_4_addr_reg_2012_pp0_iter9_reg;

assign local_C_V_4_d1 = {{empty_76_fu_1600_p1}, {empty_75_fu_1597_p1}};

assign local_C_V_5_address0 = conv_i_i_i_1_fu_1164_p1;

assign local_C_V_5_address1 = local_C_V_5_addr_reg_2018_pp0_iter9_reg;

assign local_C_V_5_d1 = {{empty_80_fu_1615_p1}, {empty_79_fu_1612_p1}};

assign local_C_V_6_address0 = conv_i_i_i_1_fu_1164_p1;

assign local_C_V_6_address1 = local_C_V_6_addr_reg_2024_pp0_iter9_reg;

assign local_C_V_6_d1 = {{empty_84_fu_1630_p1}, {empty_83_fu_1627_p1}};

assign local_C_V_7_address0 = conv_i_i_i_1_fu_1164_p1;

assign local_C_V_7_address1 = local_C_V_7_addr_reg_2030_pp0_iter9_reg;

assign local_C_V_7_d1 = {{empty_88_fu_1645_p1}, {empty_87_fu_1642_p1}};

assign local_C_V_8_address0 = conv_i_i_i_2_fu_1171_p1;

assign local_C_V_8_address1 = local_C_V_8_addr_reg_2036_pp0_iter9_reg;

assign local_C_V_8_d1 = {{empty_92_fu_1660_p1}, {empty_91_fu_1657_p1}};

assign local_C_V_9_address0 = conv_i_i_i_2_fu_1171_p1;

assign local_C_V_9_address1 = local_C_V_9_addr_reg_2042_pp0_iter9_reg;

assign local_C_V_9_d1 = {{empty_96_fu_1675_p1}, {empty_95_fu_1672_p1}};

assign local_C_V_address0 = conv_i_i_i_fu_1157_p1;

assign local_C_V_address1 = local_C_V_addr_reg_1988_pp0_iter9_reg;

assign local_C_V_d1 = {{empty_60_fu_1540_p1}, {empty_59_fu_1537_p1}};

assign tmp_1_nbreadreq_fu_154_p3 = fifo_aBvec_1_empty_n;

assign tmp_2_nbreadreq_fu_162_p3 = fifo_aBvec_2_empty_n;

assign tmp_3_nbreadreq_fu_170_p3 = fifo_aBvec_3_empty_n;

assign tmp_nbreadreq_fu_146_p3 = fifo_aBvec_0_empty_n;

assign trunc_ln2_fu_642_p4 = {{fifo_aBvec_0_dout[49:18]}};

assign trunc_ln78_10_fu_800_p4 = {{fifo_aBvec_1_dout[145:114]}};

assign trunc_ln78_11_fu_810_p4 = {{fifo_aBvec_1_dout[177:146]}};

assign trunc_ln78_12_fu_820_p4 = {{fifo_aBvec_1_dout[209:178]}};

assign trunc_ln78_13_fu_830_p4 = {{fifo_aBvec_1_dout[241:210]}};

assign trunc_ln78_14_fu_840_p4 = {{fifo_aBvec_1_dout[273:242]}};

assign trunc_ln78_15_fu_898_p4 = {{fifo_aBvec_2_dout[49:18]}};

assign trunc_ln78_16_fu_908_p4 = {{fifo_aBvec_2_dout[81:50]}};

assign trunc_ln78_17_fu_918_p4 = {{fifo_aBvec_2_dout[113:82]}};

assign trunc_ln78_18_fu_928_p4 = {{fifo_aBvec_2_dout[145:114]}};

assign trunc_ln78_19_fu_938_p4 = {{fifo_aBvec_2_dout[177:146]}};

assign trunc_ln78_1_fu_652_p4 = {{fifo_aBvec_0_dout[81:50]}};

assign trunc_ln78_20_fu_948_p4 = {{fifo_aBvec_2_dout[209:178]}};

assign trunc_ln78_21_fu_958_p4 = {{fifo_aBvec_2_dout[241:210]}};

assign trunc_ln78_22_fu_968_p4 = {{fifo_aBvec_2_dout[273:242]}};

assign trunc_ln78_23_fu_1026_p4 = {{fifo_aBvec_3_dout[49:18]}};

assign trunc_ln78_24_fu_1036_p4 = {{fifo_aBvec_3_dout[81:50]}};

assign trunc_ln78_25_fu_1046_p4 = {{fifo_aBvec_3_dout[113:82]}};

assign trunc_ln78_26_fu_1056_p4 = {{fifo_aBvec_3_dout[145:114]}};

assign trunc_ln78_27_fu_1066_p4 = {{fifo_aBvec_3_dout[177:146]}};

assign trunc_ln78_28_fu_1076_p4 = {{fifo_aBvec_3_dout[209:178]}};

assign trunc_ln78_29_fu_1086_p4 = {{fifo_aBvec_3_dout[241:210]}};

assign trunc_ln78_2_fu_662_p4 = {{fifo_aBvec_0_dout[113:82]}};

assign trunc_ln78_30_fu_1096_p4 = {{fifo_aBvec_3_dout[273:242]}};

assign trunc_ln78_3_fu_672_p4 = {{fifo_aBvec_0_dout[145:114]}};

assign trunc_ln78_4_fu_682_p4 = {{fifo_aBvec_0_dout[177:146]}};

assign trunc_ln78_5_fu_692_p4 = {{fifo_aBvec_0_dout[209:178]}};

assign trunc_ln78_6_fu_702_p4 = {{fifo_aBvec_0_dout[241:210]}};

assign trunc_ln78_7_fu_712_p4 = {{fifo_aBvec_0_dout[273:242]}};

assign trunc_ln78_8_fu_770_p4 = {{fifo_aBvec_1_dout[49:18]}};

assign trunc_ln78_9_fu_780_p4 = {{fifo_aBvec_1_dout[81:50]}};

assign trunc_ln78_s_fu_790_p4 = {{fifo_aBvec_1_dout[113:82]}};

endmodule //PEG_Cmtx_PEG_Cmtx_Pipeline_computation
