MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hdmi_gt_controller_v1_0/hdl/src/verilog/hdmi_gt_controller_v1_0_dru.sv" 73  7
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hdmi_gt_controller_v1_0/hdl/src/verilog/hdmi_gt_controller_v1_0_tx_tmdsclk_patgen.sv" 85  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "Unit top modules: hdmi_gt_controller_v1_0_1_dru hdmi_gt_controller_v1_0_1_lib_edge_v1_0 hdmi_gt_controller_v1_0_1_tx_tmdsclk_patgen."
MESSAGE "$root top modules: hdmi_gt_controller_v1_0_1_axi4lite hdmi_gt_controller_v1_0_1_drp_control hdmi_gt_controller_v1_0_1_lock_debounce hdmi_gt_controller_v1_0_1_userdata_rx hdmi_gt_controller_v1_0_1_userdata_tx hdmi_gt_controller_v1_0_1_dru hdmi_gt_controller_v1_0_1_lib_edge_v1_0 hdmi_gt_controller_v1_0_1_tx_tmdsclk_patgen."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
