Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Dec  3 17:36:59 2018
| Host         : ME4166-20 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      8 |            2 |
|     10 |            2 |
|     12 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             154 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              22 |            5 |
| Yes          | No                    | Yes                    |              72 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------+--------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------------------+--------------------+------------------+----------------+
|  debounce_dn/cap_samp/q_reg |                                        |                    |                1 |              2 |
|  debounce_dn/cap_samp/q_reg | debounce_dn/q_i_1__0_n_0               |                    |                1 |              2 |
|  debounce_up/cap_samp/q_reg |                                        |                    |                1 |              2 |
|  debounce_up/cap_samp/q_reg | debounce_up/q_i_1_n_0                  |                    |                1 |              2 |
|  clk_100MHz_IBUF            |                                        | rst_IBUF           |                1 |              2 |
|  clk_wiz/inst/clk_out1      | set_time_IBUF                          | rst_IBUF           |                2 |              8 |
|  clk_wiz/inst/clk_out1      | set_alarm_IBUF                         | rst_IBUF           |                1 |              8 |
|  clk_wiz/inst/clk_out1      | alarm_reg/increment_minute/E[0]        | rst_IBUF           |                1 |             10 |
|  clk_wiz/inst/clk_out1      | rt_clock/increment_hour/E[0]           | rst_IBUF           |                3 |             10 |
|  clk_wiz/inst/clk_out1      | alarm_reg/increment_minute/m_reg[5][0] | rst_IBUF           |                2 |             12 |
|  clk_wiz/inst/clk_out1      | rt_clock/increment_minute/E[0]         | rst_IBUF           |                3 |             12 |
|  clk_wiz/inst/clk_out1      | en_1Hz_count/en_1Hz                    | count_seconds/rst0 |                2 |             12 |
|  clk_100MHz_IBUF            | pwm_d/sel                              |                    |                3 |             18 |
|  clk_wiz/inst/clk_out1      |                                        | rst_IBUF           |               20 |            152 |
+-----------------------------+----------------------------------------+--------------------+------------------+----------------+


