TimeQuest Timing Analyzer report for RegisterFile
Thu May  2 15:38:01 2013
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Setup: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 13. Slow Model Setup: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst5|inst7'
 15. Slow Model Hold: 'CLOCK'
 16. Slow Model Hold: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst5|inst7'
 19. Slow Model Minimum Pulse Width: 'CLOCK'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst5|inst7'
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK'
 31. Fast Model Setup: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 32. Fast Model Setup: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 33. Fast Model Setup: 'clock_generator:inst5|inst7'
 34. Fast Model Hold: 'CLOCK'
 35. Fast Model Hold: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 36. Fast Model Hold: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 37. Fast Model Hold: 'clock_generator:inst5|inst7'
 38. Fast Model Minimum Pulse Width: 'CLOCK'
 39. Fast Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'
 40. Fast Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst5|inst7'
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Full Version ;
; Revision Name      ; RegisterFile                                                     ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; CLOCK                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK }                                                   ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst5|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst5|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst5|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst5|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 509.68 MHz ; 420.17 MHz      ; CLOCK                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 567.86 MHz ; 500.0 MHz       ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 690.13 MHz ; 500.0 MHz       ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 936.33 MHz ; 500.0 MHz       ; clock_generator:inst5|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK                                                   ; -0.962 ; -4.619        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.761 ; -3.832        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.449 ; -1.491        ;
; clock_generator:inst5|inst7                             ; -0.068 ; -0.136        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK                                                   ; -2.536 ; -2.536        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -2.159 ; -2.159        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -2.068 ; -2.068        ;
; clock_generator:inst5|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK                                                   ; -1.380 ; -11.380       ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst5|inst7                             ; -0.500 ; -6.000        ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.962 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.998      ;
; -0.760 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.796      ;
; -0.730 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.766      ;
; -0.667 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.703      ;
; -0.656 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.692      ;
; -0.656 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.692      ;
; -0.653 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.689      ;
; -0.651 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.687      ;
; -0.651 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.687      ;
; -0.643 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.679      ;
; -0.633 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.669      ;
; -0.600 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.636      ;
; -0.505 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.541      ;
; -0.503 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.539      ;
; -0.480 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.516      ;
; -0.454 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.490      ;
; -0.451 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.487      ;
; -0.449 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.485      ;
; -0.449 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.485      ;
; -0.442 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.478      ;
; -0.327 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.363      ;
; -0.327 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.363      ;
; -0.324 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.360      ;
; -0.322 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.358      ;
; -0.322 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.358      ;
; -0.305 ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.341      ;
; -0.247 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.283      ;
; -0.241 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.277      ;
; -0.205 ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.241      ;
; -0.199 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.235      ;
; -0.199 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.235      ;
; -0.198 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.234      ;
; -0.196 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.232      ;
; -0.194 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.230      ;
; -0.194 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.230      ;
; -0.075 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.111      ;
; -0.072 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.108      ;
; -0.069 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.105      ;
; -0.069 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.105      ;
; -0.062 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.098      ;
; -0.033 ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 1.069      ;
; 0.042  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.994      ;
; 0.042  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.994      ;
; 0.046  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 2.806  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 0.500        ; 2.677      ; 0.657      ;
; 3.306  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 1.000        ; 2.677      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.761 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.797      ;
; -0.738 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.774      ;
; -0.723 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.759      ;
; -0.643 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.679      ;
; -0.624 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.660      ;
; -0.601 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.637      ;
; -0.578 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.614      ;
; -0.574 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.610      ;
; -0.490 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.526      ;
; -0.489 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.525      ;
; -0.488 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.524      ;
; -0.481 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.517      ;
; -0.479 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.467 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.503      ;
; -0.467 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.503      ;
; -0.465 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.501      ;
; -0.460 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.496      ;
; -0.458 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.494      ;
; -0.456 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.410 ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.446      ;
; -0.353 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.389      ;
; -0.353 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.389      ;
; -0.351 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.387      ;
; -0.344 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.380      ;
; -0.342 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.378      ;
; -0.299 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.335      ;
; -0.256 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.292      ;
; -0.252 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.288      ;
; -0.244 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.280      ;
; -0.225 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.261      ;
; -0.223 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.259      ;
; -0.218 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.254      ;
; -0.218 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.254      ;
; -0.216 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.209 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.245      ;
; -0.207 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.243      ;
; -0.175 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.211      ;
; -0.076 ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.075 ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.111      ;
; -0.049 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.085      ;
; -0.046 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.082      ;
; 0.040  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.996      ;
; 0.041  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.044  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.992      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.338  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.209      ; 0.657      ;
; 2.838  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.209      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.449 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.485      ;
; -0.448 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.484      ;
; -0.448 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.484      ;
; -0.421 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.457      ;
; -0.420 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.456      ;
; -0.420 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.456      ;
; -0.294 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.330      ;
; -0.293 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.329      ;
; -0.293 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.329      ;
; -0.165 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.201      ;
; -0.164 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.200      ;
; -0.164 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.200      ;
; -0.075 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.111      ;
; -0.071 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.107      ;
; -0.065 ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.101      ;
; -0.046 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.082      ;
; -0.035 ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.071      ;
; -0.034 ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.070      ;
; 0.054  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.982      ;
; 0.054  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.982      ;
; 0.236  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.379  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst1 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.429  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.300      ; 0.657      ;
; 2.929  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.300      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst5|inst7'                                                                                   ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.068 ; DFF1      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; DFF1      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 1.104      ;
; -0.031 ; DFF2      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 1.067      ;
; 0.217  ; DFF0      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.819      ;
; 0.217  ; DFF0      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.819      ;
; 0.218  ; DFF0      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.818      ;
; 0.238  ; inst38    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.798      ;
; 0.250  ; inst39    ; inst38  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.379  ; DFF0      ; DFF0    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; DFF2      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; DFF3      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; DFF1      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst39    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.536 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 0.000        ; 2.677      ; 0.657      ;
; -2.036 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.990      ;
; 0.728  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.994      ;
; 0.728  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.994      ;
; 0.803  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.069      ;
; 0.832  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.098      ;
; 0.839  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.111      ;
; 0.964  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.230      ;
; 0.964  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.230      ;
; 0.966  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.232      ;
; 0.968  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.234      ;
; 0.969  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.235      ;
; 0.969  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.235      ;
; 0.975  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.241      ;
; 1.011  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.277      ;
; 1.017  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.283      ;
; 1.075  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.341      ;
; 1.092  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.358      ;
; 1.092  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.358      ;
; 1.094  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.360      ;
; 1.097  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.363      ;
; 1.097  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.363      ;
; 1.212  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.478      ;
; 1.219  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.485      ;
; 1.219  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.485      ;
; 1.221  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.487      ;
; 1.224  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.490      ;
; 1.250  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.516      ;
; 1.273  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.539      ;
; 1.275  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.541      ;
; 1.370  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.636      ;
; 1.403  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.669      ;
; 1.413  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.679      ;
; 1.421  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.687      ;
; 1.421  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.687      ;
; 1.423  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.689      ;
; 1.426  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.692      ;
; 1.426  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.692      ;
; 1.437  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.703      ;
; 1.500  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.766      ;
; 1.530  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.796      ;
; 1.732  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 1.998      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.159 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.300      ; 0.657      ;
; -1.659 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.300      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst1 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.534  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.716  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.982      ;
; 0.716  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.982      ;
; 0.804  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.071      ;
; 0.816  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.082      ;
; 0.835  ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.101      ;
; 0.841  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.107      ;
; 0.845  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.111      ;
; 0.934  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.200      ;
; 0.934  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.200      ;
; 0.935  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.201      ;
; 1.063  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.329      ;
; 1.063  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.329      ;
; 1.064  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.330      ;
; 1.190  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.456      ;
; 1.190  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.456      ;
; 1.191  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.457      ;
; 1.218  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.484      ;
; 1.219  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.485      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.068 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.209      ; 0.657      ;
; -1.568 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.209      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.726  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.992      ;
; 0.729  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.730  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.996      ;
; 0.816  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.082      ;
; 0.819  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.085      ;
; 0.845  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.945  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.211      ;
; 0.977  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.243      ;
; 0.979  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.245      ;
; 0.986  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 0.988  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.254      ;
; 0.988  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.254      ;
; 0.993  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.259      ;
; 0.995  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.261      ;
; 1.014  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.280      ;
; 1.022  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.288      ;
; 1.026  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.292      ;
; 1.069  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.335      ;
; 1.112  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.378      ;
; 1.114  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.380      ;
; 1.121  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.387      ;
; 1.123  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.389      ;
; 1.123  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.389      ;
; 1.180  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.446      ;
; 1.226  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.228  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.494      ;
; 1.230  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.496      ;
; 1.235  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.501      ;
; 1.237  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.503      ;
; 1.237  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.503      ;
; 1.249  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.251  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.517      ;
; 1.258  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.524      ;
; 1.259  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.526      ;
; 1.344  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.610      ;
; 1.348  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.614      ;
; 1.371  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.637      ;
; 1.394  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.660      ;
; 1.413  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.679      ;
; 1.493  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.759      ;
; 1.508  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.774      ;
; 1.531  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.797      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst5|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; DFF0      ; DFF0    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DFF1      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DFF2      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DFF3      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst39    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; inst39    ; inst38  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.786      ;
; 0.532 ; inst38    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.798      ;
; 0.552 ; DFF0      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.818      ;
; 0.553 ; DFF0      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.819      ;
; 0.553 ; DFF0      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.819      ;
; 0.801 ; DFF2      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 1.067      ;
; 0.838 ; DFF1      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; DFF1      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 1.104      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst5|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF0                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF0                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF1                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF1                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF3                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst38                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst38                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst39                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst39                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst38|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst38|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst39|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst39|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 9.482  ; 9.482  ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 9.447  ; 9.447  ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 9.508  ; 9.508  ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 9.544  ; 9.544  ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 9.458  ; 9.458  ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 9.505  ; 9.505  ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 9.501  ; 9.501  ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 9.308  ; 9.308  ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 9.409  ; 9.409  ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 9.006  ; 9.006  ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 8.964  ; 8.964  ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 9.023  ; 9.023  ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 9.246  ; 9.246  ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 9.272  ; 9.272  ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 9.412  ; 9.412  ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 9.171  ; 9.171  ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 9.210  ; 9.210  ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 9.166  ; 9.166  ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 9.193  ; 9.193  ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 9.385  ; 9.385  ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 9.432  ; 9.432  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 8.881  ; 8.881  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 9.143  ; 9.143  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 8.908  ; 8.908  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 9.393  ; 9.393  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 9.046  ; 9.046  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 9.013  ; 9.013  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 9.037  ; 9.037  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 7.730  ; 7.730  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 7.242  ; 7.242  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 7.593  ; 7.593  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 7.601  ; 7.601  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 7.423  ; 7.423  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 7.426  ; 7.426  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 7.921  ; 7.921  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 7.958  ; 7.958  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 7.689  ; 7.689  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 9.205  ; 9.205  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 9.193  ; 9.193  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 9.199  ; 9.199  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 9.225  ; 9.225  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 9.191  ; 9.191  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 9.202  ; 9.202  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 9.228  ; 9.228  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 8.908  ; 8.908  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 8.921  ; 8.921  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 8.911  ; 8.911  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 9.198  ; 9.198  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 9.069  ; 9.069  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 9.207  ; 9.207  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 9.172  ; 9.172  ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 12.122 ; 12.122 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 12.234 ; 12.234 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 12.271 ; 12.271 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 13.000 ; 13.000 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 14.120 ; 14.120 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 11.973 ; 11.973 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 13.183 ; 13.183 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 8.079  ; 8.079  ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 8.052  ; 8.052  ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 8.068  ; 8.068  ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 7.840  ; 7.840  ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 7.833  ; 7.833  ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 7.828  ; 7.828  ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 7.828  ; 7.828  ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 6.948  ; 6.948  ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 8.679  ; 8.679  ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 8.651  ; 8.651  ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 8.718  ; 8.718  ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 8.745  ; 8.745  ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 8.668  ; 8.668  ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 8.713  ; 8.713  ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 8.701  ; 8.701  ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 8.631  ; 8.631  ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 8.733  ; 8.733  ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 8.331  ; 8.331  ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 8.289  ; 8.289  ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 8.353  ; 8.353  ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 8.576  ; 8.576  ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 8.595  ; 8.595  ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 8.641  ; 8.641  ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 8.376  ; 8.376  ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 8.421  ; 8.421  ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 8.375  ; 8.375  ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 8.416  ; 8.416  ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 8.589  ; 8.589  ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 8.613  ; 8.613  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 8.328  ; 8.328  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 8.078  ; 8.078  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 7.923  ; 7.923  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 8.345  ; 8.345  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 8.618  ; 8.618  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 7.677  ; 7.677  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 7.708  ; 7.708  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 6.262  ; 6.262  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 6.691  ; 6.691  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 6.855  ; 6.855  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 6.855  ; 6.855  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 7.023  ; 7.023  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 7.027  ; 7.027  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 7.209  ; 7.209  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 7.210  ; 7.210  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 7.291  ; 7.291  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 8.657  ; 8.657  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 8.623  ; 8.623  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 8.645  ; 8.645  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 8.657  ; 8.657  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 8.640  ; 8.640  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 8.655  ; 8.655  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 8.662  ; 8.662  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 8.337  ; 8.337  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 8.360  ; 8.360  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 8.346  ; 8.346  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 8.627  ; 8.627  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 8.520  ; 8.520  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 8.642  ; 8.642  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 8.650  ; 8.650  ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 11.319 ; 11.319 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 11.438 ; 11.438 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 11.481 ; 11.481 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 12.201 ; 12.201 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 13.330 ; 13.330 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 11.181 ; 11.181 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 12.383 ; 12.383 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 7.689  ; 7.689  ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 7.661  ; 7.661  ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 7.669  ; 7.669  ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 7.440  ; 7.440  ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 7.440  ; 7.440  ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 7.429  ; 7.429  ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 7.428  ; 7.428  ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 6.948  ; 6.948  ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; CLOCK                                                   ; 0.104 ; 0.000         ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.187 ; 0.000         ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.327 ; 0.000         ;
; clock_generator:inst5|inst7                             ; 0.508 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK                                                   ; -1.580 ; -1.580        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -1.326 ; -1.326        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -1.310 ; -1.310        ;
; clock_generator:inst5|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; CLOCK                                                   ; -1.380 ; -11.380       ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst5|inst7                             ; -0.500 ; -6.000        ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.104 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.928      ;
; 0.191 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.841      ;
; 0.220 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.812      ;
; 0.231 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.801      ;
; 0.231 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.801      ;
; 0.234 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.798      ;
; 0.236 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.796      ;
; 0.236 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.796      ;
; 0.245 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.787      ;
; 0.248 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.784      ;
; 0.264 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.768      ;
; 0.283 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.749      ;
; 0.297 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.735      ;
; 0.315 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.717      ;
; 0.318 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.714      ;
; 0.318 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.714      ;
; 0.321 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.711      ;
; 0.322 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.710      ;
; 0.323 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.709      ;
; 0.323 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.709      ;
; 0.327 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.705      ;
; 0.372 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.660      ;
; 0.372 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.660      ;
; 0.375 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.657      ;
; 0.377 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.655      ;
; 0.377 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.655      ;
; 0.408 ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.624      ;
; 0.424 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.608      ;
; 0.427 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.605      ;
; 0.430 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.602      ;
; 0.440 ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.592      ;
; 0.442 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.590      ;
; 0.442 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.590      ;
; 0.445 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.587      ;
; 0.447 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.585      ;
; 0.447 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.585      ;
; 0.495 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.537      ;
; 0.497 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.535      ;
; 0.498 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.534      ;
; 0.499 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.533      ;
; 0.505 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.527      ;
; 0.521 ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.511      ;
; 0.546 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.486      ;
; 0.550 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.482      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 1.000        ; 0.000      ; 0.367      ;
; 1.960 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 0.500        ; 1.654      ; 0.367      ;
; 2.460 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 1.000        ; 1.654      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.187 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.845      ;
; 0.192 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.840      ;
; 0.224 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.808      ;
; 0.239 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.793      ;
; 0.260 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.772      ;
; 0.266 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.766      ;
; 0.296 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.736      ;
; 0.296 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.736      ;
; 0.302 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.730      ;
; 0.302 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.730      ;
; 0.304 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.307 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.307 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.725      ;
; 0.309 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.723      ;
; 0.310 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.722      ;
; 0.312 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.720      ;
; 0.314 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.317 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.354 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.678      ;
; 0.354 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.678      ;
; 0.356 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.676      ;
; 0.362 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.670      ;
; 0.364 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.414 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.618      ;
; 0.424 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.608      ;
; 0.426 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.606      ;
; 0.430 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.602      ;
; 0.431 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.431 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.431 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.433 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.434 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.439 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.593      ;
; 0.441 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.591      ;
; 0.441 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.591      ;
; 0.499 ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.533      ;
; 0.501 ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.508 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.511 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.521      ;
; 0.544 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.548 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.690 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.384      ; 0.367      ;
; 2.190 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.384      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.327 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.340 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.692      ;
; 0.340 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.692      ;
; 0.341 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.391 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.641      ;
; 0.391 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.641      ;
; 0.392 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.640      ;
; 0.465 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.567      ;
; 0.465 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.567      ;
; 0.466 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.566      ;
; 0.501 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.505 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.527      ;
; 0.508 ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.516 ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.516      ;
; 0.554 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.478      ;
; 0.555 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.477      ;
; 0.631 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst1 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.706 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.400      ; 0.367      ;
; 2.206 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.400      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst5|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.508 ; DFF1      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; DFF1      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.523      ;
; 0.521 ; DFF2      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.511      ;
; 0.623 ; DFF0      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.409      ;
; 0.623 ; DFF0      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.409      ;
; 0.624 ; DFF0      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.408      ;
; 0.638 ; inst38    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.394      ;
; 0.640 ; inst39    ; inst38  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.392      ;
; 0.665 ; DFF0      ; DFF0    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; DFF3      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; DFF2      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; DFF1      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst39    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; 0.000        ; 1.654      ; 0.367      ;
; -1.080 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK       ; -0.500       ; 1.654      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.367      ;
; 0.330  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.482      ;
; 0.334  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.486      ;
; 0.334  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.486      ;
; 0.359  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.511      ;
; 0.375  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.527      ;
; 0.381  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.534      ;
; 0.383  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.537      ;
; 0.433  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.585      ;
; 0.433  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.585      ;
; 0.435  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.587      ;
; 0.438  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.592      ;
; 0.450  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.602      ;
; 0.453  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.605      ;
; 0.456  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.608      ;
; 0.472  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.624      ;
; 0.503  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.657      ;
; 0.508  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.660      ;
; 0.508  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.660      ;
; 0.553  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.705      ;
; 0.557  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.709      ;
; 0.557  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.709      ;
; 0.558  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.710      ;
; 0.559  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.711      ;
; 0.562  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.714      ;
; 0.562  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.717      ;
; 0.583  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.735      ;
; 0.597  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.749      ;
; 0.616  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.768      ;
; 0.632  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.784      ;
; 0.635  ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.787      ;
; 0.644  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.796      ;
; 0.644  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.796      ;
; 0.646  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.798      ;
; 0.649  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.801      ;
; 0.649  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.801      ;
; 0.660  ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.812      ;
; 0.689  ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.841      ;
; 0.776  ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; CLOCK       ; 0.000        ; 0.000      ; 0.928      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.326 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.400      ; 0.367      ;
; -0.826 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.400      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst1 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.249  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.401      ;
; 0.325  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst2 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.478      ;
; 0.364  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; clock_generator:inst5|inst5 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.516      ;
; 0.370  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; clock_generator:inst5|inst6 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst3 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.527      ;
; 0.379  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst4 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.414  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.566      ;
; 0.415  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.567      ;
; 0.415  ; clock_generator:inst5|inst3 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.567      ;
; 0.488  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.640      ;
; 0.489  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.641      ;
; 0.489  ; clock_generator:inst5|inst4 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.641      ;
; 0.539  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.540  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.692      ;
; 0.540  ; clock_generator:inst5|inst1 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.692      ;
; 0.552  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst6 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst5 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:inst5|inst2 ; clock_generator:inst5|inst7 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.310 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.384      ; 0.367      ;
; -0.810 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.384      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.335  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.369  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.379  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.533      ;
; 0.439  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.591      ;
; 0.439  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.591      ;
; 0.441  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.593      ;
; 0.446  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.447  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.449  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.450  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.602      ;
; 0.454  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.608      ;
; 0.466  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.618      ;
; 0.515  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.670      ;
; 0.524  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.676      ;
; 0.526  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.678      ;
; 0.526  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.678      ;
; 0.563  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.723      ;
; 0.573  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.573  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.725      ;
; 0.576  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.578  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.730      ;
; 0.578  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.730      ;
; 0.584  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.736      ;
; 0.614  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.766      ;
; 0.620  ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.772      ;
; 0.641  ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.793      ;
; 0.656  ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.808      ;
; 0.688  ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.840      ;
; 0.693  ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.845      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst5|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; DFF0      ; DFF0    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DFF1      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DFF2      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; DFF3      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst39    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; inst39    ; inst38  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; inst38    ; inst39  ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.394      ;
; 0.256 ; DFF0      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; DFF0      ; DFF1    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; DFF0      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.409      ;
; 0.359 ; DFF2      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.511      ;
; 0.371 ; DFF1      ; DFF2    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; DFF1      ; DFF3    ; clock_generator:inst5|inst7 ; clock_generator:inst5|inst7 ; 0.000        ; 0.000      ; 0.524      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; clock_generator:inst5|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; inst5|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; inst5|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst5|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; Rise       ; inst5|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst5|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst5|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; Rise       ; inst5|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst5|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF0                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF0                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF1                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF1                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF3                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst38                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst38                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst39                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst39                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF0|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; DFF3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; DFF3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst38|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst38|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst39|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst39|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst5|inst7 ; Rise       ; inst5|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 5.059 ; 5.059 ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 5.016 ; 5.016 ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 5.080 ; 5.080 ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 5.086 ; 5.086 ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 5.038 ; 5.038 ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 5.062 ; 5.062 ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 5.047 ; 5.047 ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 5.056 ; 5.056 ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 5.110 ; 5.110 ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 4.880 ; 4.880 ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 4.852 ; 4.852 ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 4.896 ; 4.896 ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 4.987 ; 4.987 ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 5.005 ; 5.005 ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 5.010 ; 5.010 ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 4.903 ; 4.903 ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 4.926 ; 4.926 ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 4.898 ; 4.898 ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 4.929 ; 4.929 ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 4.997 ; 4.997 ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 5.009 ; 5.009 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 4.715 ; 4.715 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 4.859 ; 4.859 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 4.724 ; 4.724 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 4.914 ; 4.914 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 4.769 ; 4.769 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 4.752 ; 4.752 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 4.799 ; 4.799 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 4.160 ; 4.160 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 3.956 ; 3.956 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 4.107 ; 4.107 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 4.098 ; 4.098 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 4.032 ; 4.032 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 4.031 ; 4.031 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 4.267 ; 4.267 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 4.310 ; 4.310 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 4.184 ; 4.184 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 4.890 ; 4.890 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 4.875 ; 4.875 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 4.881 ; 4.881 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 4.911 ; 4.911 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 4.887 ; 4.887 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 4.881 ; 4.881 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 4.909 ; 4.909 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 4.755 ; 4.755 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 4.764 ; 4.764 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 4.762 ; 4.762 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 4.878 ; 4.878 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 4.827 ; 4.827 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 4.893 ; 4.893 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 4.898 ; 4.898 ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 6.369 ; 6.369 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 6.392 ; 6.392 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 6.460 ; 6.460 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 6.802 ; 6.802 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 7.339 ; 7.339 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 6.352 ; 6.352 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 6.915 ; 6.915 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 4.395 ; 4.395 ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 4.369 ; 4.369 ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 4.383 ; 4.383 ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 4.286 ; 4.286 ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 4.280 ; 4.280 ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 4.274 ; 4.274 ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 4.275 ; 4.275 ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 3.834 ; 3.834 ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 4.658 ; 4.658 ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 4.622 ; 4.622 ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 4.694 ; 4.694 ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 4.694 ; 4.694 ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 4.643 ; 4.643 ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 4.669 ; 4.669 ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 4.653 ; 4.653 ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 4.653 ; 4.653 ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 4.704 ; 4.704 ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 4.479 ; 4.479 ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 4.450 ; 4.450 ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 4.495 ; 4.495 ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 4.585 ; 4.585 ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 4.603 ; 4.603 ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 4.621 ; 4.621 ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 4.511 ; 4.511 ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 4.535 ; 4.535 ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 4.508 ; 4.508 ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 4.532 ; 4.532 ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 4.600 ; 4.600 ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 4.617 ; 4.617 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 4.448 ; 4.448 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 4.360 ; 4.360 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 4.261 ; 4.261 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 4.446 ; 4.446 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 4.592 ; 4.592 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 4.152 ; 4.152 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 4.174 ; 4.174 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 3.498 ; 3.498 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 3.693 ; 3.693 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 3.765 ; 3.765 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 3.793 ; 3.793 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 3.854 ; 3.854 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 3.857 ; 3.857 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 3.981 ; 3.981 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 3.983 ; 3.983 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 3.983 ; 3.983 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 4.667 ; 4.667 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 4.633 ; 4.633 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 4.641 ; 4.641 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 4.670 ; 4.670 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 4.652 ; 4.652 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 4.658 ; 4.658 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 4.666 ; 4.666 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 4.512 ; 4.512 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 4.529 ; 4.529 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 4.525 ; 4.525 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 4.636 ; 4.636 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 4.605 ; 4.605 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 4.656 ; 4.656 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 4.664 ; 4.664 ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 5.968 ; 5.968 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 5.998 ; 5.998 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 6.074 ; 6.074 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 6.410 ; 6.410 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 6.944 ; 6.944 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 5.959 ; 5.959 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 6.521 ; 6.521 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 4.177 ; 4.177 ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 4.150 ; 4.150 ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 4.156 ; 4.156 ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 4.058 ; 4.058 ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 4.062 ; 4.062 ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 4.047 ; 4.047 ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 4.050 ; 4.050 ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 3.834 ; 3.834 ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.962  ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK                                                   ; -0.962  ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -0.761  ; -2.068 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -0.449  ; -2.159 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst5|inst7                             ; -0.068  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -10.078 ; -6.763 ; 0.0      ; 0.0     ; -34.38              ;
;  CLOCK                                                   ; -4.619  ; -2.536 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst5|clock_divider_1024:inst101|inst10 ; -3.832  ; -2.068 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst5|clock_divider_1024:inst102|inst10 ; -1.491  ; -2.159 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst5|inst7                             ; -0.136  ; 0.000  ; N/A      ; N/A     ; -6.000              ;
+----------------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 9.482  ; 9.482  ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 9.447  ; 9.447  ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 9.508  ; 9.508  ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 9.544  ; 9.544  ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 9.458  ; 9.458  ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 9.505  ; 9.505  ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 9.501  ; 9.501  ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 9.308  ; 9.308  ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 9.409  ; 9.409  ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 9.006  ; 9.006  ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 8.964  ; 8.964  ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 9.023  ; 9.023  ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 9.246  ; 9.246  ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 9.272  ; 9.272  ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 9.412  ; 9.412  ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 9.171  ; 9.171  ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 9.210  ; 9.210  ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 9.166  ; 9.166  ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 9.193  ; 9.193  ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 9.385  ; 9.385  ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 9.432  ; 9.432  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 8.881  ; 8.881  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 9.143  ; 9.143  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 8.908  ; 8.908  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 9.393  ; 9.393  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 9.046  ; 9.046  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 9.013  ; 9.013  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 9.037  ; 9.037  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 7.730  ; 7.730  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 7.242  ; 7.242  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 7.593  ; 7.593  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 7.601  ; 7.601  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 7.423  ; 7.423  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 7.426  ; 7.426  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 7.921  ; 7.921  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 7.958  ; 7.958  ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 7.689  ; 7.689  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 9.205  ; 9.205  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 9.193  ; 9.193  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 9.199  ; 9.199  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 9.225  ; 9.225  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 9.191  ; 9.191  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 9.202  ; 9.202  ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 9.228  ; 9.228  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 8.908  ; 8.908  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 8.921  ; 8.921  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 8.911  ; 8.911  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 9.198  ; 9.198  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 9.069  ; 9.069  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 9.207  ; 9.207  ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 9.172  ; 9.172  ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 12.122 ; 12.122 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 12.234 ; 12.234 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 12.271 ; 12.271 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 13.000 ; 13.000 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 14.120 ; 14.120 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 11.973 ; 11.973 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 13.183 ; 13.183 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 8.079  ; 8.079  ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 8.052  ; 8.052  ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 8.068  ; 8.068  ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 7.840  ; 7.840  ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 7.833  ; 7.833  ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 7.828  ; 7.828  ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 7.828  ; 7.828  ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 6.948  ; 6.948  ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; 1A        ; clock_generator:inst5|inst7 ; 4.658 ; 4.658 ; Rise       ; clock_generator:inst5|inst7 ;
; 1B        ; clock_generator:inst5|inst7 ; 4.622 ; 4.622 ; Rise       ; clock_generator:inst5|inst7 ;
; 1C        ; clock_generator:inst5|inst7 ; 4.694 ; 4.694 ; Rise       ; clock_generator:inst5|inst7 ;
; 1D        ; clock_generator:inst5|inst7 ; 4.694 ; 4.694 ; Rise       ; clock_generator:inst5|inst7 ;
; 1E        ; clock_generator:inst5|inst7 ; 4.643 ; 4.643 ; Rise       ; clock_generator:inst5|inst7 ;
; 1F        ; clock_generator:inst5|inst7 ; 4.669 ; 4.669 ; Rise       ; clock_generator:inst5|inst7 ;
; 1G        ; clock_generator:inst5|inst7 ; 4.653 ; 4.653 ; Rise       ; clock_generator:inst5|inst7 ;
; 2A        ; clock_generator:inst5|inst7 ; 4.653 ; 4.653 ; Rise       ; clock_generator:inst5|inst7 ;
; 2B        ; clock_generator:inst5|inst7 ; 4.704 ; 4.704 ; Rise       ; clock_generator:inst5|inst7 ;
; 2C        ; clock_generator:inst5|inst7 ; 4.479 ; 4.479 ; Rise       ; clock_generator:inst5|inst7 ;
; 2D        ; clock_generator:inst5|inst7 ; 4.450 ; 4.450 ; Rise       ; clock_generator:inst5|inst7 ;
; 2E        ; clock_generator:inst5|inst7 ; 4.495 ; 4.495 ; Rise       ; clock_generator:inst5|inst7 ;
; 2F        ; clock_generator:inst5|inst7 ; 4.585 ; 4.585 ; Rise       ; clock_generator:inst5|inst7 ;
; 2G        ; clock_generator:inst5|inst7 ; 4.603 ; 4.603 ; Rise       ; clock_generator:inst5|inst7 ;
; LDA       ; clock_generator:inst5|inst7 ; 4.621 ; 4.621 ; Rise       ; clock_generator:inst5|inst7 ;
; LDB       ; clock_generator:inst5|inst7 ; 4.511 ; 4.511 ; Rise       ; clock_generator:inst5|inst7 ;
; LDC       ; clock_generator:inst5|inst7 ; 4.535 ; 4.535 ; Rise       ; clock_generator:inst5|inst7 ;
; LDD       ; clock_generator:inst5|inst7 ; 4.508 ; 4.508 ; Rise       ; clock_generator:inst5|inst7 ;
; LDE       ; clock_generator:inst5|inst7 ; 4.532 ; 4.532 ; Rise       ; clock_generator:inst5|inst7 ;
; LDF       ; clock_generator:inst5|inst7 ; 4.600 ; 4.600 ; Rise       ; clock_generator:inst5|inst7 ;
; LDG       ; clock_generator:inst5|inst7 ; 4.617 ; 4.617 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD0     ; clock_generator:inst5|inst7 ; 4.448 ; 4.448 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD1     ; clock_generator:inst5|inst7 ; 4.360 ; 4.360 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD2     ; clock_generator:inst5|inst7 ; 4.261 ; 4.261 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD3     ; clock_generator:inst5|inst7 ; 4.446 ; 4.446 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD4     ; clock_generator:inst5|inst7 ; 4.592 ; 4.592 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD5     ; clock_generator:inst5|inst7 ; 4.152 ; 4.152 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD6     ; clock_generator:inst5|inst7 ; 4.174 ; 4.174 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD7     ; clock_generator:inst5|inst7 ; 3.498 ; 3.498 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD8     ; clock_generator:inst5|inst7 ; 3.693 ; 3.693 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD9     ; clock_generator:inst5|inst7 ; 3.765 ; 3.765 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD10    ; clock_generator:inst5|inst7 ; 3.793 ; 3.793 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD11    ; clock_generator:inst5|inst7 ; 3.854 ; 3.854 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD12    ; clock_generator:inst5|inst7 ; 3.857 ; 3.857 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD13    ; clock_generator:inst5|inst7 ; 3.981 ; 3.981 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD14    ; clock_generator:inst5|inst7 ; 3.983 ; 3.983 ; Rise       ; clock_generator:inst5|inst7 ;
; LOAD15    ; clock_generator:inst5|inst7 ; 3.983 ; 3.983 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1A      ; clock_generator:inst5|inst7 ; 4.667 ; 4.667 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1B      ; clock_generator:inst5|inst7 ; 4.633 ; 4.633 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1C      ; clock_generator:inst5|inst7 ; 4.641 ; 4.641 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1D      ; clock_generator:inst5|inst7 ; 4.670 ; 4.670 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1E      ; clock_generator:inst5|inst7 ; 4.652 ; 4.652 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1F      ; clock_generator:inst5|inst7 ; 4.658 ; 4.658 ; Rise       ; clock_generator:inst5|inst7 ;
; RA1G      ; clock_generator:inst5|inst7 ; 4.666 ; 4.666 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2A      ; clock_generator:inst5|inst7 ; 4.512 ; 4.512 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2B      ; clock_generator:inst5|inst7 ; 4.529 ; 4.529 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2C      ; clock_generator:inst5|inst7 ; 4.525 ; 4.525 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2D      ; clock_generator:inst5|inst7 ; 4.636 ; 4.636 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2E      ; clock_generator:inst5|inst7 ; 4.605 ; 4.605 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2F      ; clock_generator:inst5|inst7 ; 4.656 ; 4.656 ; Rise       ; clock_generator:inst5|inst7 ;
; RA2G      ; clock_generator:inst5|inst7 ; 4.664 ; 4.664 ; Rise       ; clock_generator:inst5|inst7 ;
; stateA    ; clock_generator:inst5|inst7 ; 5.968 ; 5.968 ; Rise       ; clock_generator:inst5|inst7 ;
; stateB    ; clock_generator:inst5|inst7 ; 5.998 ; 5.998 ; Rise       ; clock_generator:inst5|inst7 ;
; stateC    ; clock_generator:inst5|inst7 ; 6.074 ; 6.074 ; Rise       ; clock_generator:inst5|inst7 ;
; stateD    ; clock_generator:inst5|inst7 ; 6.410 ; 6.410 ; Rise       ; clock_generator:inst5|inst7 ;
; stateE    ; clock_generator:inst5|inst7 ; 6.944 ; 6.944 ; Rise       ; clock_generator:inst5|inst7 ;
; stateF    ; clock_generator:inst5|inst7 ; 5.959 ; 5.959 ; Rise       ; clock_generator:inst5|inst7 ;
; stateG    ; clock_generator:inst5|inst7 ; 6.521 ; 6.521 ; Rise       ; clock_generator:inst5|inst7 ;
; waA       ; clock_generator:inst5|inst7 ; 4.177 ; 4.177 ; Rise       ; clock_generator:inst5|inst7 ;
; waB       ; clock_generator:inst5|inst7 ; 4.150 ; 4.150 ; Rise       ; clock_generator:inst5|inst7 ;
; waC       ; clock_generator:inst5|inst7 ; 4.156 ; 4.156 ; Rise       ; clock_generator:inst5|inst7 ;
; waD       ; clock_generator:inst5|inst7 ; 4.058 ; 4.058 ; Rise       ; clock_generator:inst5|inst7 ;
; waE       ; clock_generator:inst5|inst7 ; 4.062 ; 4.062 ; Rise       ; clock_generator:inst5|inst7 ;
; waF       ; clock_generator:inst5|inst7 ; 4.047 ; 4.047 ; Rise       ; clock_generator:inst5|inst7 ;
; waG       ; clock_generator:inst5|inst7 ; 4.050 ; 4.050 ; Rise       ; clock_generator:inst5|inst7 ;
; write     ; clock_generator:inst5|inst7 ; 3.834 ; 3.834 ; Rise       ; clock_generator:inst5|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                   ; CLOCK                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|inst7                             ; clock_generator:inst5|inst7                             ; 13       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                   ; CLOCK                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; CLOCK                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst5|inst7                             ; clock_generator:inst5|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst5|inst7                             ; clock_generator:inst5|inst7                             ; 13       ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 277   ; 277  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May  2 15:37:48 2013
Info: Command: quartus_sta RegisterFile -c RegisterFile
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst5|inst7 clock_generator:inst5|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst5|clock_divider_1024:inst102|inst10 clock_generator:inst5|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst5|clock_divider_1024:inst101|inst10 clock_generator:inst5|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.962        -4.619 CLOCK 
    Info (332119):    -0.761        -3.832 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.449        -1.491 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.068        -0.136 clock_generator:inst5|inst7 
Info (332146): Worst-case hold slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536        -2.536 CLOCK 
    Info (332119):    -2.159        -2.159 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.068        -2.068 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst5|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLOCK 
    Info (332119):    -0.500       -10.000 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -6.000 clock_generator:inst5|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.104         0.000 CLOCK 
    Info (332119):     0.187         0.000 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):     0.327         0.000 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):     0.508         0.000 clock_generator:inst5|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580        -1.580 CLOCK 
    Info (332119):    -1.326        -1.326 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.310        -1.310 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst5|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 CLOCK 
    Info (332119):    -0.500       -10.000 clock_generator:inst5|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst5|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -6.000 clock_generator:inst5|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Thu May  2 15:38:01 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:02


