// Mem file initialization records.
//
// SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
// Vivado v2022.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Friday November 22, 2024 - 04:36:02 pm, from:
//
//     Map file     - /home/anujic/Documents/ps_dram_bender/DRAM-Bender-ps/projects/U50-HBM/U50-HBM.gen/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/anujic/Documents/ps_dram_bender/DRAM-Bender-ps/projects/U50-HBM/U50-HBM.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'UUT_i_microblaze_design_1_i_microblaze_0.UUT_i_microblaze_design_1_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
