<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>Nanotubes as DRAM from Nantero, a Live Blog | BlinkD</title><meta name=generator content="Hugo 0.98.0"><meta name=description content="01:44PM EDT - Lots of different types of 'RAM' have been in the news, most noticably Intel's Optane memory and a couple of weeks ago at Flash Memory Summit we had the 'MRAM' Developer Day. At Hot Chips, Nantero is presentation about its new 'NRAM' technology, which uses carbon nanotubes. The talk is set to start at 10:45am PT.

01:47PM EDT - Carbon Nanotube Memory sounds sexy
01:47PM EDT - Go through Nanotubes to Memory in the talk"><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/normalize.css><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,700" rel=stylesheet type=text/css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/cayman.css><link rel=apple-touch-icon sizes=180x180 href=./apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=./favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=./favicon-16x16.png><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.css integrity=sha384-yFRtMMDnQtDRO8rLpMIKrtPCD5jdktao2TV19YiZYWMDkUR5GQZR/NOVTdquEx1j crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.js integrity=sha384-9Nhn55MVVN0/4OFx7EE5kpFBPsEMZxKTCnA+4fqDmg12eCTqGi6+BB2LjY8brQxJ crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/contrib/auto-render.min.js integrity=sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI crossorigin=anonymous onload=renderMathInElement(document.body)></script></head><body><section class=page-header><h1 class=project-name>BlinkD</h1><h2 class=project-tagline></h2><nav><a href=./index.html class=btn>Blog</a>
<a href=./sitemap.xml class=btn>Sitemap</a>
<a href=./index.xml class=btn>RSS</a></nav></section><section class=main-content><h1>Nanotubes as DRAM from Nantero, a Live Blog</h1><div><strong>Publish date: </strong>2024-05-05</div><p><a id=post0821134459 href=#><span class=lb_time>01:44PM EDT</span></a> - Lots of different types of 'RAM' have been in the news, most noticably Intel's Optane memory and a couple of weeks ago at Flash Memory Summit we had the 'MRAM' Developer Day. At Hot Chips, Nantero is presentation about its new 'NRAM' technology, which uses carbon nanotubes. The talk is set to start at 10:45am PT.</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348736175691042725952_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821134720 href=#><span class=lb_time>01:47PM EDT</span></a> - Carbon Nanotube Memory sounds sexy</p><p><a id=post0821134737 href=#><span class=lb_time>01:47PM EDT</span></a> - Go through Nanotubes to Memory in the talk</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/153487363062429175206_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821134806 href=#><span class=lb_time>01:48PM EDT</span></a> - A solution to replace DRAM</p><p><a id=post0821134814 href=#><span class=lb_time>01:48PM EDT</span></a> - 'Memory-class storage'</p><p><a id=post0821134852 href=#><span class=lb_time>01:48PM EDT</span></a> - Nantero is like Arm but for memory technology</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348737121511306433776_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821134904 href=#><span class=lb_time>01:49PM EDT</span></a> - Specific details about marketing will depend on Nantero's customers</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348737220891654715166_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821134932 href=#><span class=lb_time>01:49PM EDT</span></a> - Based on van-der-Walls effects</p><p><a id=post0821134950 href=#><span class=lb_time>01:49PM EDT</span></a> - Once connected, always connected</p><p><a id=post0821134957 href=#><span class=lb_time>01:49PM EDT</span></a> - Switched via electrostatic charges</p><p><a id=post0821135007 href=#><span class=lb_time>01:50PM EDT</span></a> - Use stochasic arrays of many nanotubes</p><p><a id=post0821135011 href=#><span class=lb_time>01:50PM EDT</span></a> - network of resistive elements</p><p><a id=post0821135024 href=#><span class=lb_time>01:50PM EDT</span></a> - an electrostatic force combines 1000 of cells together to lower resistance</p><p><a id=post0821135048 href=#><span class=lb_time>01:50PM EDT</span></a> - All the fun stuff happens at the bottom of the cell</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348737545771300476022_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135113 href=#><span class=lb_time>01:51PM EDT</span></a> - Part of the magic is how the nanotube is selected: length and diameter</p><p><a id=post0821135125 href=#><span class=lb_time>01:51PM EDT</span></a> - too long will short out the switch. too short will stand up</p><p><a id=post0821135142 href=#><span class=lb_time>01:51PM EDT</span></a> - Don't let the carbon nanotubes at the top to move</p><p><a id=post0821135153 href=#><span class=lb_time>01:51PM EDT</span></a> - manufacturing process is simple</p><p><a id=post0821135211 href=#><span class=lb_time>01:52PM EDT</span></a> - Build the logic you need, on any process or geometry</p><p><a id=post0821135225 href=#><span class=lb_time>01:52PM EDT</span></a> - expose contacts, spin nanotube slurry, and bake it. Metal, etch, and seal</p><p><a id=post0821135249 href=#><span class=lb_time>01:52PM EDT</span></a> - 10-to-1 set to reset states in resistance</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534873836945869023252_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135325 href=#><span class=lb_time>01:53PM EDT</span></a> - Begun analysis of Multi-Level Cells</p><p><a id=post0821135337 href=#><span class=lb_time>01:53PM EDT</span></a> - Look at MLC after SLC in production</p><p><a id=post0821135354 href=#><span class=lb_time>01:53PM EDT</span></a> - Scales down to 15nm</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874018649547527266_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135402 href=#><span class=lb_time>01:54PM EDT</span></a> - consistent performance over billions of cycles</p><p><a id=post0821135431 href=#><span class=lb_time>01:54PM EDT</span></a> - Only temperature sensitivity above 300C, drops to 300 years. Otherwise 10000 years</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874026432434113064_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135452 href=#><span class=lb_time>01:54PM EDT</span></a> - Believe it will scale to 5nm at a minimum</p><p><a id=post0821135501 href=#><span class=lb_time>01:55PM EDT</span></a> - Even at 1nm, have enough nanotubes to still change</p><p><a id=post0821135514 href=#><span class=lb_time>01:55PM EDT</span></a> - It's all about the length and diameter of nanotubes scaling</p><p><a id=post0821135522 href=#><span class=lb_time>01:55PM EDT</span></a> - Process agnostic</p><p><a id=post0821135548 href=#><span class=lb_time>01:55PM EDT</span></a> - on 28nm layer, 4Gb per layer in roughly 100mm2 die</p><p><a id=post0821135556 href=#><span class=lb_time>01:55PM EDT</span></a> - Also scale by adding layers</p><p><a id=post0821135620 href=#><span class=lb_time>01:56PM EDT</span></a> - Repeat nanotube deposit, metal, etch, deposit, metal, etch for layers</p><p><a id=post0821135634 href=#><span class=lb_time>01:56PM EDT</span></a> - Add layers of CNTs, or adding layers via TSVs</p><p><a id=post0821135702 href=#><span class=lb_time>01:57PM EDT</span></a> - Design for for DDR4 DRAM replacement device</p><p><a id=post0821135705 href=#><span class=lb_time>01:57PM EDT</span></a> - drop in replacement</p><p><a id=post0821135716 href=#><span class=lb_time>01:57PM EDT</span></a> - same timing, same perf, unlimited write endurance</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348740805601267137758_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135732 href=#><span class=lb_time>01:57PM EDT</span></a> - on 28nm, get 16Gb chip with 4 layers</p><p><a id=post0821135753 href=#><span class=lb_time>01:57PM EDT</span></a> - in a few years, easily 14nm or 7nm for 64 Gb / 256 Gb per die</p><p><a id=post0821135756 href=#><span class=lb_time>01:57PM EDT</span></a> - or add layers</p><p><a id=post0821135806 href=#><span class=lb_time>01:58PM EDT</span></a> - DDR4 to DDR5, whcih allows for additional die stacks</p><p><a id=post0821135817 href=#><span class=lb_time>01:58PM EDT</span></a> - Lots of capacity in every part</p><p><a id=post0821135835 href=#><span class=lb_time>01:58PM EDT</span></a> - NRAM is a storage class memroy</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874299850130236976_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135903 href=#><span class=lb_time>01:59PM EDT</span></a> - NRAM is the only memory targeting a direct DRAM replacement</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874307335606424047_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821135939 href=#><span class=lb_time>01:59PM EDT</span></a> - unlimited endurance, same perf, better capacity, cheaper than DRAM</p><p><a id=post0821135955 href=#><span class=lb_time>01:59PM EDT</span></a> - Internal tiled architecture for memory</p><p><a id=post0821140009 href=#><span class=lb_time>02:00PM EDT</span></a> - Built in self-test and remapping logic for post-packaging repair</p><p><a id=post0821140017 href=#><span class=lb_time>02:00PM EDT</span></a> - SECDED engine in device</p><p><a id=post0821140029 href=#><span class=lb_time>02:00PM EDT</span></a> - in case problems with mass production - should increase yield and improve UX</p><p><a id=post0821140103 href=#><span class=lb_time>02:01PM EDT</span></a> - Aiming for DDR4 with ECC and to hit JEDEC standard on timings</p><p><a id=post0821140122 href=#><span class=lb_time>02:01PM EDT</span></a> - Decode logic in each tile with latching sense amplifiers</p><p><a id=post0821140134 href=#><span class=lb_time>02:01PM EDT</span></a> - Can do non-destructive read</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348743652052120435324_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140139 href=#><span class=lb_time>02:01PM EDT</span></a> - No things like pre-charge</p><p><a id=post0821140146 href=#><span class=lb_time>02:01PM EDT</span></a> - so faster :)</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874471548738560967_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140210 href=#><span class=lb_time>02:02PM EDT</span></a> - Can now fit ECC into DDR4 timing easily due to no refresh</p><p><a id=post0821140228 href=#><span class=lb_time>02:02PM EDT</span></a> - 350ns to 0 ns</p><p><a id=post0821140251 href=#><span class=lb_time>02:02PM EDT</span></a> - DRAMs should be deterministic, but they're not due to refresh</p><p><a id=post0821140259 href=#><span class=lb_time>02:02PM EDT</span></a> - The DRAM should be ready when you need it</p><p><a id=post0821140312 href=#><span class=lb_time>02:03PM EDT</span></a> - Every 2 microseconds, need to refresh for 15% of the time</p><p><a id=post0821140326 href=#><span class=lb_time>02:03PM EDT</span></a> - This cuts into bandwidth</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348745138521070988746_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140339 href=#><span class=lb_time>02:03PM EDT</span></a> - So this is three grades of speed in DRAM terms</p><p><a id=post0821140355 href=#><span class=lb_time>02:03PM EDT</span></a> - Can build standard memory modules. They just work</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348746007692036568239_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140408 href=#><span class=lb_time>02:04PM EDT</span></a> - 128GB NRAM LRDIMM or RDIMM</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874625890970176439_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140441 href=#><span class=lb_time>02:04PM EDT</span></a> - For comparison, persistence memory through NVDIMM-N. Enables flash and power supply</p><p><a id=post0821140444 href=#><span class=lb_time>02:04PM EDT</span></a> - Requires buffers</p><p><a id=post0821140452 href=#><span class=lb_time>02:04PM EDT</span></a> - Half-DRAM and Half-Flash</p><p><a id=post0821140501 href=#><span class=lb_time>02:05PM EDT</span></a> - shutdown and startup time could be two minutes on NVDIMM-N</p><p><a id=post0821140521 href=#><span class=lb_time>02:05PM EDT</span></a> - NVDIMM-P is similar, but still non-deterministic</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348746642472058957737_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140531 href=#><span class=lb_time>02:05PM EDT</span></a> - Still need power, buffers</p><p><a id=post0821140611 href=#><span class=lb_time>02:06PM EDT</span></a> - Persistent memory such as NRAM means no reloading on power fail</p><p><a id=post0821140614 href=#><span class=lb_time>02:06PM EDT</span></a> - or limited</p><p><a id=post0821140617 href=#><span class=lb_time>02:06PM EDT</span></a> - helps with uptime</p><p><a id=post0821140637 href=#><span class=lb_time>02:06PM EDT</span></a> - Today, power fail means checkpointing reload. NRAM doesn't need that</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874709685385716661_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140729 href=#><span class=lb_time>02:07PM EDT</span></a> - Persistent memory is becoming more aware in software</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/15348748061732080219174_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140739 href=#><span class=lb_time>02:07PM EDT</span></a> - Persistent memory aware file systems and such</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/13252/1534874871012843264891_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0821140819 href=#><span class=lb_time>02:08PM EDT</span></a> - All blocks and procedures are available for licencing</p><p><a id=post0821140826 href=#><span class=lb_time>02:08PM EDT</span></a> - Can be incorporated directly into silicon</p><p><a id=post0821140844 href=#><span class=lb_time>02:08PM EDT</span></a> - DRAM compatible front end possible</p><p><a id=post0821140855 href=#><span class=lb_time>02:08PM EDT</span></a> - On-the-fly ECC</p><p><a id=post0821140900 href=#><span class=lb_time>02:09PM EDT</span></a> - unlimited write endurance</p><p><a id=post0821140905 href=#><span class=lb_time>02:09PM EDT</span></a> - Memory-Class Storage</p><p><a id=post0821140909 href=#><span class=lb_time>02:09PM EDT</span></a> - Industry is ready</p><p><a id=post0821140930 href=#><span class=lb_time>02:09PM EDT</span></a> - Additional performance in DRAM mode</p><p><a id=post0821140950 href=#><span class=lb_time>02:09PM EDT</span></a> - Scaling in both stacks and process nodes</p><p><a id=post0821140957 href=#><span class=lb_time>02:09PM EDT</span></a> - Q&A Time</p><p><a id=post0821141119 href=#><span class=lb_time>02:11PM EDT</span></a> - Q: What you talk about is almost too good to be true. What am I missing? A: It does not go well with Peanut Butter or salsa. But seriously, we've built 1000s of test chips and we have profiled them. We haven't built 16 Gb device yet, it's up to the customer. Maybe it's that 300C limit that's the downside.</p><p><a id=post0821141218 href=#><span class=lb_time>02:12PM EDT</span></a> - Q: Do you have a metric for approximate energy per bit? A: I should have included it. Power conusmption has a major ripple effect. It runs off of the same power supplies, with the same or less energy as DRAM. 5 femto-joule per bit activation</p><p><a id=post0821141307 href=#><span class=lb_time>02:13PM EDT</span></a> - Q: A lot of data from individual die. Data over a large sample? A: We chose to pull single cell because it's more readable. The accumulated data on the 5ns access time, that was over billions of cycles on billions of devices.</p><p><a id=post0821141608 href=#><span class=lb_time>02:16PM EDT</span></a> - Q: NVM device, but haven't said about security? Encryption? Otherwise it's not a drop-in. A: We have these conversations with customers, We're an IP house - we do chip design. We had those discussions about each chip has encyption, but for the mainstream device, much like the NVDIMM-N, it's up to the system guys. The strong message we have from customers is to not screw with it - they'll deal with it. THey want dumb simple memory chips and their own security.</p><p><a id=post0821141640 href=#><span class=lb_time>02:16PM EDT</span></a> - Q: Alpha particle rate? A: These devices have been sent into space. We know about extremes, radiation. Nothing can you do to a nanotube to do something weird. We have electrostatic protection, nothing else seems to affect it.</p><p><a id=post0821141800 href=#><span class=lb_time>02:18PM EDT</span></a> - Q: You said nothing about the hammer to write the system. Said about alignment, but A: It's a complex formulation, some under NDA. We can discuss about the nanotube selection - part of our secret source is about the CNT slurry. We build that and licence that - they use our proprietary technology to do nanotube selection. Tuned to the cell, the length and diameter has be tuned.</p><p><a id=post0821141900 href=#><span class=lb_time>02:19PM EDT</span></a> - Q: How do you flip it? A: Electrostatics. Voltage across a word line, a bit line, we have some proprietary technology to prevent sneak. Writes are faster than reads because you just throw it down the line.</p><p><a id=post0821141949 href=#><span class=lb_time>02:19PM EDT</span></a> - Q: When do you thin we can install these devices in these systems? 2018? 2019? 2020? A: 2-3 weeks ago Fujitsu announced they were taking CNT to mass market. So you can buy those next year or the year after. It's all about fabrication and testing.</p><p><a id=post0821142031 href=#><span class=lb_time>02:20PM EDT</span></a> - That's a wrap. A super interesting talk for sure. The next live blog is at 2pm PT about Arm's Machine Learning Core.</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH50fpRrZqGnpGKwqbXPrGRraGFteq%2BtzairrpqVqHqiv4ydqZqlXZfGbrrAp6ueqp9iuarCxGaZpaeX</p><footer class=site-footer><span class=site-footer-credits>Made with <a href=https://gohugo.io/>Hugo</a>. Â© 2022. All rights reserved.</span></footer></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>