// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="disparityMap,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=210,HLS_SYN_DSP=46,HLS_SYN_FF=4259,HLS_SYN_LUT=6100,HLS_VERSION=2018_3}" *)

module disparityMap (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TUSER,
        in_stream_TLAST,
        dMapout_TDATA,
        dMapout_TVALID,
        dMapout_TREADY,
        dMapout_TUSER,
        dMapout_TLAST,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt,
        AXI_LITE_clk,
        ap_rst_n_AXI_LITE_clk
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_pp1_stage0 = 29'd32;
parameter    ap_ST_fsm_pp1_stage1 = 29'd64;
parameter    ap_ST_fsm_pp1_stage2 = 29'd128;
parameter    ap_ST_fsm_pp1_stage3 = 29'd256;
parameter    ap_ST_fsm_pp1_stage4 = 29'd512;
parameter    ap_ST_fsm_pp1_stage5 = 29'd1024;
parameter    ap_ST_fsm_pp1_stage6 = 29'd2048;
parameter    ap_ST_fsm_pp1_stage7 = 29'd4096;
parameter    ap_ST_fsm_pp1_stage8 = 29'd8192;
parameter    ap_ST_fsm_pp1_stage9 = 29'd16384;
parameter    ap_ST_fsm_pp1_stage10 = 29'd32768;
parameter    ap_ST_fsm_pp1_stage11 = 29'd65536;
parameter    ap_ST_fsm_pp1_stage12 = 29'd131072;
parameter    ap_ST_fsm_pp1_stage13 = 29'd262144;
parameter    ap_ST_fsm_pp1_stage14 = 29'd524288;
parameter    ap_ST_fsm_pp1_stage15 = 29'd1048576;
parameter    ap_ST_fsm_pp1_stage16 = 29'd2097152;
parameter    ap_ST_fsm_pp1_stage17 = 29'd4194304;
parameter    ap_ST_fsm_state35 = 29'd8388608;
parameter    ap_ST_fsm_state36 = 29'd16777216;
parameter    ap_ST_fsm_state37 = 29'd33554432;
parameter    ap_ST_fsm_state38 = 29'd67108864;
parameter    ap_ST_fsm_state39 = 29'd134217728;
parameter    ap_ST_fsm_state40 = 29'd268435456;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
output  [31:0] dMapout_TDATA;
output   dMapout_TVALID;
input   dMapout_TREADY;
output  [0:0] dMapout_TUSER;
output  [0:0] dMapout_TLAST;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;
input   AXI_LITE_clk;
input   ap_rst_n_AXI_LITE_clk;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [31:0] INPUT_data_V_0_data_out;
wire    INPUT_data_V_0_vld_in;
wire    INPUT_data_V_0_vld_out;
wire    INPUT_data_V_0_ack_in;
reg    INPUT_data_V_0_ack_out;
reg   [31:0] INPUT_data_V_0_payload_A;
reg   [31:0] INPUT_data_V_0_payload_B;
reg    INPUT_data_V_0_sel_rd;
reg    INPUT_data_V_0_sel_wr;
wire    INPUT_data_V_0_sel;
wire    INPUT_data_V_0_load_A;
wire    INPUT_data_V_0_load_B;
reg   [1:0] INPUT_data_V_0_state;
wire    INPUT_data_V_0_state_cmp_full;
wire    INPUT_last_V_0_vld_in;
reg    INPUT_last_V_0_ack_out;
reg   [1:0] INPUT_last_V_0_state;
reg   [31:0] OUTPUT_data_V_1_data_out;
reg    OUTPUT_data_V_1_vld_in;
wire    OUTPUT_data_V_1_vld_out;
wire    OUTPUT_data_V_1_ack_in;
wire    OUTPUT_data_V_1_ack_out;
reg   [31:0] OUTPUT_data_V_1_payload_A;
reg   [31:0] OUTPUT_data_V_1_payload_B;
reg    OUTPUT_data_V_1_sel_rd;
reg    OUTPUT_data_V_1_sel_wr;
wire    OUTPUT_data_V_1_sel;
wire    OUTPUT_data_V_1_load_A;
wire    OUTPUT_data_V_1_load_B;
reg   [1:0] OUTPUT_data_V_1_state;
wire    OUTPUT_data_V_1_state_cmp_full;
reg   [0:0] OUTPUT_user_V_1_data_out;
reg    OUTPUT_user_V_1_vld_in;
wire    OUTPUT_user_V_1_vld_out;
wire    OUTPUT_user_V_1_ack_in;
wire    OUTPUT_user_V_1_ack_out;
reg   [0:0] OUTPUT_user_V_1_payload_A;
reg   [0:0] OUTPUT_user_V_1_payload_B;
reg    OUTPUT_user_V_1_sel_rd;
reg    OUTPUT_user_V_1_sel_wr;
wire    OUTPUT_user_V_1_sel;
wire    OUTPUT_user_V_1_load_A;
wire    OUTPUT_user_V_1_load_B;
reg   [1:0] OUTPUT_user_V_1_state;
wire    OUTPUT_user_V_1_state_cmp_full;
reg   [0:0] OUTPUT_last_V_1_data_out;
reg    OUTPUT_last_V_1_vld_in;
wire    OUTPUT_last_V_1_vld_out;
wire    OUTPUT_last_V_1_ack_in;
wire    OUTPUT_last_V_1_ack_out;
reg   [0:0] OUTPUT_last_V_1_payload_A;
reg   [0:0] OUTPUT_last_V_1_payload_B;
reg    OUTPUT_last_V_1_sel_rd;
reg    OUTPUT_last_V_1_sel_wr;
wire    OUTPUT_last_V_1_sel;
wire    OUTPUT_last_V_1_load_A;
wire    OUTPUT_last_V_1_load_B;
reg   [1:0] OUTPUT_last_V_1_state;
wire    OUTPUT_last_V_1_state_cmp_full;
wire   [31:0] rows_V;
wire   [31:0] cols_V;
reg   [8:0] cost_d_temp_right_V_s;
reg   [8:0] cost_d_temp_right_V_1;
reg   [8:0] cost_d_temp_right_V_2;
reg   [8:0] cost_d_temp_right_V_3;
reg   [8:0] cost_d_temp_right_V_4;
reg   [8:0] cost_d_temp_right_V_5;
reg   [8:0] cost_d_temp_right_V_6;
reg   [8:0] cost_d_temp_right_V_7;
reg   [8:0] cost_d_temp_right_V_8;
reg   [8:0] cost_d_temp_right_V_9;
reg   [8:0] cost_d_temp_right_V_10;
reg   [8:0] cost_d_temp_right_V_11;
reg   [8:0] cost_d_temp_right_V_12;
reg   [8:0] cost_d_temp_right_V_13;
reg   [8:0] cost_d_temp_right_V_14;
reg   [8:0] cost_d_temp_right_V_15;
reg   [7:0] pixel_values_right_V_14;
reg   [7:0] pixel_values_right_V_13;
reg   [7:0] pixel_values_right_V_12;
reg   [7:0] pixel_values_right_V_11;
reg   [7:0] pixel_values_right_V_10;
reg   [7:0] pixel_values_right_V_9;
reg   [7:0] pixel_values_right_V_8;
reg   [7:0] pixel_values_right_V_7;
reg   [7:0] pixel_values_right_V_6;
reg   [7:0] pixel_values_right_V_5;
reg   [7:0] pixel_values_right_V_4;
reg   [7:0] pixel_values_right_V_3;
reg   [7:0] pixel_values_right_V_2;
reg   [7:0] pixel_values_right_V_1;
reg   [7:0] pixel_values_right_V;
reg   [7:0] exponentials_V_address0;
reg    exponentials_V_ce0;
wire   [9:0] exponentials_V_q0;
reg    in_stream_TDATA_blk_n;
wire    ap_CS_fsm_state4;
reg    dMapout_TDATA_blk_n;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
reg    ap_rst_n_AXI_LITE_clk_inv;
reg   [63:0] indvar_flatten_reg_858;
reg   [31:0] i_op_assign_reg_870;
reg   [31:0] i_op_assign_2_reg_881;
reg   [17:0] p_01027_1_reg_893;
reg   [17:0] p_0943_1_reg_905;
reg   [17:0] p_01027_4_1_reg_951;
reg   [17:0] p_0943_4_1_reg_962;
reg   [10:0] p_01189_2_1_reg_973;
reg   [17:0] p_01027_4_2_reg_995;
reg   [17:0] p_0943_4_2_reg_1006;
reg   [17:0] p_0943_4_3_reg_1038;
reg   [17:0] p_0943_4_4_reg_1081;
reg   [17:0] p_01027_4_6_reg_1168;
reg   [17:0] p_0943_4_6_reg_1179;
reg   [10:0] p_01189_2_6_reg_1190;
reg   [17:0] p_01027_4_7_reg_1212;
reg   [17:0] p_0943_4_7_reg_1223;
reg   [17:0] p_0943_4_8_reg_1255;
reg   [17:0] p_0943_4_9_reg_1298;
reg   [17:0] p_01027_4_10_reg_1386;
reg   [17:0] p_0943_4_10_reg_1397;
reg   [10:0] p_01189_2_10_reg_1408;
reg   [17:0] p_01027_4_11_reg_1430;
reg   [17:0] p_0943_4_11_reg_1441;
reg   [17:0] p_0943_4_12_reg_1474;
reg   [17:0] p_01027_4_13_reg_1517;
reg   [17:0] p_0943_4_13_reg_1528;
wire   [30:0] col_packets_fu_1758_p4;
wire   [31:0] packets_fu_1771_p2;
wire    ap_CS_fsm_state2;
wire   [30:0] r_1_fu_1785_p2;
reg   [30:0] r_1_reg_4920;
wire    ap_CS_fsm_state3;
wire  signed [31:0] tmp_1_fu_1791_p3;
reg  signed [31:0] tmp_1_reg_4925;
wire   [0:0] tmp_fu_1780_p2;
wire    ap_CS_fsm_state5;
wire   [32:0] ret_V_fu_1863_p2;
wire   [63:0] bound_fu_1875_p2;
wire   [0:0] exitcond_flatten_fu_1881_p2;
reg   [0:0] exitcond_flatten_reg_4958;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state24_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] exitcond_flatten_reg_4958_pp1_iter1_reg;
wire   [0:0] exitcond_fu_1886_p2;
reg   [0:0] exitcond_reg_4962;
wire   [31:0] row3_fu_1891_p2;
reg   [31:0] row3_reg_4968;
wire   [0:0] tmp_34_fu_1897_p2;
reg   [0:0] tmp_34_reg_4973;
wire   [31:0] ret_V_mid2_v_v_fu_1903_p3;
reg   [31:0] ret_V_mid2_v_v_reg_4978;
reg    ap_enable_reg_pp1_iter0;
wire  signed [17:0] tmp_35_fu_1911_p1;
reg  signed [17:0] tmp_35_reg_4983;
wire  signed [31:0] i_op_assign_2_mid2_fu_1915_p3;
reg  signed [31:0] i_op_assign_2_mid2_reg_4988;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state7_pp1_stage1_iter0;
wire    ap_block_state25_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
reg  signed [31:0] i_op_assign_2_mid2_reg_4988_pp1_iter1_reg;
wire   [63:0] tmp_13_cast_fu_1926_p1;
reg   [63:0] tmp_13_cast_reg_5010;
reg   [63:0] tmp_13_cast_reg_5010_pp1_iter1_reg;
wire   [0:0] tmp_26_fu_1946_p2;
reg   [0:0] tmp_26_reg_5030;
wire  signed [31:0] col_fu_1951_p2;
reg  signed [31:0] col_reg_5035;
wire  signed [63:0] tmp_27_fu_1957_p1;
reg  signed [63:0] tmp_27_reg_5040;
reg   [0:0] tmp_37_reg_5060;
wire  signed [63:0] tmp_12_fu_1980_p1;
reg  signed [63:0] tmp_12_reg_5109;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state8_pp1_stage2_iter0;
wire    ap_block_state26_pp1_stage2_iter1;
wire    ap_block_pp1_stage2_11001;
reg  signed [63:0] tmp_12_reg_5109_pp1_iter1_reg;
wire   [7:0] leftImage_V_q0;
reg   [7:0] leftImage_V_load_reg_5129;
reg   [7:0] leftImage_V_load_reg_5129_pp1_iter1_reg;
wire   [7:0] rightImage_V_q0;
reg   [7:0] rightImage_V_load_reg_5187;
wire   [7:0] pixel_values_left_V_q0;
reg   [7:0] pixel_values_left_V_2_reg_5195;
wire   [7:0] pixel_values_left_V_q1;
reg   [7:0] pixel_values_left_V_4_reg_5202;
wire   [8:0] cost_last_line_0_V_q0;
reg   [8:0] cost_last_line_0_V_2_reg_5209;
wire   [8:0] cost_last_line_1_V_q0;
reg   [8:0] cost_last_line_1_V_1_reg_5214;
wire   [8:0] cost_last_line_2_V_q0;
reg   [8:0] cost_last_line_2_V_1_reg_5219;
wire   [8:0] cost_last_line_3_V_q0;
reg   [8:0] cost_last_line_3_V_1_reg_5224;
wire   [8:0] cost_last_line_4_V_q0;
reg   [8:0] cost_last_line_4_V_1_reg_5229;
wire   [8:0] cost_last_line_5_V_q0;
reg   [8:0] cost_last_line_5_V_1_reg_5234;
wire   [8:0] cost_last_line_6_V_q0;
reg   [8:0] cost_last_line_6_V_1_reg_5239;
wire   [8:0] cost_last_line_7_V_q0;
reg   [8:0] cost_last_line_7_V_1_reg_5244;
wire   [8:0] cost_last_line_8_V_q0;
reg   [8:0] cost_last_line_8_V_1_reg_5249;
wire   [8:0] cost_last_line_9_V_q0;
reg   [8:0] cost_last_line_9_V_1_reg_5254;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state9_pp1_stage3_iter0;
wire    ap_block_state27_pp1_stage3_iter1;
wire    ap_block_pp1_stage3_11001;
wire   [0:0] tmp_23_fu_2009_p2;
reg   [0:0] tmp_23_reg_5269;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state10_pp1_stage4_iter0;
wire    ap_block_state28_pp1_stage4_iter1;
wire    ap_block_pp1_stage4_11001;
reg   [0:0] tmp_23_reg_5269_pp1_iter1_reg;
reg   [9:0] mu_right_V_reg_5289;
wire   [0:0] grp_fu_1610_p3;
reg   [0:0] tmp_39_reg_5299;
wire   [8:0] cost_last_line_10_V_q0;
reg   [8:0] cost_last_line_10_V_2_reg_5304;
wire   [0:0] sel_tmp_fu_2062_p2;
reg   [0:0] sel_tmp_reg_5314;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state11_pp1_stage5_iter0;
wire    ap_block_state29_pp1_stage5_iter1;
wire    ap_block_pp1_stage5_11001;
reg   [0:0] sel_tmp_reg_5314_pp1_iter1_reg;
wire   [9:0] mu_diagonal_V_2_fu_2075_p3;
reg   [9:0] mu_diagonal_V_2_reg_5334;
wire   [17:0] tmp_29_fu_2083_p1;
reg   [17:0] tmp_29_reg_5339;
wire   [17:0] cost_d_right_V_fu_4726_p2;
reg   [17:0] cost_d_right_V_reg_5357;
wire   [17:0] cost_d_right_V_1_fu_4732_p2;
reg   [17:0] cost_d_right_V_1_reg_5362;
wire   [8:0] cost_last_line_11_V_q0;
reg   [8:0] cost_last_line_11_V_2_reg_5367;
wire   [17:0] tmp_30_fu_2105_p1;
reg   [17:0] tmp_30_reg_5377;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state12_pp1_stage6_iter0;
wire    ap_block_state30_pp1_stage6_iter1;
wire    ap_block_pp1_stage6_11001;
wire   [17:0] cost_d_diagonal_V_fu_4738_p2;
reg   [17:0] cost_d_diagonal_V_reg_5395;
wire   [17:0] cost_d_diagonal_V_1_fu_4744_p2;
reg   [17:0] cost_d_diagonal_V_1_reg_5400;
wire   [8:0] cost_last_line_12_V_q0;
reg   [8:0] cost_last_line_12_V_2_reg_5405;
wire   [63:0] indvar_flatten_next_fu_2114_p2;
reg   [63:0] indvar_flatten_next_reg_5415;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_state13_pp1_stage7_iter0;
wire    ap_block_state31_pp1_stage7_iter1;
wire    ap_block_pp1_stage7_11001;
wire   [17:0] p_Val2_5_fu_2144_p3;
wire   [17:0] p_Val2_6_fu_2180_p3;
wire   [10:0] min_cost_V_cast_cast_fu_2206_p1;
reg   [0:0] tmp_40_reg_5435;
wire   [17:0] cost_d_right_V_2_fu_4750_p2;
reg   [17:0] cost_d_right_V_2_reg_5439;
wire   [17:0] cost_d_diagonal_V_2_fu_4755_p2;
reg   [17:0] cost_d_diagonal_V_2_reg_5444;
wire   [8:0] cost_last_line_13_V_q0;
reg   [8:0] cost_last_line_13_V_2_reg_5449;
reg   [7:0] pixel_values_right_V_29_reg_5459;
wire    ap_CS_fsm_pp1_stage8;
wire    ap_block_state14_pp1_stage8_iter0;
wire    ap_block_state32_pp1_stage8_iter1;
wire    ap_block_pp1_stage8_11001;
wire   [17:0] p_Val2_5_1_fu_2253_p3;
reg   [17:0] p_Val2_5_1_reg_5464;
wire   [17:0] p_Val2_6_1_fu_2289_p3;
reg   [17:0] p_Val2_6_1_reg_5469;
wire   [0:0] tmp_50_1_fu_2319_p2;
reg   [0:0] tmp_50_1_reg_5474;
wire   [10:0] cost_d_actual_V_2_1_1_fu_2325_p3;
reg   [10:0] cost_d_actual_V_2_1_1_reg_5479;
wire   [31:0] tmp_44_2_fu_2333_p2;
reg   [31:0] tmp_44_2_reg_5484;
wire   [0:0] tmp_42_fu_2346_p3;
reg   [0:0] tmp_42_reg_5489;
wire   [17:0] cost_d_right_V_3_fu_4760_p2;
reg   [17:0] cost_d_right_V_3_reg_5493;
wire   [17:0] cost_d_diagonal_V_3_fu_4765_p2;
reg   [17:0] cost_d_diagonal_V_3_reg_5498;
wire   [8:0] cost_last_line_14_V_q0;
reg   [8:0] cost_last_line_14_V_2_reg_5503;
reg   [7:0] pixel_values_right_V_28_reg_5508;
wire    ap_CS_fsm_pp1_stage9;
wire    ap_block_state15_pp1_stage9_iter0;
wire    ap_block_state33_pp1_stage9_iter1;
wire    ap_block_pp1_stage9_11001;
wire   [17:0] p_Val2_5_2_fu_2412_p3;
reg   [17:0] p_Val2_5_2_reg_5513;
wire   [17:0] p_Val2_6_2_fu_2449_p3;
reg   [17:0] p_Val2_6_2_reg_5518;
wire   [10:0] cost_d_actual_V_2_2_s_fu_2475_p1;
reg   [10:0] cost_d_actual_V_2_2_s_reg_5523;
wire   [0:0] tmp_50_2_fu_2479_p2;
reg   [0:0] tmp_50_2_reg_5528;
wire   [0:0] tmp_44_fu_2488_p3;
reg   [0:0] tmp_44_reg_5534;
wire   [17:0] cost_d_right_V_4_fu_4770_p2;
reg   [17:0] cost_d_right_V_4_reg_5538;
wire   [17:0] cost_d_diagonal_V_4_fu_4775_p2;
reg   [17:0] cost_d_diagonal_V_4_reg_5543;
reg   [7:0] pixel_values_right_V_27_reg_5553;
wire    ap_CS_fsm_pp1_stage10;
wire    ap_block_state16_pp1_stage10_iter0;
wire    ap_block_state34_pp1_stage10_iter1;
wire    ap_block_pp1_stage10_11001;
wire   [1:0] p_01181_2_1_cast_fu_2509_p1;
wire   [10:0] cost_d_actual_V_2_2_1_fu_2513_p3;
wire   [1:0] p_01181_2_1_cast_14_fu_2519_p3;
wire   [17:0] p_Val2_5_3_fu_2572_p3;
reg   [17:0] p_Val2_5_3_reg_5573;
wire   [17:0] p_Val2_6_3_fu_2609_p3;
reg   [17:0] p_Val2_6_3_reg_5578;
wire   [9:0] cost_d_actual_V_2_3_fu_2629_p2;
reg   [9:0] cost_d_actual_V_2_3_reg_5583;
wire   [0:0] tmp_46_fu_2638_p3;
reg   [0:0] tmp_46_reg_5588;
wire   [17:0] cost_d_right_V_5_fu_4780_p2;
reg   [17:0] cost_d_right_V_5_reg_5592;
wire   [17:0] cost_d_diagonal_V_5_fu_4785_p2;
reg   [17:0] cost_d_diagonal_V_5_reg_5597;
wire   [8:0] cost_last_line_15_V_q0;
reg   [8:0] cost_last_line_15_V_2_reg_5602;
reg   [7:0] pixel_values_right_V_26_reg_5607;
wire    ap_CS_fsm_pp1_stage11;
wire    ap_block_state17_pp1_stage11_iter0;
wire    ap_block_pp1_stage11_11001;
wire   [10:0] cost_d_actual_V_2_3_1_fu_2668_p3;
wire   [1:0] p_01181_2_2_16_fu_2676_p3;
wire   [17:0] p_Val2_5_4_fu_2730_p3;
reg   [17:0] p_Val2_5_4_reg_5622;
wire   [8:0] cost_d_actual_V_1_4_fu_2751_p2;
reg   [8:0] cost_d_actual_V_1_4_reg_5627;
wire   [0:0] tmp_48_fu_2766_p3;
reg   [0:0] tmp_48_reg_5632;
wire   [17:0] cost_d_right_V_6_fu_4790_p2;
reg   [17:0] cost_d_right_V_6_reg_5636;
wire   [17:0] cost_d_diagonal_V_6_fu_4795_p2;
reg   [17:0] cost_d_diagonal_V_6_reg_5641;
reg   [7:0] pixel_values_right_V_25_reg_5646;
wire    ap_CS_fsm_pp1_stage12;
wire    ap_block_state18_pp1_stage12_iter0;
wire    ap_block_pp1_stage12_11001;
wire   [2:0] p_01181_2_3_cast_fu_2787_p1;
wire   [17:0] p_Val2_6_4_fu_2794_p3;
wire   [10:0] cost_d_actual_V_2_4_1_fu_2830_p3;
wire   [2:0] p_01181_2_3_cast_18_fu_2838_p3;
wire   [0:0] tmp_i_i7_fu_2846_p2;
reg   [0:0] tmp_i_i7_reg_5671;
wire   [7:0] tmp_36_i_i7_fu_2851_p2;
reg   [7:0] tmp_36_i_i7_reg_5676;
wire   [7:0] tmp_i_i7_19_fu_2856_p2;
reg   [7:0] tmp_i_i7_19_reg_5681;
wire   [17:0] p_Val2_5_5_fu_2880_p3;
reg   [17:0] p_Val2_5_5_reg_5686;
wire   [0:0] tmp_50_fu_2890_p3;
reg   [0:0] tmp_50_reg_5692;
wire   [17:0] cost_d_right_V_7_fu_4800_p2;
reg   [17:0] cost_d_right_V_7_reg_5696;
wire   [17:0] cost_d_diagonal_V_7_fu_4805_p2;
reg   [17:0] cost_d_diagonal_V_7_reg_5701;
wire   [17:0] p_Val2_6_5_fu_2940_p3;
wire    ap_CS_fsm_pp1_stage13;
wire    ap_block_state19_pp1_stage13_iter0;
wire    ap_block_pp1_stage13_11001;
wire   [10:0] cost_d_actual_V_2_5_1_fu_2976_p3;
wire   [2:0] p_01181_2_4_20_fu_2984_p3;
wire   [31:0] grp_fu_1668_p2;
reg   [31:0] tmp_44_6_reg_5721;
wire   [0:0] tmp_52_fu_2995_p3;
reg   [0:0] tmp_52_reg_5726;
wire   [17:0] cost_d_right_V_8_fu_4810_p2;
reg   [17:0] cost_d_right_V_8_reg_5730;
wire   [17:0] cost_d_diagonal_V_8_fu_4815_p2;
reg   [17:0] cost_d_diagonal_V_8_reg_5735;
reg   [7:0] pixel_values_right_V_24_reg_5740;
wire    ap_CS_fsm_pp1_stage14;
wire    ap_block_state20_pp1_stage14_iter0;
wire    ap_block_pp1_stage14_11001;
wire   [17:0] p_Val2_5_6_fu_3061_p3;
reg   [17:0] p_Val2_5_6_reg_5745;
wire   [17:0] p_Val2_6_6_fu_3098_p3;
reg   [17:0] p_Val2_6_6_reg_5750;
wire   [10:0] cost_d_actual_V_2_6_1_fu_3134_p3;
reg   [10:0] cost_d_actual_V_2_6_1_reg_5755;
wire   [2:0] p_01181_2_5_22_fu_3142_p3;
reg   [2:0] p_01181_2_5_22_reg_5760;
wire   [31:0] grp_fu_1678_p2;
reg   [31:0] tmp_44_7_reg_5765;
wire   [0:0] tmp_54_fu_3153_p3;
reg   [0:0] tmp_54_reg_5770;
wire   [17:0] cost_d_right_V_9_fu_4820_p2;
reg   [17:0] cost_d_right_V_9_reg_5774;
wire   [17:0] cost_d_diagonal_V_9_fu_4825_p2;
reg   [17:0] cost_d_diagonal_V_9_reg_5779;
reg   [7:0] pixel_values_right_V_23_reg_5784;
wire    ap_CS_fsm_pp1_stage15;
wire    ap_block_state21_pp1_stage15_iter0;
wire    ap_block_pp1_stage15_11001;
wire   [17:0] p_Val2_5_7_fu_3219_p3;
reg   [17:0] p_Val2_5_7_reg_5789;
wire   [17:0] p_Val2_6_7_fu_3256_p3;
reg   [17:0] p_Val2_6_7_reg_5794;
wire   [10:0] cost_d_actual_V_2_7_s_fu_3282_p1;
reg   [10:0] cost_d_actual_V_2_7_s_reg_5799;
wire   [0:0] tmp_50_7_fu_3286_p2;
reg   [0:0] tmp_50_7_reg_5804;
wire   [0:0] tmp_56_fu_3295_p3;
reg   [0:0] tmp_56_reg_5810;
wire   [17:0] cost_d_right_V_s_fu_4830_p2;
reg   [17:0] cost_d_right_V_s_reg_5814;
wire   [17:0] cost_d_diagonal_V_s_fu_4835_p2;
reg   [17:0] cost_d_diagonal_V_s_reg_5819;
reg   [7:0] pixel_values_right_V_22_reg_5824;
wire    ap_CS_fsm_pp1_stage16;
wire    ap_block_state22_pp1_stage16_iter0;
wire    ap_block_pp1_stage16_11001;
wire   [10:0] cost_d_actual_V_2_7_1_fu_3316_p3;
wire   [2:0] p_01181_2_6_24_fu_3322_p3;
wire   [17:0] p_Val2_5_8_fu_3375_p3;
reg   [17:0] p_Val2_5_8_reg_5839;
wire   [17:0] p_Val2_6_8_fu_3412_p3;
reg   [17:0] p_Val2_6_8_reg_5844;
wire   [9:0] cost_d_actual_V_2_8_fu_3432_p2;
reg   [9:0] cost_d_actual_V_2_8_reg_5849;
wire   [0:0] tmp_58_fu_3441_p3;
reg   [0:0] tmp_58_reg_5854;
wire   [17:0] cost_d_right_V_10_fu_4840_p2;
reg   [17:0] cost_d_right_V_10_reg_5858;
wire   [17:0] cost_d_diagonal_V_10_fu_4845_p2;
reg   [17:0] cost_d_diagonal_V_10_reg_5863;
reg   [7:0] pixel_values_right_V_21_reg_5868;
wire    ap_CS_fsm_pp1_stage17;
wire    ap_block_state23_pp1_stage17_iter0;
wire    ap_block_pp1_stage17_11001;
wire   [3:0] p_01181_2_7_cast_fu_3462_p1;
wire   [10:0] cost_d_actual_V_2_8_1_fu_3475_p3;
wire   [3:0] p_01181_2_7_cast_26_fu_3483_p3;
wire   [17:0] p_Val2_5_9_fu_3537_p3;
reg   [17:0] p_Val2_5_9_reg_5888;
wire   [8:0] cost_d_actual_V_1_9_fu_3558_p2;
reg   [8:0] cost_d_actual_V_1_9_reg_5893;
wire   [0:0] tmp_60_fu_3573_p3;
reg   [0:0] tmp_60_reg_5898;
wire   [17:0] cost_d_right_V_11_fu_4850_p2;
reg   [17:0] cost_d_right_V_11_reg_5902;
wire   [17:0] cost_d_diagonal_V_11_fu_4855_p2;
reg   [17:0] cost_d_diagonal_V_11_reg_5907;
reg   [7:0] pixel_values_right_V_20_reg_5912;
wire   [17:0] p_Val2_6_9_fu_3597_p3;
wire   [10:0] cost_d_actual_V_2_9_1_fu_3633_p3;
wire   [3:0] p_01181_2_8_28_fu_3641_p3;
wire   [0:0] tmp_i_i12_fu_3649_p2;
reg   [0:0] tmp_i_i12_reg_5932;
wire   [7:0] tmp_36_i_i12_fu_3654_p2;
reg   [7:0] tmp_36_i_i12_reg_5937;
wire   [7:0] tmp_i_i12_29_fu_3659_p2;
reg   [7:0] tmp_i_i12_29_reg_5942;
wire   [17:0] p_Val2_5_s_fu_3683_p3;
reg   [17:0] p_Val2_5_s_reg_5947;
wire   [0:0] tmp_62_fu_3693_p3;
reg   [0:0] tmp_62_reg_5953;
wire   [17:0] cost_d_right_V_12_fu_4860_p2;
reg   [17:0] cost_d_right_V_12_reg_5957;
wire   [17:0] cost_d_diagonal_V_12_fu_4865_p2;
reg   [17:0] cost_d_diagonal_V_12_reg_5962;
wire   [17:0] p_Val2_6_s_fu_3743_p3;
wire   [10:0] cost_d_actual_V_2_c_1_fu_3779_p3;
wire   [3:0] p_01181_2_9_32_fu_3787_p3;
wire   [31:0] grp_fu_1718_p2;
reg   [31:0] tmp_44_10_reg_5982;
reg    ap_enable_reg_pp1_iter1;
wire   [0:0] tmp_64_fu_3795_p3;
reg   [0:0] tmp_64_reg_5987;
wire   [17:0] cost_d_right_V_13_fu_4870_p2;
reg   [17:0] cost_d_right_V_13_reg_5991;
reg   [7:0] pixel_values_right_V_19_reg_5996;
wire   [17:0] p_Val2_5_10_fu_3861_p3;
reg   [17:0] p_Val2_5_10_reg_6001;
wire   [17:0] p_Val2_6_10_fu_3898_p3;
reg   [17:0] p_Val2_6_10_reg_6006;
wire   [10:0] cost_d_actual_V_2_10_2_fu_3934_p3;
reg   [10:0] cost_d_actual_V_2_10_2_reg_6011;
wire   [3:0] p_01181_2_1_34_fu_3942_p3;
reg   [3:0] p_01181_2_1_34_reg_6016;
wire   [31:0] grp_fu_1728_p2;
reg   [31:0] tmp_44_11_reg_6021;
wire   [17:0] cost_d_diagonal_V_13_fu_4875_p2;
reg   [17:0] cost_d_diagonal_V_13_reg_6026;
wire   [0:0] tmp_66_fu_3953_p3;
reg   [0:0] tmp_66_reg_6031;
wire   [17:0] cost_d_right_V_14_fu_4880_p2;
reg   [17:0] cost_d_right_V_14_reg_6035;
reg   [7:0] pixel_values_right_V_18_reg_6040;
wire   [17:0] p_Val2_5_11_fu_4019_p3;
reg   [17:0] p_Val2_5_11_reg_6045;
wire   [17:0] p_Val2_6_11_fu_4056_p3;
reg   [17:0] p_Val2_6_11_reg_6050;
wire   [10:0] cost_d_actual_V_2_11_1_fu_4082_p1;
reg   [10:0] cost_d_actual_V_2_11_1_reg_6055;
wire   [0:0] tmp_50_11_fu_4086_p2;
reg   [0:0] tmp_50_11_reg_6060;
wire   [17:0] cost_d_diagonal_V_14_fu_4885_p2;
reg   [17:0] cost_d_diagonal_V_14_reg_6066;
reg   [7:0] pixel_values_right_V_17_reg_6071;
wire   [10:0] cost_d_actual_V_2_11_2_fu_4104_p3;
wire   [3:0] p_01181_2_3_36_fu_4110_p3;
wire   [17:0] p_Val2_5_12_fu_4163_p3;
reg   [17:0] p_Val2_5_12_reg_6086;
wire   [17:0] p_Val2_6_12_fu_4200_p3;
reg   [17:0] p_Val2_6_12_reg_6091;
wire   [9:0] cost_d_actual_V_2_12_fu_4220_p2;
reg   [9:0] cost_d_actual_V_2_12_reg_6096;
reg   [7:0] pixel_values_right_V_15_reg_6101;
wire   [10:0] cost_d_actual_V_2_12_2_fu_4254_p3;
wire   [3:0] p_01181_2_7_38_fu_4262_p3;
wire   [17:0] p_Val2_5_13_fu_4316_p3;
reg   [17:0] p_Val2_5_13_reg_6118;
wire   [8:0] cost_d_actual_V_1_13_fu_4337_p2;
reg   [8:0] cost_d_actual_V_1_13_reg_6123;
wire   [10:0] cost_d_actual_V_2_13_2_fu_4389_p3;
wire   [3:0] p_01181_2_10_40_fu_4397_p3;
wire   [0:0] tmp_i_i17_fu_4405_p2;
reg   [0:0] tmp_i_i17_reg_6138;
wire   [7:0] tmp_36_i_i17_fu_4409_p2;
reg   [7:0] tmp_36_i_i17_reg_6143;
wire   [7:0] tmp_i_i17_42_fu_4413_p2;
reg   [7:0] tmp_i_i17_42_reg_6148;
wire   [17:0] p_Val2_5_14_fu_4441_p3;
reg   [17:0] p_Val2_5_14_reg_6153;
wire   [17:0] p_Val2_6_14_fu_4448_p3;
reg   [17:0] p_Val2_6_14_reg_6159;
reg   [7:0] p_Result_1_14_reg_6164;
wire   [3:0] p_01181_2_s_43_fu_4521_p3;
reg   [7:0] p_6_reg_6179;
wire   [31:0] tmp_s_fu_4620_p3;
wire    ap_CS_fsm_state35;
wire   [31:0] tmp_5_fu_4628_p2;
wire   [30:0] r_2_fu_4643_p2;
reg   [30:0] r_2_reg_6197;
wire    ap_CS_fsm_state36;
wire  signed [31:0] tmp_11_fu_4653_p3;
reg  signed [31:0] tmp_11_reg_6202;
wire   [0:0] tmp_8_fu_4638_p2;
wire   [0:0] tmp_21_fu_4677_p2;
reg   [0:0] tmp_21_reg_6218;
wire   [0:0] tmp_22_fu_4683_p2;
reg   [0:0] tmp_22_reg_6223;
wire   [7:0] dMap_V_q0;
reg   [7:0] dMap_V_load_reg_6228;
wire    ap_CS_fsm_state37;
wire   [7:0] dMap_V_q1;
reg   [7:0] dMap_V_load_1_reg_6233;
wire   [31:0] p_Result_20_fu_4708_p5;
wire    ap_block_pp1_stage7_subdone;
reg    ap_condition_pp1_exit_iter0_state13;
wire    ap_block_pp1_stage17_subdone;
wire    ap_block_pp1_stage10_subdone;
reg   [16:0] dMap_V_address0;
reg    dMap_V_ce0;
reg    dMap_V_we0;
reg   [16:0] dMap_V_address1;
reg    dMap_V_ce1;
reg   [16:0] leftImage_V_address0;
reg    leftImage_V_ce0;
reg    leftImage_V_we0;
wire   [7:0] leftImage_V_d0;
wire   [16:0] leftImage_V_address1;
reg    leftImage_V_ce1;
reg    leftImage_V_we1;
wire   [7:0] leftImage_V_d1;
reg   [16:0] rightImage_V_address0;
reg    rightImage_V_ce0;
reg    rightImage_V_we0;
wire   [7:0] rightImage_V_d0;
wire   [16:0] rightImage_V_address1;
reg    rightImage_V_ce1;
reg    rightImage_V_we1;
wire   [7:0] rightImage_V_d1;
reg   [8:0] pixel_values_left_V_address0;
reg    pixel_values_left_V_ce0;
reg    pixel_values_left_V_we0;
wire   [8:0] pixel_values_left_V_address1;
reg    pixel_values_left_V_ce1;
reg   [8:0] cost_last_line_0_V_address0;
reg    cost_last_line_0_V_ce0;
reg    cost_last_line_0_V_we0;
reg   [8:0] cost_last_line_1_V_address0;
reg    cost_last_line_1_V_ce0;
reg    cost_last_line_1_V_we0;
reg   [8:0] cost_last_line_2_V_address0;
reg    cost_last_line_2_V_ce0;
reg    cost_last_line_2_V_we0;
reg   [8:0] cost_last_line_3_V_address0;
reg    cost_last_line_3_V_ce0;
reg    cost_last_line_3_V_we0;
reg   [8:0] cost_last_line_4_V_address0;
reg    cost_last_line_4_V_ce0;
reg    cost_last_line_4_V_we0;
reg   [8:0] cost_last_line_5_V_address0;
reg    cost_last_line_5_V_ce0;
reg    cost_last_line_5_V_we0;
reg   [8:0] cost_last_line_6_V_address0;
reg    cost_last_line_6_V_ce0;
reg    cost_last_line_6_V_we0;
reg   [8:0] cost_last_line_7_V_address0;
reg    cost_last_line_7_V_ce0;
reg    cost_last_line_7_V_we0;
reg   [8:0] cost_last_line_8_V_address0;
reg    cost_last_line_8_V_ce0;
reg    cost_last_line_8_V_we0;
reg   [8:0] cost_last_line_9_V_address0;
reg    cost_last_line_9_V_ce0;
reg    cost_last_line_9_V_we0;
reg   [8:0] cost_last_line_10_V_address0;
reg    cost_last_line_10_V_ce0;
reg    cost_last_line_10_V_we0;
reg   [8:0] cost_last_line_11_V_address0;
reg    cost_last_line_11_V_ce0;
reg    cost_last_line_11_V_we0;
reg   [8:0] cost_last_line_12_V_address0;
reg    cost_last_line_12_V_ce0;
reg    cost_last_line_12_V_we0;
reg   [8:0] cost_last_line_13_V_address0;
reg    cost_last_line_13_V_ce0;
reg    cost_last_line_13_V_we0;
reg   [8:0] cost_last_line_14_V_address0;
reg    cost_last_line_14_V_ce0;
reg    cost_last_line_14_V_we0;
reg   [8:0] cost_last_line_15_V_address0;
reg    cost_last_line_15_V_ce0;
reg    cost_last_line_15_V_we0;
reg   [30:0] r_reg_847;
reg   [63:0] ap_phi_mux_indvar_flatten_phi_fu_862_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_i_op_assign_phi_fu_874_p4;
reg   [31:0] ap_phi_mux_i_op_assign_2_phi_fu_885_p4;
reg   [17:0] ap_phi_mux_p_01027_4_14_phi_fu_1564_p4;
reg   [17:0] ap_phi_mux_p_01027_1_phi_fu_897_p4;
wire    ap_block_pp1_stage7;
reg   [17:0] ap_phi_mux_p_0943_4_14_phi_fu_1576_p4;
reg   [17:0] ap_phi_mux_p_0943_1_phi_fu_909_p4;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_reg_917;
reg   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_reg_928;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_reg_939;
reg   [17:0] ap_phi_mux_p_01027_4_1_phi_fu_954_p4;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951;
wire    ap_block_pp1_stage9;
reg   [17:0] ap_phi_mux_p_0943_4_1_phi_fu_965_p4;
reg   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962;
reg   [10:0] ap_phi_mux_p_01189_2_1_phi_fu_976_p4;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973;
reg   [0:0] ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984;
reg   [17:0] ap_phi_mux_p_01027_4_2_phi_fu_998_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
wire    ap_block_pp1_stage10;
reg   [17:0] ap_phi_mux_p_0943_4_2_phi_fu_1009_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017;
reg   [1:0] ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028;
reg   [17:0] ap_phi_mux_p_0943_4_3_phi_fu_1041_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
wire    ap_block_pp1_stage11;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060;
reg   [1:0] ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071;
reg   [17:0] ap_phi_mux_p_0943_4_4_phi_fu_1084_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
wire    ap_block_pp1_stage12;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103;
reg   [2:0] ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124;
reg   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146;
reg   [2:0] ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157;
reg   [17:0] ap_phi_mux_p_01027_4_6_phi_fu_1171_p4;
reg   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168;
wire    ap_block_pp1_stage15;
reg   [17:0] ap_phi_mux_p_0943_4_6_phi_fu_1182_p4;
reg   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179;
reg   [10:0] ap_phi_mux_p_01189_2_6_phi_fu_1193_p4;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190;
reg   [2:0] ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201;
reg   [17:0] ap_phi_mux_p_01027_4_7_phi_fu_1215_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
wire    ap_block_pp1_stage16;
reg   [17:0] ap_phi_mux_p_0943_4_7_phi_fu_1226_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
reg   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234;
reg   [2:0] ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245;
reg   [17:0] ap_phi_mux_p_0943_4_8_phi_fu_1258_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
wire    ap_block_pp1_stage17;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266;
reg   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288;
reg   [17:0] ap_phi_mux_p_0943_4_9_phi_fu_1301_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309;
reg   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342;
reg   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353;
reg   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375;
reg   [17:0] ap_phi_mux_p_01027_4_10_phi_fu_1389_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386;
reg   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386;
wire    ap_block_pp1_stage3;
reg   [17:0] ap_phi_mux_p_0943_4_10_phi_fu_1400_p4;
wire   [17:0] ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397;
reg   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397;
reg   [10:0] ap_phi_mux_p_01189_2_10_phi_fu_1411_p4;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419;
reg   [17:0] ap_phi_mux_p_01027_4_11_phi_fu_1433_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
wire    ap_block_pp1_stage4;
reg   [17:0] ap_phi_mux_p_0943_4_11_phi_fu_1444_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463;
reg   [17:0] ap_phi_mux_p_0943_4_12_phi_fu_1477_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
wire    ap_block_pp1_stage5;
wire   [17:0] ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485;
reg   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506;
reg   [17:0] ap_phi_mux_p_01027_4_13_phi_fu_1520_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
wire    ap_block_pp1_stage6;
wire   [17:0] p_Val2_6_13_fu_4352_p3;
reg   [17:0] ap_phi_mux_p_0943_4_13_phi_fu_1531_p4;
wire   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
wire   [10:0] ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539;
reg   [10:0] ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549;
wire   [17:0] ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560;
wire   [17:0] ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572;
wire   [3:0] ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584;
reg   [3:0] ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584;
reg   [30:0] r8_reg_1594;
wire  signed [63:0] tmp_2_fu_1803_p1;
wire  signed [63:0] tmp_4_fu_1818_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] tmp_25_fu_1937_p1;
wire    ap_block_pp1_stage2;
wire   [63:0] tmp_i_fu_2004_p1;
wire   [63:0] tmp_i1_fu_2034_p1;
wire    ap_block_pp1_stage8;
wire    ap_block_pp1_stage14;
wire  signed [63:0] tmp_14_fu_4661_p1;
wire  signed [63:0] tmp_16_fu_4672_p1;
wire  signed [63:0] tmp_18_fu_4693_p1;
wire  signed [63:0] tmp_20_fu_4703_p1;
wire   [8:0] cost_d_actual_V_1_fu_2164_p2;
wire   [8:0] cost_d_actual_V_1_1_fu_2273_p2;
wire   [8:0] cost_d_actual_V_1_2_fu_2433_p2;
wire   [8:0] cost_d_actual_V_1_3_fu_2593_p2;
wire   [8:0] cost_d_actual_V_1_5_fu_2924_p2;
wire   [8:0] cost_d_actual_V_1_6_fu_3082_p2;
wire   [8:0] cost_d_actual_V_1_7_fu_3240_p2;
wire   [8:0] cost_d_actual_V_1_8_fu_3396_p2;
wire    ap_block_pp1_stage13;
wire   [8:0] cost_d_actual_V_1_s_fu_3727_p2;
wire   [8:0] cost_d_actual_V_1_10_fu_3882_p2;
wire   [8:0] cost_d_actual_V_1_11_fu_4040_p2;
wire   [8:0] cost_d_actual_V_1_12_fu_4184_p2;
wire   [8:0] cost_d_actual_V_1_14_fu_4486_p2;
reg   [9:0] mu_diagonal_V_3_fu_344;
reg   [9:0] mu_right_V_2_fu_348;
wire   [9:0] mu_right_V_1_fu_2056_p3;
wire   [31:0] grp_fu_1605_p2;
reg  signed [31:0] grp_fu_1728_p0;
reg  signed [31:0] grp_fu_1738_p0;
wire   [30:0] packets_fu_1771_p0;
wire  signed [31:0] packets_fu_1771_p1;
wire   [31:0] r_cast_fu_1776_p1;
wire   [31:0] tmp_3_fu_1813_p2;
wire   [32:0] lhs_V_1_cast_fu_1860_p1;
wire  signed [31:0] cast_fu_1869_p0;
wire   [31:0] bound_fu_1875_p0;
wire   [31:0] bound_fu_1875_p1;
wire  signed [17:0] grp_fu_4719_p3;
wire   [31:0] tmp_24_fu_1931_p2;
wire  signed [32:0] tmp_27_cast_fu_1942_p1;
wire   [0:0] tmp_i_i_fu_1984_p2;
wire   [7:0] tmp_i_i_44_fu_1992_p2;
wire   [7:0] tmp_36_i_i_fu_1988_p2;
wire   [7:0] agg_result_V_i_i_fu_1996_p3;
wire   [0:0] tmp_i_i1_fu_2014_p2;
wire   [7:0] tmp_i_i1_45_fu_2022_p2;
wire   [7:0] tmp_36_i_i1_fu_2018_p2;
wire   [7:0] agg_result_V_i_i1_fu_2026_p3;
wire   [0:0] tmp_9_mid1_fu_2045_p2;
wire   [0:0] tmp_9_mid2_fu_2050_p3;
wire   [9:0] mu_diagonal_V_1_fu_2067_p3;
wire   [0:0] tmp_i_i2_fu_2120_p2;
wire   [7:0] tmp_i_i2_10_fu_2128_p2;
wire   [7:0] tmp_36_i_i2_fu_2124_p2;
wire   [7:0] agg_result_V_i_i2_fu_2132_p3;
wire   [7:0] p_Result_s_11_fu_2150_p4;
wire   [8:0] cost_d_actual_V_cast_fu_2140_p1;
wire   [8:0] p_7_cast_fu_2160_p1;
wire   [7:0] p_Result_11_fu_2186_p4;
wire   [9:0] cost_d_actual_V_1_ca_fu_2170_p1;
wire   [9:0] p_8_cast_fu_2196_p1;
wire   [9:0] cost_d_actual_V_2_fu_2200_p2;
wire   [0:0] tmp_i_i3_fu_2226_p2;
wire   [7:0] tmp_i_i3_12_fu_2236_p2;
wire   [7:0] tmp_36_i_i3_fu_2231_p2;
wire   [7:0] agg_result_V_i_i3_fu_2241_p3;
wire   [7:0] p_Result_13_fu_2259_p4;
wire   [8:0] p_7_1_cast_fu_2269_p1;
wire   [8:0] cost_d_actual_V_cas_fu_2249_p1;
wire   [7:0] p_Result_1_1_fu_2295_p4;
wire   [9:0] p_8_1_cast_fu_2305_p1;
wire   [9:0] cost_d_actual_V_1_1_s_fu_2279_p1;
wire   [9:0] cost_d_actual_V_2_1_fu_2309_p2;
wire   [10:0] cost_d_actual_V_2_1_s_fu_2315_p1;
wire   [31:0] tmp_41_3_fu_2341_p2;
wire   [0:0] tmp_i_i4_fu_2367_p2;
wire   [7:0] tmp_i_i4_13_fu_2377_p2;
wire   [7:0] tmp_36_i_i4_fu_2372_p2;
wire   [7:0] agg_result_V_i_i4_fu_2382_p3;
wire   [0:0] tmp_41_fu_2394_p3;
wire   [0:0] rev_fu_2401_p2;
wire   [0:0] or_cond1_fu_2407_p2;
wire   [7:0] p_Result_2_fu_2419_p4;
wire   [8:0] p_7_2_cast_fu_2429_p1;
wire   [8:0] cost_d_actual_V_16_c_fu_2390_p1;
wire   [7:0] p_Result_1_2_fu_2455_p4;
wire   [9:0] p_8_2_cast_fu_2465_p1;
wire   [9:0] cost_d_actual_V_1_2_s_fu_2439_p1;
wire   [9:0] cost_d_actual_V_2_2_fu_2469_p2;
wire   [31:0] grp_fu_1638_p2;
wire   [0:0] tmp_i_i5_fu_2526_p2;
wire   [7:0] tmp_i_i5_15_fu_2536_p2;
wire   [7:0] tmp_36_i_i5_fu_2531_p2;
wire   [7:0] agg_result_V_i_i5_fu_2541_p3;
wire   [0:0] tmp_43_fu_2553_p3;
wire   [0:0] rev1_fu_2561_p2;
wire   [0:0] or_cond2_fu_2567_p2;
wire   [7:0] p_Result_3_fu_2579_p4;
wire   [8:0] p_7_3_cast_fu_2589_p1;
wire   [8:0] cost_d_actual_V_3_ca_fu_2549_p1;
wire   [7:0] p_Result_1_3_fu_2615_p4;
wire   [9:0] p_8_3_cast_fu_2625_p1;
wire   [9:0] cost_d_actual_V_1_3_s_fu_2599_p1;
wire   [31:0] grp_fu_1648_p2;
wire   [10:0] cost_d_actual_V_2_3_s_fu_2659_p1;
wire   [0:0] tmp_50_3_fu_2662_p2;
wire   [0:0] tmp_i_i6_fu_2684_p2;
wire   [7:0] tmp_i_i6_17_fu_2694_p2;
wire   [7:0] tmp_36_i_i6_fu_2689_p2;
wire   [7:0] agg_result_V_i_i6_fu_2699_p3;
wire   [0:0] tmp_45_fu_2711_p3;
wire   [0:0] rev2_fu_2719_p2;
wire   [0:0] or_cond3_fu_2725_p2;
wire   [7:0] p_Result_4_fu_2737_p4;
wire   [8:0] p_7_4_cast_fu_2747_p1;
wire   [8:0] cost_d_actual_V_4_ca_fu_2707_p1;
wire   [31:0] grp_fu_1658_p2;
wire   [7:0] p_Result_1_4_fu_2800_p4;
wire   [9:0] p_8_4_cast_fu_2810_p1;
wire   [9:0] cost_d_actual_V_1_4_s_fu_2791_p1;
wire   [9:0] cost_d_actual_V_2_4_fu_2814_p2;
wire   [10:0] cost_d_actual_V_2_4_s_fu_2820_p1;
wire   [0:0] tmp_50_4_fu_2824_p2;
wire   [0:0] tmp_47_fu_2861_p3;
wire   [0:0] rev3_fu_2869_p2;
wire   [0:0] or_cond4_fu_2875_p2;
wire   [7:0] agg_result_V_i_i7_fu_2902_p3;
wire   [7:0] p_Result_5_fu_2911_p4;
wire   [8:0] p_7_5_cast_fu_2920_p1;
wire   [8:0] cost_d_actual_V_5_ca_fu_2907_p1;
wire   [7:0] p_Result_1_5_fu_2946_p4;
wire   [9:0] p_8_5_cast_fu_2956_p1;
wire   [9:0] cost_d_actual_V_1_5_s_fu_2930_p1;
wire   [9:0] cost_d_actual_V_2_5_fu_2960_p2;
wire   [10:0] cost_d_actual_V_2_5_s_fu_2966_p1;
wire   [0:0] tmp_50_5_fu_2970_p2;
wire   [0:0] tmp_i_i8_fu_3016_p2;
wire   [7:0] tmp_i_i8_21_fu_3026_p2;
wire   [7:0] tmp_36_i_i8_fu_3021_p2;
wire   [7:0] agg_result_V_i_i8_fu_3031_p3;
wire   [0:0] tmp_49_fu_3043_p3;
wire   [0:0] rev4_fu_3050_p2;
wire   [0:0] or_cond5_fu_3056_p2;
wire   [7:0] p_Result_6_fu_3068_p4;
wire   [8:0] p_7_6_cast_fu_3078_p1;
wire   [8:0] cost_d_actual_V_6_ca_fu_3039_p1;
wire   [7:0] p_Result_1_6_fu_3104_p4;
wire   [9:0] p_8_6_cast_fu_3114_p1;
wire   [9:0] cost_d_actual_V_1_6_s_fu_3088_p1;
wire   [9:0] cost_d_actual_V_2_6_fu_3118_p2;
wire   [10:0] cost_d_actual_V_2_6_s_fu_3124_p1;
wire   [0:0] tmp_50_6_fu_3128_p2;
wire   [31:0] grp_fu_1688_p2;
wire   [0:0] tmp_i_i9_fu_3174_p2;
wire   [7:0] tmp_i_i9_23_fu_3184_p2;
wire   [7:0] tmp_36_i_i9_fu_3179_p2;
wire   [7:0] agg_result_V_i_i9_fu_3189_p3;
wire   [0:0] tmp_51_fu_3201_p3;
wire   [0:0] rev5_fu_3208_p2;
wire   [0:0] or_cond6_fu_3214_p2;
wire   [7:0] p_Result_7_fu_3226_p4;
wire   [8:0] p_7_7_cast_fu_3236_p1;
wire   [8:0] cost_d_actual_V_7_ca_fu_3197_p1;
wire   [7:0] p_Result_1_7_fu_3262_p4;
wire   [9:0] p_8_7_cast_fu_3272_p1;
wire   [9:0] cost_d_actual_V_1_7_s_fu_3246_p1;
wire   [9:0] cost_d_actual_V_2_7_fu_3276_p2;
wire   [31:0] grp_fu_1698_p2;
wire   [0:0] tmp_i_i10_fu_3329_p2;
wire   [7:0] tmp_i_i10_25_fu_3339_p2;
wire   [7:0] tmp_36_i_i10_fu_3334_p2;
wire   [7:0] agg_result_V_i_i10_fu_3344_p3;
wire   [0:0] tmp_53_fu_3356_p3;
wire   [0:0] rev6_fu_3364_p2;
wire   [0:0] or_cond7_fu_3370_p2;
wire   [7:0] p_Result_8_fu_3382_p4;
wire   [8:0] p_7_8_cast_fu_3392_p1;
wire   [8:0] cost_d_actual_V_8_ca_fu_3352_p1;
wire   [7:0] p_Result_1_8_fu_3418_p4;
wire   [9:0] p_8_8_cast_fu_3428_p1;
wire   [9:0] cost_d_actual_V_1_8_s_fu_3402_p1;
wire   [31:0] grp_fu_1708_p2;
wire   [10:0] cost_d_actual_V_2_8_s_fu_3466_p1;
wire   [0:0] tmp_50_8_fu_3469_p2;
wire   [0:0] tmp_i_i11_fu_3491_p2;
wire   [7:0] tmp_i_i11_27_fu_3501_p2;
wire   [7:0] tmp_36_i_i11_fu_3496_p2;
wire   [7:0] agg_result_V_i_i11_fu_3506_p3;
wire   [0:0] tmp_55_fu_3518_p3;
wire   [0:0] rev7_fu_3526_p2;
wire   [0:0] or_cond8_fu_3532_p2;
wire   [7:0] p_Result_9_fu_3544_p4;
wire   [8:0] p_7_9_cast_fu_3554_p1;
wire   [8:0] cost_d_actual_V_9_ca_fu_3514_p1;
wire   [7:0] p_Result_1_9_fu_3603_p4;
wire   [9:0] p_8_9_cast_fu_3613_p1;
wire   [9:0] cost_d_actual_V_1_9_s_fu_3594_p1;
wire   [9:0] cost_d_actual_V_2_9_fu_3617_p2;
wire   [10:0] cost_d_actual_V_2_9_s_fu_3623_p1;
wire   [0:0] tmp_50_9_fu_3627_p2;
wire   [0:0] tmp_57_fu_3664_p3;
wire   [0:0] rev8_fu_3672_p2;
wire   [0:0] or_cond9_fu_3678_p2;
wire   [7:0] agg_result_V_i_i12_fu_3705_p3;
wire   [7:0] p_Result_16_fu_3714_p4;
wire   [8:0] p_7_cast_30_fu_3723_p1;
wire   [8:0] cost_d_actual_V_10_c_fu_3710_p1;
wire   [7:0] p_Result_1_s_fu_3749_p4;
wire   [9:0] p_8_cast_31_fu_3759_p1;
wire   [9:0] cost_d_actual_V_1_c_fu_3733_p1;
wire   [9:0] cost_d_actual_V_2_s_fu_3763_p2;
wire   [10:0] cost_d_actual_V_2_c_fu_3769_p1;
wire   [0:0] tmp_50_s_fu_3773_p2;
wire   [31:0] grp_fu_1738_p2;
wire   [0:0] tmp_i_i13_fu_3816_p2;
wire   [7:0] tmp_i_i13_33_fu_3826_p2;
wire   [7:0] tmp_36_i_i13_fu_3821_p2;
wire   [7:0] agg_result_V_i_i13_fu_3831_p3;
wire   [0:0] tmp_59_fu_3843_p3;
wire   [0:0] rev9_fu_3850_p2;
wire   [0:0] or_cond_fu_3856_p2;
wire   [7:0] p_Result_17_fu_3868_p4;
wire   [8:0] p_7_10_cast_fu_3878_p1;
wire   [8:0] cost_d_actual_V_11_c_fu_3839_p1;
wire   [7:0] p_Result_1_10_fu_3904_p4;
wire   [9:0] p_8_10_cast_fu_3914_p1;
wire   [9:0] cost_d_actual_V_1_10_1_fu_3888_p1;
wire   [9:0] cost_d_actual_V_2_10_fu_3918_p2;
wire   [10:0] cost_d_actual_V_2_10_1_fu_3924_p1;
wire   [0:0] tmp_50_10_fu_3928_p2;
wire   [31:0] grp_fu_1748_p2;
wire   [0:0] tmp_i_i14_fu_3974_p2;
wire   [7:0] tmp_i_i14_35_fu_3984_p2;
wire   [7:0] tmp_36_i_i14_fu_3979_p2;
wire   [7:0] agg_result_V_i_i14_fu_3989_p3;
wire   [0:0] tmp_61_fu_4001_p3;
wire   [0:0] rev10_fu_4008_p2;
wire   [0:0] or_cond10_fu_4014_p2;
wire   [7:0] p_Result_18_fu_4026_p4;
wire   [8:0] p_7_11_cast_fu_4036_p1;
wire   [8:0] cost_d_actual_V_12_c_fu_3997_p1;
wire   [7:0] p_Result_1_11_fu_4062_p4;
wire   [9:0] p_8_11_cast_fu_4072_p1;
wire   [9:0] cost_d_actual_V_1_11_1_fu_4046_p1;
wire   [9:0] cost_d_actual_V_2_11_fu_4076_p2;
wire   [0:0] tmp_i_i15_fu_4117_p2;
wire   [7:0] tmp_i_i15_37_fu_4127_p2;
wire   [7:0] tmp_36_i_i15_fu_4122_p2;
wire   [7:0] agg_result_V_i_i15_fu_4132_p3;
wire   [0:0] tmp_63_fu_4144_p3;
wire   [0:0] rev11_fu_4152_p2;
wire   [0:0] or_cond11_fu_4158_p2;
wire   [7:0] p_Result_19_fu_4170_p4;
wire   [8:0] p_7_12_cast_fu_4180_p1;
wire   [8:0] cost_d_actual_V_13_c_fu_4140_p1;
wire   [7:0] p_Result_1_12_fu_4206_p4;
wire   [9:0] p_8_12_cast_fu_4216_p1;
wire   [9:0] cost_d_actual_V_1_12_1_fu_4190_p1;
wire   [10:0] cost_d_actual_V_2_12_1_fu_4245_p1;
wire   [0:0] tmp_50_12_fu_4248_p2;
wire   [0:0] tmp_i_i16_fu_4270_p2;
wire   [7:0] tmp_i_i16_39_fu_4280_p2;
wire   [7:0] tmp_36_i_i16_fu_4275_p2;
wire   [7:0] agg_result_V_i_i16_fu_4285_p3;
wire   [0:0] tmp_65_fu_4297_p3;
wire   [0:0] rev12_fu_4305_p2;
wire   [0:0] or_cond12_fu_4311_p2;
wire   [7:0] p_Result_14_fu_4323_p4;
wire   [8:0] p_7_13_cast_fu_4333_p1;
wire   [8:0] cost_d_actual_V_14_c_fu_4293_p1;
wire   [7:0] p_Result_1_13_fu_4359_p4;
wire   [9:0] p_8_13_cast_fu_4369_p1;
wire   [9:0] cost_d_actual_V_1_13_1_fu_4349_p1;
wire   [9:0] cost_d_actual_V_2_13_fu_4373_p2;
wire   [10:0] cost_d_actual_V_2_13_1_fu_4379_p1;
wire   [0:0] tmp_50_13_fu_4383_p2;
wire   [31:0] tmp_44_14_fu_4417_p2;
wire   [0:0] tmp_67_fu_4422_p3;
wire   [0:0] rev13_fu_4430_p2;
wire   [0:0] or_cond13_fu_4436_p2;
wire   [7:0] agg_result_V_i_i17_fu_4464_p3;
wire   [7:0] p_Result_15_fu_4473_p4;
wire   [8:0] p_7_14_cast_fu_4482_p1;
wire   [8:0] cost_d_actual_V_15_c_fu_4469_p1;
wire   [9:0] p_8_14_cast_fu_4502_p1;
wire   [9:0] cost_d_actual_V_1_14_1_fu_4492_p1;
wire   [9:0] cost_d_actual_V_2_14_fu_4505_p2;
wire   [10:0] cost_d_actual_V_2_14_1_fu_4511_p1;
wire   [0:0] tmp_50_14_fu_4515_p2;
wire   [11:0] p_shl_fu_4533_p3;
wire   [12:0] p_shl_cast_cast_fu_4541_p1;
wire   [12:0] lhs_V_cast_fu_4529_p1;
wire   [12:0] ret_V_1_fu_4545_p2;
wire  signed [39:0] ret_V_1_cast_fu_4551_p1;
wire   [39:0] grp_fu_4559_p0;
wire   [41:0] grp_fu_4559_p1;
wire   [80:0] grp_fu_4559_p2;
wire   [31:0] p_neg_fu_4582_p2;
wire   [30:0] p_lshr_fu_4587_p4;
wire   [31:0] tmp_28_fu_4597_p1;
wire   [30:0] p_lshr_f_fu_4607_p4;
wire   [0:0] tmp_32_fu_4575_p3;
wire   [31:0] p_neg_t_fu_4601_p2;
wire   [31:0] tmp_33_fu_4616_p1;
wire   [31:0] r8_cast_fu_4634_p1;
wire   [29:0] tmp_38_fu_4649_p1;
wire   [31:0] tmp_15_fu_4666_p2;
wire   [31:0] tmp_17_fu_4688_p2;
wire   [31:0] tmp_19_fu_4698_p2;
wire  signed [17:0] grp_fu_4719_p0;
wire   [17:0] grp_fu_4719_p2;
wire   [8:0] cost_d_right_V_fu_4726_p0;
wire   [9:0] cost_d_right_V_fu_4726_p1;
wire   [9:0] cost_d_right_V_1_fu_4732_p0;
wire   [8:0] cost_d_right_V_1_fu_4732_p1;
wire   [8:0] cost_d_diagonal_V_fu_4738_p0;
wire   [9:0] cost_d_diagonal_V_fu_4738_p1;
wire   [9:0] cost_d_diagonal_V_1_fu_4744_p0;
wire   [8:0] cost_d_diagonal_V_1_fu_4744_p1;
wire   [9:0] cost_d_right_V_2_fu_4750_p0;
wire   [8:0] cost_d_right_V_2_fu_4750_p1;
wire   [9:0] cost_d_diagonal_V_2_fu_4755_p0;
wire   [8:0] cost_d_diagonal_V_2_fu_4755_p1;
wire   [9:0] cost_d_right_V_3_fu_4760_p0;
wire   [8:0] cost_d_right_V_3_fu_4760_p1;
wire   [9:0] cost_d_diagonal_V_3_fu_4765_p0;
wire   [8:0] cost_d_diagonal_V_3_fu_4765_p1;
wire   [9:0] cost_d_right_V_4_fu_4770_p0;
wire   [8:0] cost_d_right_V_4_fu_4770_p1;
wire   [9:0] cost_d_diagonal_V_4_fu_4775_p0;
wire   [8:0] cost_d_diagonal_V_4_fu_4775_p1;
wire   [9:0] cost_d_right_V_5_fu_4780_p0;
wire   [8:0] cost_d_right_V_5_fu_4780_p1;
wire   [9:0] cost_d_diagonal_V_5_fu_4785_p0;
wire   [8:0] cost_d_diagonal_V_5_fu_4785_p1;
wire   [9:0] cost_d_right_V_6_fu_4790_p0;
wire   [8:0] cost_d_right_V_6_fu_4790_p1;
wire   [9:0] cost_d_diagonal_V_6_fu_4795_p0;
wire   [8:0] cost_d_diagonal_V_6_fu_4795_p1;
wire   [9:0] cost_d_right_V_7_fu_4800_p0;
wire   [8:0] cost_d_right_V_7_fu_4800_p1;
wire   [9:0] cost_d_diagonal_V_7_fu_4805_p0;
wire   [8:0] cost_d_diagonal_V_7_fu_4805_p1;
wire   [9:0] cost_d_right_V_8_fu_4810_p0;
wire   [8:0] cost_d_right_V_8_fu_4810_p1;
wire   [9:0] cost_d_diagonal_V_8_fu_4815_p0;
wire   [8:0] cost_d_diagonal_V_8_fu_4815_p1;
wire   [9:0] cost_d_right_V_9_fu_4820_p0;
wire   [8:0] cost_d_right_V_9_fu_4820_p1;
wire   [9:0] cost_d_diagonal_V_9_fu_4825_p0;
wire   [8:0] cost_d_diagonal_V_9_fu_4825_p1;
wire   [9:0] cost_d_right_V_s_fu_4830_p0;
wire   [8:0] cost_d_right_V_s_fu_4830_p1;
wire   [9:0] cost_d_diagonal_V_s_fu_4835_p0;
wire   [8:0] cost_d_diagonal_V_s_fu_4835_p1;
wire   [9:0] cost_d_right_V_10_fu_4840_p0;
wire   [8:0] cost_d_right_V_10_fu_4840_p1;
wire   [9:0] cost_d_diagonal_V_10_fu_4845_p0;
wire   [8:0] cost_d_diagonal_V_10_fu_4845_p1;
wire   [9:0] cost_d_right_V_11_fu_4850_p0;
wire   [8:0] cost_d_right_V_11_fu_4850_p1;
wire   [9:0] cost_d_diagonal_V_11_fu_4855_p0;
wire   [8:0] cost_d_diagonal_V_11_fu_4855_p1;
wire   [9:0] cost_d_right_V_12_fu_4860_p0;
wire   [8:0] cost_d_right_V_12_fu_4860_p1;
wire   [9:0] cost_d_diagonal_V_12_fu_4865_p0;
wire   [8:0] cost_d_diagonal_V_12_fu_4865_p1;
wire   [9:0] cost_d_right_V_13_fu_4870_p0;
wire   [8:0] cost_d_right_V_13_fu_4870_p1;
wire   [9:0] cost_d_diagonal_V_13_fu_4875_p0;
wire   [8:0] cost_d_diagonal_V_13_fu_4875_p1;
wire   [9:0] cost_d_right_V_14_fu_4880_p0;
wire   [8:0] cost_d_right_V_14_fu_4880_p1;
wire   [9:0] cost_d_diagonal_V_14_fu_4885_p0;
wire   [8:0] cost_d_diagonal_V_14_fu_4885_p1;
wire    ap_CS_fsm_state40;
reg    ap_block_state40;
reg   [28:0] ap_NS_fsm;
wire    ap_block_pp1_stage0_subdone;
wire    ap_block_pp1_stage1_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
wire    ap_block_pp1_stage6_subdone;
wire    ap_block_pp1_stage8_subdone;
wire    ap_block_pp1_stage9_subdone;
wire    ap_block_pp1_stage11_subdone;
wire    ap_block_pp1_stage12_subdone;
wire    ap_block_pp1_stage13_subdone;
wire    ap_block_pp1_stage14_subdone;
wire    ap_block_pp1_stage15_subdone;
wire    ap_block_pp1_stage16_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [63:0] bound_fu_1875_p00;
wire   [63:0] bound_fu_1875_p10;
wire   [17:0] cost_d_diagonal_V_10_fu_4845_p10;
wire   [17:0] cost_d_diagonal_V_11_fu_4855_p10;
wire   [17:0] cost_d_diagonal_V_12_fu_4865_p10;
wire   [17:0] cost_d_diagonal_V_13_fu_4875_p10;
wire   [17:0] cost_d_diagonal_V_14_fu_4885_p10;
wire   [17:0] cost_d_diagonal_V_1_fu_4744_p10;
wire   [17:0] cost_d_diagonal_V_2_fu_4755_p10;
wire   [17:0] cost_d_diagonal_V_3_fu_4765_p10;
wire   [17:0] cost_d_diagonal_V_4_fu_4775_p10;
wire   [17:0] cost_d_diagonal_V_5_fu_4785_p10;
wire   [17:0] cost_d_diagonal_V_6_fu_4795_p10;
wire   [17:0] cost_d_diagonal_V_7_fu_4805_p10;
wire   [17:0] cost_d_diagonal_V_8_fu_4815_p10;
wire   [17:0] cost_d_diagonal_V_9_fu_4825_p10;
wire   [17:0] cost_d_diagonal_V_fu_4738_p00;
wire   [17:0] cost_d_diagonal_V_s_fu_4835_p10;
wire   [17:0] cost_d_right_V_10_fu_4840_p10;
wire   [17:0] cost_d_right_V_11_fu_4850_p10;
wire   [17:0] cost_d_right_V_12_fu_4860_p10;
wire   [17:0] cost_d_right_V_13_fu_4870_p10;
wire   [17:0] cost_d_right_V_14_fu_4880_p10;
wire   [17:0] cost_d_right_V_1_fu_4732_p10;
wire   [17:0] cost_d_right_V_2_fu_4750_p10;
wire   [17:0] cost_d_right_V_3_fu_4760_p10;
wire   [17:0] cost_d_right_V_4_fu_4770_p10;
wire   [17:0] cost_d_right_V_5_fu_4780_p10;
wire   [17:0] cost_d_right_V_6_fu_4790_p10;
wire   [17:0] cost_d_right_V_7_fu_4800_p10;
wire   [17:0] cost_d_right_V_8_fu_4810_p10;
wire   [17:0] cost_d_right_V_9_fu_4820_p10;
wire   [17:0] cost_d_right_V_fu_4726_p00;
wire   [17:0] cost_d_right_V_s_fu_4830_p10;
wire   [80:0] grp_fu_4559_p00;
wire   [31:0] packets_fu_1771_p00;
reg    ap_condition_2179;
reg    ap_condition_2183;
reg    ap_condition_1809;
reg    ap_condition_2155;
reg    ap_condition_2169;
reg    ap_condition_2181;
reg    ap_condition_2157;
reg    ap_condition_2159;
reg    ap_condition_2171;
reg    ap_condition_1797;
reg    ap_condition_2326;
reg    ap_condition_2324;
reg    ap_condition_4521;
reg    ap_condition_962;
reg    ap_condition_4527;
reg    ap_condition_4531;
reg    ap_condition_2328;
reg    ap_condition_4536;
reg    ap_condition_4540;
reg    ap_condition_2318;
reg    ap_condition_1950;
reg    ap_condition_2014;
reg    ap_condition_2031;
reg    ap_condition_2070;
reg    ap_condition_1829;
reg    ap_condition_1109;
reg    ap_condition_1918;
reg    ap_condition_1932;
reg    ap_condition_2050;
reg    ap_condition_1859;
reg    ap_condition_1877;
reg    ap_condition_1791;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 INPUT_data_V_0_sel_rd = 1'b0;
#0 INPUT_data_V_0_sel_wr = 1'b0;
#0 INPUT_data_V_0_state = 2'd0;
#0 INPUT_last_V_0_state = 2'd0;
#0 OUTPUT_data_V_1_sel_rd = 1'b0;
#0 OUTPUT_data_V_1_sel_wr = 1'b0;
#0 OUTPUT_data_V_1_state = 2'd0;
#0 OUTPUT_user_V_1_sel_rd = 1'b0;
#0 OUTPUT_user_V_1_sel_wr = 1'b0;
#0 OUTPUT_user_V_1_state = 2'd0;
#0 OUTPUT_last_V_1_sel_rd = 1'b0;
#0 OUTPUT_last_V_1_sel_wr = 1'b0;
#0 OUTPUT_last_V_1_state = 2'd0;
#0 cost_d_temp_right_V_s = 9'd0;
#0 cost_d_temp_right_V_1 = 9'd0;
#0 cost_d_temp_right_V_2 = 9'd0;
#0 cost_d_temp_right_V_3 = 9'd0;
#0 cost_d_temp_right_V_4 = 9'd0;
#0 cost_d_temp_right_V_5 = 9'd0;
#0 cost_d_temp_right_V_6 = 9'd0;
#0 cost_d_temp_right_V_7 = 9'd0;
#0 cost_d_temp_right_V_8 = 9'd0;
#0 cost_d_temp_right_V_9 = 9'd0;
#0 cost_d_temp_right_V_10 = 9'd0;
#0 cost_d_temp_right_V_11 = 9'd0;
#0 cost_d_temp_right_V_12 = 9'd0;
#0 cost_d_temp_right_V_13 = 9'd0;
#0 cost_d_temp_right_V_14 = 9'd0;
#0 cost_d_temp_right_V_15 = 9'd0;
#0 pixel_values_right_V_14 = 8'd0;
#0 pixel_values_right_V_13 = 8'd0;
#0 pixel_values_right_V_12 = 8'd0;
#0 pixel_values_right_V_11 = 8'd0;
#0 pixel_values_right_V_10 = 8'd0;
#0 pixel_values_right_V_9 = 8'd0;
#0 pixel_values_right_V_8 = 8'd0;
#0 pixel_values_right_V_7 = 8'd0;
#0 pixel_values_right_V_6 = 8'd0;
#0 pixel_values_right_V_5 = 8'd0;
#0 pixel_values_right_V_4 = 8'd0;
#0 pixel_values_right_V_3 = 8'd0;
#0 pixel_values_right_V_2 = 8'd0;
#0 pixel_values_right_V_1 = 8'd0;
#0 pixel_values_right_V = 8'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

disparityMap_expobkb #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
exponentials_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(exponentials_V_address0),
    .ce0(exponentials_V_ce0),
    .q0(exponentials_V_q0)
);

disparityMap_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
disparityMap_CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(AXI_LITE_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .rows_V(rows_V),
    .cols_V(cols_V),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .clk(ap_clk),
    .rst(ap_rst_n_AXI_LITE_clk_inv)
);

disparityMap_dMap_V #(
    .DataWidth( 8 ),
    .AddressRange( 110592 ),
    .AddressWidth( 17 ))
dMap_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dMap_V_address0),
    .ce0(dMap_V_ce0),
    .we0(dMap_V_we0),
    .d0(p_6_reg_6179),
    .q0(dMap_V_q0),
    .address1(dMap_V_address1),
    .ce1(dMap_V_ce1),
    .q1(dMap_V_q1)
);

disparityMap_leftcud #(
    .DataWidth( 8 ),
    .AddressRange( 110592 ),
    .AddressWidth( 17 ))
leftImage_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(leftImage_V_address0),
    .ce0(leftImage_V_ce0),
    .we0(leftImage_V_we0),
    .d0(leftImage_V_d0),
    .q0(leftImage_V_q0),
    .address1(leftImage_V_address1),
    .ce1(leftImage_V_ce1),
    .we1(leftImage_V_we1),
    .d1(leftImage_V_d1)
);

disparityMap_leftcud #(
    .DataWidth( 8 ),
    .AddressRange( 110592 ),
    .AddressWidth( 17 ))
rightImage_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rightImage_V_address0),
    .ce0(rightImage_V_ce0),
    .we0(rightImage_V_we0),
    .d0(rightImage_V_d0),
    .q0(rightImage_V_q0),
    .address1(rightImage_V_address1),
    .ce1(rightImage_V_ce1),
    .we1(rightImage_V_we1),
    .d1(rightImage_V_d1)
);

disparityMap_pixeeOg #(
    .DataWidth( 8 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
pixel_values_left_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pixel_values_left_V_address0),
    .ce0(pixel_values_left_V_ce0),
    .we0(pixel_values_left_V_we0),
    .d0(leftImage_V_q0),
    .q0(pixel_values_left_V_q0),
    .address1(pixel_values_left_V_address1),
    .ce1(pixel_values_left_V_ce1),
    .q1(pixel_values_left_V_q1)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_0_V_address0),
    .ce0(cost_last_line_0_V_ce0),
    .we0(cost_last_line_0_V_we0),
    .d0(cost_d_temp_right_V_s),
    .q0(cost_last_line_0_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_1_V_address0),
    .ce0(cost_last_line_1_V_ce0),
    .we0(cost_last_line_1_V_we0),
    .d0(cost_d_temp_right_V_1),
    .q0(cost_last_line_1_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_2_V_address0),
    .ce0(cost_last_line_2_V_ce0),
    .we0(cost_last_line_2_V_we0),
    .d0(cost_d_temp_right_V_2),
    .q0(cost_last_line_2_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_3_V_address0),
    .ce0(cost_last_line_3_V_ce0),
    .we0(cost_last_line_3_V_we0),
    .d0(cost_d_temp_right_V_3),
    .q0(cost_last_line_3_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_4_V_address0),
    .ce0(cost_last_line_4_V_ce0),
    .we0(cost_last_line_4_V_we0),
    .d0(cost_d_temp_right_V_4),
    .q0(cost_last_line_4_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_5_V_address0),
    .ce0(cost_last_line_5_V_ce0),
    .we0(cost_last_line_5_V_we0),
    .d0(cost_d_temp_right_V_5),
    .q0(cost_last_line_5_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_6_V_address0),
    .ce0(cost_last_line_6_V_ce0),
    .we0(cost_last_line_6_V_we0),
    .d0(cost_d_temp_right_V_6),
    .q0(cost_last_line_6_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_7_V_address0),
    .ce0(cost_last_line_7_V_ce0),
    .we0(cost_last_line_7_V_we0),
    .d0(cost_d_temp_right_V_7),
    .q0(cost_last_line_7_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_8_V_address0),
    .ce0(cost_last_line_8_V_ce0),
    .we0(cost_last_line_8_V_we0),
    .d0(cost_d_temp_right_V_8),
    .q0(cost_last_line_8_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_9_V_address0),
    .ce0(cost_last_line_9_V_ce0),
    .we0(cost_last_line_9_V_we0),
    .d0(cost_d_temp_right_V_9),
    .q0(cost_last_line_9_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_10_V_address0),
    .ce0(cost_last_line_10_V_ce0),
    .we0(cost_last_line_10_V_we0),
    .d0(cost_d_temp_right_V_10),
    .q0(cost_last_line_10_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_11_V_address0),
    .ce0(cost_last_line_11_V_ce0),
    .we0(cost_last_line_11_V_we0),
    .d0(cost_d_temp_right_V_11),
    .q0(cost_last_line_11_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_12_V_address0),
    .ce0(cost_last_line_12_V_ce0),
    .we0(cost_last_line_12_V_we0),
    .d0(cost_d_temp_right_V_12),
    .q0(cost_last_line_12_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_13_V_address0),
    .ce0(cost_last_line_13_V_ce0),
    .we0(cost_last_line_13_V_we0),
    .d0(cost_d_temp_right_V_13),
    .q0(cost_last_line_13_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_14_V_address0),
    .ce0(cost_last_line_14_V_ce0),
    .we0(cost_last_line_14_V_we0),
    .d0(cost_d_temp_right_V_14),
    .q0(cost_last_line_14_V_q0)
);

disparityMap_costfYi #(
    .DataWidth( 9 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
cost_last_line_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(cost_last_line_15_V_address0),
    .ce0(cost_last_line_15_V_ce0),
    .we0(cost_last_line_15_V_we0),
    .d0(cost_d_temp_right_V_15),
    .q0(cost_last_line_15_V_q0)
);

disparityMap_mul_vdy #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
disparityMap_mul_vdy_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4559_p0),
    .din1(grp_fu_4559_p1),
    .ce(1'b1),
    .dout(grp_fu_4559_p2)
);

disparityMap_mac_wdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
disparityMap_mac_wdI_U2(
    .din0(grp_fu_4719_p0),
    .din1(tmp_35_reg_4983),
    .din2(grp_fu_4719_p2),
    .dout(grp_fu_4719_p3)
);

disparityMap_mul_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_xdS_U3(
    .din0(cost_d_right_V_fu_4726_p0),
    .din1(cost_d_right_V_fu_4726_p1),
    .dout(cost_d_right_V_fu_4726_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U4(
    .din0(cost_d_right_V_1_fu_4732_p0),
    .din1(cost_d_right_V_1_fu_4732_p1),
    .dout(cost_d_right_V_1_fu_4732_p2)
);

disparityMap_mul_xdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_xdS_U5(
    .din0(cost_d_diagonal_V_fu_4738_p0),
    .din1(cost_d_diagonal_V_fu_4738_p1),
    .dout(cost_d_diagonal_V_fu_4738_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U6(
    .din0(cost_d_diagonal_V_1_fu_4744_p0),
    .din1(cost_d_diagonal_V_1_fu_4744_p1),
    .dout(cost_d_diagonal_V_1_fu_4744_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U7(
    .din0(cost_d_right_V_2_fu_4750_p0),
    .din1(cost_d_right_V_2_fu_4750_p1),
    .dout(cost_d_right_V_2_fu_4750_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U8(
    .din0(cost_d_diagonal_V_2_fu_4755_p0),
    .din1(cost_d_diagonal_V_2_fu_4755_p1),
    .dout(cost_d_diagonal_V_2_fu_4755_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U9(
    .din0(cost_d_right_V_3_fu_4760_p0),
    .din1(cost_d_right_V_3_fu_4760_p1),
    .dout(cost_d_right_V_3_fu_4760_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U10(
    .din0(cost_d_diagonal_V_3_fu_4765_p0),
    .din1(cost_d_diagonal_V_3_fu_4765_p1),
    .dout(cost_d_diagonal_V_3_fu_4765_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U11(
    .din0(cost_d_right_V_4_fu_4770_p0),
    .din1(cost_d_right_V_4_fu_4770_p1),
    .dout(cost_d_right_V_4_fu_4770_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U12(
    .din0(cost_d_diagonal_V_4_fu_4775_p0),
    .din1(cost_d_diagonal_V_4_fu_4775_p1),
    .dout(cost_d_diagonal_V_4_fu_4775_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U13(
    .din0(cost_d_right_V_5_fu_4780_p0),
    .din1(cost_d_right_V_5_fu_4780_p1),
    .dout(cost_d_right_V_5_fu_4780_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U14(
    .din0(cost_d_diagonal_V_5_fu_4785_p0),
    .din1(cost_d_diagonal_V_5_fu_4785_p1),
    .dout(cost_d_diagonal_V_5_fu_4785_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U15(
    .din0(cost_d_right_V_6_fu_4790_p0),
    .din1(cost_d_right_V_6_fu_4790_p1),
    .dout(cost_d_right_V_6_fu_4790_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U16(
    .din0(cost_d_diagonal_V_6_fu_4795_p0),
    .din1(cost_d_diagonal_V_6_fu_4795_p1),
    .dout(cost_d_diagonal_V_6_fu_4795_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U17(
    .din0(cost_d_right_V_7_fu_4800_p0),
    .din1(cost_d_right_V_7_fu_4800_p1),
    .dout(cost_d_right_V_7_fu_4800_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U18(
    .din0(cost_d_diagonal_V_7_fu_4805_p0),
    .din1(cost_d_diagonal_V_7_fu_4805_p1),
    .dout(cost_d_diagonal_V_7_fu_4805_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U19(
    .din0(cost_d_right_V_8_fu_4810_p0),
    .din1(cost_d_right_V_8_fu_4810_p1),
    .dout(cost_d_right_V_8_fu_4810_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U20(
    .din0(cost_d_diagonal_V_8_fu_4815_p0),
    .din1(cost_d_diagonal_V_8_fu_4815_p1),
    .dout(cost_d_diagonal_V_8_fu_4815_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U21(
    .din0(cost_d_right_V_9_fu_4820_p0),
    .din1(cost_d_right_V_9_fu_4820_p1),
    .dout(cost_d_right_V_9_fu_4820_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U22(
    .din0(cost_d_diagonal_V_9_fu_4825_p0),
    .din1(cost_d_diagonal_V_9_fu_4825_p1),
    .dout(cost_d_diagonal_V_9_fu_4825_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U23(
    .din0(cost_d_right_V_s_fu_4830_p0),
    .din1(cost_d_right_V_s_fu_4830_p1),
    .dout(cost_d_right_V_s_fu_4830_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U24(
    .din0(cost_d_diagonal_V_s_fu_4835_p0),
    .din1(cost_d_diagonal_V_s_fu_4835_p1),
    .dout(cost_d_diagonal_V_s_fu_4835_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U25(
    .din0(cost_d_right_V_10_fu_4840_p0),
    .din1(cost_d_right_V_10_fu_4840_p1),
    .dout(cost_d_right_V_10_fu_4840_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U26(
    .din0(cost_d_diagonal_V_10_fu_4845_p0),
    .din1(cost_d_diagonal_V_10_fu_4845_p1),
    .dout(cost_d_diagonal_V_10_fu_4845_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U27(
    .din0(cost_d_right_V_11_fu_4850_p0),
    .din1(cost_d_right_V_11_fu_4850_p1),
    .dout(cost_d_right_V_11_fu_4850_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U28(
    .din0(cost_d_diagonal_V_11_fu_4855_p0),
    .din1(cost_d_diagonal_V_11_fu_4855_p1),
    .dout(cost_d_diagonal_V_11_fu_4855_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U29(
    .din0(cost_d_right_V_12_fu_4860_p0),
    .din1(cost_d_right_V_12_fu_4860_p1),
    .dout(cost_d_right_V_12_fu_4860_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U30(
    .din0(cost_d_diagonal_V_12_fu_4865_p0),
    .din1(cost_d_diagonal_V_12_fu_4865_p1),
    .dout(cost_d_diagonal_V_12_fu_4865_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U31(
    .din0(cost_d_right_V_13_fu_4870_p0),
    .din1(cost_d_right_V_13_fu_4870_p1),
    .dout(cost_d_right_V_13_fu_4870_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U32(
    .din0(cost_d_diagonal_V_13_fu_4875_p0),
    .din1(cost_d_diagonal_V_13_fu_4875_p1),
    .dout(cost_d_diagonal_V_13_fu_4875_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U33(
    .din0(cost_d_right_V_14_fu_4880_p0),
    .din1(cost_d_right_V_14_fu_4880_p1),
    .dout(cost_d_right_V_14_fu_4880_p2)
);

disparityMap_mul_yd2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_yd2_U34(
    .din0(cost_d_diagonal_V_14_fu_4885_p0),
    .din1(cost_d_diagonal_V_14_fu_4885_p1),
    .dout(cost_d_diagonal_V_14_fu_4885_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_data_V_0_ack_out) & (1'b1 == INPUT_data_V_0_vld_out))) begin
            INPUT_data_V_0_sel_rd <= ~INPUT_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == INPUT_data_V_0_ack_in) & (1'b1 == INPUT_data_V_0_vld_in))) begin
            INPUT_data_V_0_sel_wr <= ~INPUT_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_data_V_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == INPUT_data_V_0_state) & (1'b0 == INPUT_data_V_0_vld_in)) | ((2'd3 == INPUT_data_V_0_state) & (1'b0 == INPUT_data_V_0_vld_in) & (1'b1 == INPUT_data_V_0_ack_out)))) begin
            INPUT_data_V_0_state <= 2'd2;
        end else if ((((2'd1 == INPUT_data_V_0_state) & (1'b0 == INPUT_data_V_0_ack_out)) | ((2'd3 == INPUT_data_V_0_state) & (1'b0 == INPUT_data_V_0_ack_out) & (1'b1 == INPUT_data_V_0_vld_in)))) begin
            INPUT_data_V_0_state <= 2'd1;
        end else if (((~((1'b0 == INPUT_data_V_0_vld_in) & (1'b1 == INPUT_data_V_0_ack_out)) & ~((1'b0 == INPUT_data_V_0_ack_out) & (1'b1 == INPUT_data_V_0_vld_in)) & (2'd3 == INPUT_data_V_0_state)) | ((2'd1 == INPUT_data_V_0_state) & (1'b1 == INPUT_data_V_0_ack_out)) | ((2'd2 == INPUT_data_V_0_state) & (1'b1 == INPUT_data_V_0_vld_in)))) begin
            INPUT_data_V_0_state <= 2'd3;
        end else begin
            INPUT_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        INPUT_last_V_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == INPUT_last_V_0_state) & (1'b0 == INPUT_last_V_0_vld_in)) | ((2'd3 == INPUT_last_V_0_state) & (1'b0 == INPUT_last_V_0_vld_in) & (1'b1 == INPUT_last_V_0_ack_out)))) begin
            INPUT_last_V_0_state <= 2'd2;
        end else if ((((2'd1 == INPUT_last_V_0_state) & (1'b0 == INPUT_last_V_0_ack_out)) | ((2'd3 == INPUT_last_V_0_state) & (1'b0 == INPUT_last_V_0_ack_out) & (1'b1 == INPUT_last_V_0_vld_in)))) begin
            INPUT_last_V_0_state <= 2'd1;
        end else if (((~((1'b0 == INPUT_last_V_0_vld_in) & (1'b1 == INPUT_last_V_0_ack_out)) & ~((1'b0 == INPUT_last_V_0_ack_out) & (1'b1 == INPUT_last_V_0_vld_in)) & (2'd3 == INPUT_last_V_0_state)) | ((2'd1 == INPUT_last_V_0_state) & (1'b1 == INPUT_last_V_0_ack_out)) | ((2'd2 == INPUT_last_V_0_state) & (1'b1 == INPUT_last_V_0_vld_in)))) begin
            INPUT_last_V_0_state <= 2'd3;
        end else begin
            INPUT_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_data_V_1_ack_out) & (1'b1 == OUTPUT_data_V_1_vld_out))) begin
            OUTPUT_data_V_1_sel_rd <= ~OUTPUT_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == OUTPUT_data_V_1_vld_in))) begin
            OUTPUT_data_V_1_sel_wr <= ~OUTPUT_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_data_V_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == OUTPUT_data_V_1_state) & (1'b0 == OUTPUT_data_V_1_vld_in)) | ((2'd3 == OUTPUT_data_V_1_state) & (1'b0 == OUTPUT_data_V_1_vld_in) & (1'b1 == OUTPUT_data_V_1_ack_out)))) begin
            OUTPUT_data_V_1_state <= 2'd2;
        end else if ((((2'd1 == OUTPUT_data_V_1_state) & (1'b0 == OUTPUT_data_V_1_ack_out)) | ((2'd3 == OUTPUT_data_V_1_state) & (1'b0 == OUTPUT_data_V_1_ack_out) & (1'b1 == OUTPUT_data_V_1_vld_in)))) begin
            OUTPUT_data_V_1_state <= 2'd1;
        end else if (((~((1'b0 == OUTPUT_data_V_1_vld_in) & (1'b1 == OUTPUT_data_V_1_ack_out)) & ~((1'b0 == OUTPUT_data_V_1_ack_out) & (1'b1 == OUTPUT_data_V_1_vld_in)) & (2'd3 == OUTPUT_data_V_1_state)) | ((2'd1 == OUTPUT_data_V_1_state) & (1'b1 == OUTPUT_data_V_1_ack_out)) | ((2'd2 == OUTPUT_data_V_1_state) & (1'b1 == OUTPUT_data_V_1_vld_in)))) begin
            OUTPUT_data_V_1_state <= 2'd3;
        end else begin
            OUTPUT_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_last_V_1_ack_out) & (1'b1 == OUTPUT_last_V_1_vld_out))) begin
            OUTPUT_last_V_1_sel_rd <= ~OUTPUT_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_last_V_1_ack_in) & (1'b1 == OUTPUT_last_V_1_vld_in))) begin
            OUTPUT_last_V_1_sel_wr <= ~OUTPUT_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_last_V_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == OUTPUT_last_V_1_state) & (1'b0 == OUTPUT_last_V_1_vld_in)) | ((2'd3 == OUTPUT_last_V_1_state) & (1'b0 == OUTPUT_last_V_1_vld_in) & (1'b1 == OUTPUT_last_V_1_ack_out)))) begin
            OUTPUT_last_V_1_state <= 2'd2;
        end else if ((((2'd1 == OUTPUT_last_V_1_state) & (1'b0 == OUTPUT_last_V_1_ack_out)) | ((2'd3 == OUTPUT_last_V_1_state) & (1'b0 == OUTPUT_last_V_1_ack_out) & (1'b1 == OUTPUT_last_V_1_vld_in)))) begin
            OUTPUT_last_V_1_state <= 2'd1;
        end else if (((~((1'b0 == OUTPUT_last_V_1_vld_in) & (1'b1 == OUTPUT_last_V_1_ack_out)) & ~((1'b0 == OUTPUT_last_V_1_ack_out) & (1'b1 == OUTPUT_last_V_1_vld_in)) & (2'd3 == OUTPUT_last_V_1_state)) | ((2'd1 == OUTPUT_last_V_1_state) & (1'b1 == OUTPUT_last_V_1_ack_out)) | ((2'd2 == OUTPUT_last_V_1_state) & (1'b1 == OUTPUT_last_V_1_vld_in)))) begin
            OUTPUT_last_V_1_state <= 2'd3;
        end else begin
            OUTPUT_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_user_V_1_ack_out) & (1'b1 == OUTPUT_user_V_1_vld_out))) begin
            OUTPUT_user_V_1_sel_rd <= ~OUTPUT_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == OUTPUT_user_V_1_ack_in) & (1'b1 == OUTPUT_user_V_1_vld_in))) begin
            OUTPUT_user_V_1_sel_wr <= ~OUTPUT_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        OUTPUT_user_V_1_state <= 2'd0;
    end else begin
        if ((((2'd2 == OUTPUT_user_V_1_state) & (1'b0 == OUTPUT_user_V_1_vld_in)) | ((2'd3 == OUTPUT_user_V_1_state) & (1'b0 == OUTPUT_user_V_1_vld_in) & (1'b1 == OUTPUT_user_V_1_ack_out)))) begin
            OUTPUT_user_V_1_state <= 2'd2;
        end else if ((((2'd1 == OUTPUT_user_V_1_state) & (1'b0 == OUTPUT_user_V_1_ack_out)) | ((2'd3 == OUTPUT_user_V_1_state) & (1'b0 == OUTPUT_user_V_1_ack_out) & (1'b1 == OUTPUT_user_V_1_vld_in)))) begin
            OUTPUT_user_V_1_state <= 2'd1;
        end else if (((~((1'b0 == OUTPUT_user_V_1_vld_in) & (1'b1 == OUTPUT_user_V_1_ack_out)) & ~((1'b0 == OUTPUT_user_V_1_ack_out) & (1'b1 == OUTPUT_user_V_1_vld_in)) & (2'd3 == OUTPUT_user_V_1_state)) | ((2'd1 == OUTPUT_user_V_1_state) & (1'b1 == OUTPUT_user_V_1_ack_out)) | ((2'd2 == OUTPUT_user_V_1_state) & (1'b1 == OUTPUT_user_V_1_vld_in)))) begin
            OUTPUT_user_V_1_state <= 2'd3;
        end else begin
            OUTPUT_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage7) & (1'b1 == ap_condition_pp1_exit_iter0_state13) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_subdone)) | ((1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_subdone)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2326)) begin
        if ((tmp_42_reg_5489 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049 <= p_Val2_6_3_reg_5578;
        end else if ((tmp_42_reg_5489 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049 <= p_01027_4_2_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2324)) begin
        if ((tmp_44_reg_5534 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092 <= p_Val2_6_4_fu_2794_p3;
        end else if ((tmp_44_reg_5534 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092 <= ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4521)) begin
        if ((tmp_46_reg_5588 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124 <= p_Val2_6_5_fu_2940_p3;
        end else if ((tmp_46_reg_5588 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124 <= ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_962)) begin
        if ((tmp_37_reg_5060 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_reg_917 <= ap_phi_mux_p_01027_1_phi_fu_897_p4;
        end else if ((tmp_37_reg_5060 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01027_4_reg_917 <= p_Val2_6_fu_2180_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4531)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984 <= tmp_50_1_reg_5474;
        end else if ((1'b1 == ap_condition_4527)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2328)) begin
        if ((tmp_40_reg_5435 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028 <= p_01181_2_1_cast_14_fu_2519_p3;
        end else if ((tmp_40_reg_5435 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028 <= p_01181_2_1_cast_fu_2509_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2326)) begin
        if ((tmp_42_reg_5489 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071 <= p_01181_2_2_16_fu_2676_p3;
        end else if ((tmp_42_reg_5489 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071 <= ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2324)) begin
        if ((tmp_44_reg_5534 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114 <= p_01181_2_3_cast_18_fu_2838_p3;
        end else if ((tmp_44_reg_5534 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114 <= p_01181_2_3_cast_fu_2787_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4521)) begin
        if ((tmp_46_reg_5588 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157 <= p_01181_2_4_20_fu_2984_p3;
        end else if ((tmp_46_reg_5588 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157 <= ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4540)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201 <= p_01181_2_5_22_reg_5760;
        end else if ((1'b1 == ap_condition_4536)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201 <= ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2318)) begin
        if ((tmp_50_reg_5692 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245 <= p_01181_2_6_24_fu_3322_p3;
        end else if ((tmp_50_reg_5692 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245 <= ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2328)) begin
        if ((tmp_40_reg_5435 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017 <= cost_d_actual_V_2_2_1_fu_2513_p3;
        end else if ((tmp_40_reg_5435 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017 <= p_01189_2_1_reg_973;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2326)) begin
        if ((tmp_42_reg_5489 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060 <= cost_d_actual_V_2_3_1_fu_2668_p3;
        end else if ((tmp_42_reg_5489 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060 <= ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2324)) begin
        if ((tmp_44_reg_5534 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103 <= cost_d_actual_V_2_4_1_fu_2830_p3;
        end else if ((tmp_44_reg_5534 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103 <= ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4521)) begin
        if ((tmp_46_reg_5588 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146 <= cost_d_actual_V_2_5_1_fu_2976_p3;
        end else if ((tmp_46_reg_5588 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146 <= ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2318)) begin
        if ((tmp_50_reg_5692 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234 <= cost_d_actual_V_2_7_1_fu_3316_p3;
        end else if ((tmp_50_reg_5692 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234 <= p_01189_2_6_reg_1190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_962)) begin
        if ((tmp_37_reg_5060 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_reg_939 <= 11'd2047;
        end else if ((tmp_37_reg_5060 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_01189_2_reg_939 <= min_cost_V_cast_cast_fu_2206_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4521)) begin
        if ((tmp_46_reg_5588 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135 <= p_Val2_5_5_reg_5686;
        end else if ((tmp_46_reg_5588 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135 <= p_0943_4_4_reg_1081;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_962)) begin
        if ((tmp_37_reg_5060 == 1'd1)) begin
            ap_phi_reg_pp1_iter0_p_0943_4_reg_928 <= ap_phi_mux_p_0943_1_phi_fu_909_p4;
        end else if ((tmp_37_reg_5060 == 1'd0)) begin
            ap_phi_reg_pp1_iter0_p_0943_4_reg_928 <= p_Val2_5_fu_2144_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (tmp_58_reg_5854 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= p_Val2_6_12_reg_6091;
    end else if (((1'b0 == ap_block_pp1_stage5_11001) & (tmp_62_reg_5953 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= p_01027_4_11_reg_1430;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485 <= ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= p_Val2_6_8_reg_5844;
        end else if (((tmp_52_reg_5726 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= p_01027_4_7_reg_1212;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266 <= ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= p_Val2_6_9_fu_3597_p3;
    end else if (((tmp_54_reg_5770 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309 <= ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= p_Val2_6_s_fu_3743_p3;
    end else if (((tmp_56_reg_5810 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342 <= ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= p_01181_2_1_34_reg_6016;
    end else if (((1'b0 == ap_block_pp1_stage2_11001) & (tmp_58_reg_5854 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419 <= ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= p_01181_2_3_36_fu_4110_p3;
    end else if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_60_reg_5898 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463 <= ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= p_01181_2_7_38_fu_4262_p3;
    end else if (((1'b0 == ap_block_pp1_stage5_11001) & (tmp_62_reg_5953 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506 <= ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= p_01181_2_10_40_fu_4397_p3;
    end else if (((1'b0 == ap_block_pp1_stage6_11001) & (tmp_64_reg_5987 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549 <= ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_66_reg_6031 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= p_01181_2_s_43_fu_4521_p3;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (tmp_66_reg_6031 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584 <= ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= p_01181_2_7_cast_26_fu_3483_p3;
        end else if (((tmp_52_reg_5726 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= p_01181_2_7_cast_fu_3462_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288 <= ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= p_01181_2_8_28_fu_3641_p3;
    end else if (((tmp_54_reg_5770 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331 <= ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= p_01181_2_9_32_fu_3787_p3;
    end else if (((tmp_56_reg_5810 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375 <= ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (tmp_58_reg_5854 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= cost_d_actual_V_2_11_2_fu_4104_p3;
    end else if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_60_reg_5898 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= p_01189_2_10_reg_1408;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452 <= ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= cost_d_actual_V_2_12_2_fu_4254_p3;
    end else if (((1'b0 == ap_block_pp1_stage5_11001) & (tmp_62_reg_5953 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495 <= ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= cost_d_actual_V_2_13_2_fu_4389_p3;
    end else if (((1'b0 == ap_block_pp1_stage6_11001) & (tmp_64_reg_5987 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539 <= ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= cost_d_actual_V_2_8_1_fu_3475_p3;
        end else if (((tmp_52_reg_5726 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277 <= ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= cost_d_actual_V_2_9_1_fu_3633_p3;
    end else if (((tmp_54_reg_5770 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320 <= ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= cost_d_actual_V_2_c_1_fu_3779_p3;
    end else if (((tmp_56_reg_5810 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364 <= ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (tmp_58_reg_5854 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= p_Val2_5_s_reg_5947;
    end else if (((tmp_56_reg_5810 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= p_0943_4_9_reg_1298;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353 <= ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_op_assign_2_reg_881 <= col_reg_5035;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_op_assign_2_reg_881 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_op_assign_reg_870 <= ret_V_mid2_v_v_reg_4978;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_op_assign_reg_870 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten_reg_858 <= indvar_flatten_next_reg_5415;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten_reg_858 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2014)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0))) begin
            p_01027_4_10_reg_1386 <= p_Val2_6_10_reg_6006;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_10_reg_1386 <= ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2031)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0))) begin
            p_01027_4_11_reg_1430 <= p_Val2_6_11_reg_6050;
        end else if (((tmp_60_reg_5898 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0))) begin
            p_01027_4_11_reg_1430 <= p_01027_4_10_reg_1386;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_11_reg_1430 <= ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2070)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0))) begin
            p_01027_4_13_reg_1517 <= p_Val2_6_13_fu_4352_p3;
        end else if (((tmp_64_reg_5987 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0))) begin
            p_01027_4_13_reg_1517 <= ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_13_reg_1517 <= ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1829)) begin
        if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_01027_4_1_reg_951 <= p_Val2_6_1_reg_5469;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_1_reg_951 <= ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1109)) begin
        if (((tmp_40_reg_5435 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_01027_4_2_reg_995 <= p_Val2_6_2_reg_5518;
        end else if (((tmp_40_reg_5435 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_01027_4_2_reg_995 <= p_01027_4_1_reg_951;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_2_reg_995 <= ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1918)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0))) begin
            p_01027_4_6_reg_1168 <= p_Val2_6_6_reg_5750;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_6_reg_1168 <= ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_reg_5692 == 1'd0))) begin
            p_01027_4_7_reg_1212 <= p_Val2_6_7_reg_5794;
        end else if (((tmp_50_reg_5692 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_01027_4_7_reg_1212 <= p_01027_4_6_reg_1168;
        end else if ((1'b1 == 1'b1)) begin
            p_01027_4_7_reg_1212 <= ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2014)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0))) begin
            p_01189_2_10_reg_1408 <= cost_d_actual_V_2_10_2_reg_6011;
        end else if ((1'b1 == 1'b1)) begin
            p_01189_2_10_reg_1408 <= ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1829)) begin
        if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_01189_2_1_reg_973 <= cost_d_actual_V_2_1_1_reg_5479;
        end else if ((1'b1 == 1'b1)) begin
            p_01189_2_1_reg_973 <= ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1918)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0))) begin
            p_01189_2_6_reg_1190 <= cost_d_actual_V_2_6_1_reg_5755;
        end else if ((1'b1 == 1'b1)) begin
            p_01189_2_6_reg_1190 <= ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2014)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0))) begin
            p_0943_4_10_reg_1397 <= p_Val2_5_10_reg_6001;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_10_reg_1397 <= ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2031)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0))) begin
            p_0943_4_11_reg_1441 <= p_Val2_5_11_reg_6045;
        end else if (((tmp_60_reg_5898 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0))) begin
            p_0943_4_11_reg_1441 <= p_0943_4_10_reg_1397;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_11_reg_1441 <= ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2050)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0))) begin
            p_0943_4_12_reg_1474 <= p_Val2_5_12_reg_6086;
        end else if (((tmp_62_reg_5953 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0))) begin
            p_0943_4_12_reg_1474 <= p_0943_4_11_reg_1441;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_12_reg_1474 <= ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2070)) begin
        if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0))) begin
            p_0943_4_13_reg_1528 <= p_Val2_5_13_reg_6118;
        end else if (((tmp_64_reg_5987 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0))) begin
            p_0943_4_13_reg_1528 <= p_0943_4_12_reg_1474;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_13_reg_1528 <= ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1829)) begin
        if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_1_reg_962 <= p_Val2_5_1_reg_5464;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_1_reg_962 <= ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1109)) begin
        if (((tmp_40_reg_5435 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_2_reg_1006 <= p_Val2_5_2_reg_5513;
        end else if (((tmp_40_reg_5435 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_2_reg_1006 <= p_0943_4_1_reg_962;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_2_reg_1006 <= ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1859)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_42_reg_5489 == 1'd0))) begin
            p_0943_4_3_reg_1038 <= p_Val2_5_3_reg_5573;
        end else if (((tmp_42_reg_5489 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_3_reg_1038 <= p_0943_4_2_reg_1006;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_3_reg_1038 <= ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1877)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_44_reg_5534 == 1'd0))) begin
            p_0943_4_4_reg_1081 <= p_Val2_5_4_reg_5622;
        end else if (((tmp_44_reg_5534 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_4_reg_1081 <= p_0943_4_3_reg_1038;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_4_reg_1081 <= ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1918)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0))) begin
            p_0943_4_6_reg_1179 <= p_Val2_5_6_reg_5745;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_6_reg_1179 <= ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1932)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_reg_5692 == 1'd0))) begin
            p_0943_4_7_reg_1223 <= p_Val2_5_7_reg_5789;
        end else if (((tmp_50_reg_5692 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_7_reg_1223 <= p_0943_4_6_reg_1179;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_7_reg_1223 <= ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1950)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0))) begin
            p_0943_4_8_reg_1255 <= p_Val2_5_8_reg_5839;
        end else if (((tmp_52_reg_5726 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_8_reg_1255 <= p_0943_4_7_reg_1223;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_8_reg_1255 <= ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1791)) begin
        if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0))) begin
            p_0943_4_9_reg_1298 <= p_Val2_5_9_reg_5888;
        end else if (((tmp_54_reg_5770 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0))) begin
            p_0943_4_9_reg_1298 <= p_0943_4_8_reg_1255;
        end else if ((1'b1 == 1'b1)) begin
            p_0943_4_9_reg_1298 <= ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        r8_reg_1594 <= 31'd0;
    end else if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state39))) begin
        r8_reg_1594 <= r_2_reg_6197;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        r_reg_847 <= r_1_reg_4920;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        r_reg_847 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_data_V_0_load_A)) begin
        INPUT_data_V_0_payload_A <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == INPUT_data_V_0_load_B)) begin
        INPUT_data_V_0_payload_B <= in_stream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_data_V_1_load_A)) begin
        OUTPUT_data_V_1_payload_A <= p_Result_20_fu_4708_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_data_V_1_load_B)) begin
        OUTPUT_data_V_1_payload_B <= p_Result_20_fu_4708_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_last_V_1_load_A)) begin
        OUTPUT_last_V_1_payload_A <= tmp_22_reg_6223;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_last_V_1_load_B)) begin
        OUTPUT_last_V_1_payload_B <= tmp_22_reg_6223;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_user_V_1_load_A)) begin
        OUTPUT_user_V_1_payload_A <= tmp_21_reg_6218;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == OUTPUT_user_V_1_load_B)) begin
        OUTPUT_user_V_1_payload_B <= tmp_21_reg_6218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (tmp_23_reg_5269 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951 <= ap_phi_reg_pp1_iter0_p_01027_4_reg_917;
        ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973 <= ap_phi_reg_pp1_iter0_p_01189_2_reg_939;
        ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962 <= ap_phi_reg_pp1_iter0_p_0943_4_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_reg_5632 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168 <= ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124;
        ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190 <= ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146;
        ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179 <= ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        col_reg_5035 <= col_fu_1951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        cost_d_actual_V_1_13_reg_6123 <= cost_d_actual_V_1_13_fu_4337_p2;
        p_Val2_5_13_reg_6118 <= p_Val2_5_13_fu_4316_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_44_reg_5534 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        cost_d_actual_V_1_4_reg_5627 <= cost_d_actual_V_1_4_fu_2751_p2;
        p_Val2_5_4_reg_5622 <= p_Val2_5_4_fu_2730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        cost_d_actual_V_1_9_reg_5893 <= cost_d_actual_V_1_9_fu_3558_p2;
        p_Val2_5_9_reg_5888 <= p_Val2_5_9_fu_3537_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        cost_d_actual_V_2_10_2_reg_6011 <= cost_d_actual_V_2_10_2_fu_3934_p3;
        p_01181_2_1_34_reg_6016 <= p_01181_2_1_34_fu_3942_p3;
        p_Val2_5_10_reg_6001 <= p_Val2_5_10_fu_3861_p3;
        p_Val2_6_10_reg_6006 <= p_Val2_6_10_fu_3898_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        cost_d_actual_V_2_11_1_reg_6055[9 : 0] <= cost_d_actual_V_2_11_1_fu_4082_p1[9 : 0];
        p_Val2_5_11_reg_6045 <= p_Val2_5_11_fu_4019_p3;
        p_Val2_6_11_reg_6050 <= p_Val2_6_11_fu_4056_p3;
        tmp_50_11_reg_6060 <= tmp_50_11_fu_4086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        cost_d_actual_V_2_12_reg_6096 <= cost_d_actual_V_2_12_fu_4220_p2;
        p_Val2_5_12_reg_6086 <= p_Val2_5_12_fu_4163_p3;
        p_Val2_6_12_reg_6091 <= p_Val2_6_12_fu_4200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        cost_d_actual_V_2_1_1_reg_5479 <= cost_d_actual_V_2_1_1_fu_2325_p3;
        p_Val2_5_1_reg_5464 <= p_Val2_5_1_fu_2253_p3;
        p_Val2_6_1_reg_5469 <= p_Val2_6_1_fu_2289_p3;
        tmp_50_1_reg_5474 <= tmp_50_1_fu_2319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_reg_5435 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        cost_d_actual_V_2_2_s_reg_5523[9 : 0] <= cost_d_actual_V_2_2_s_fu_2475_p1[9 : 0];
        p_Val2_5_2_reg_5513 <= p_Val2_5_2_fu_2412_p3;
        p_Val2_6_2_reg_5518 <= p_Val2_6_2_fu_2449_p3;
        tmp_50_2_reg_5528 <= tmp_50_2_fu_2479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_42_reg_5489 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_d_actual_V_2_3_reg_5583 <= cost_d_actual_V_2_3_fu_2629_p2;
        p_Val2_5_3_reg_5573 <= p_Val2_5_3_fu_2572_p3;
        p_Val2_6_3_reg_5578 <= p_Val2_6_3_fu_2609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        cost_d_actual_V_2_6_1_reg_5755 <= cost_d_actual_V_2_6_1_fu_3134_p3;
        p_01181_2_5_22_reg_5760 <= p_01181_2_5_22_fu_3142_p3;
        p_Val2_5_6_reg_5745 <= p_Val2_5_6_fu_3061_p3;
        p_Val2_6_6_reg_5750 <= p_Val2_6_6_fu_3098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_reg_5692 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        cost_d_actual_V_2_7_s_reg_5799[9 : 0] <= cost_d_actual_V_2_7_s_fu_3282_p1[9 : 0];
        p_Val2_5_7_reg_5789 <= p_Val2_5_7_fu_3219_p3;
        p_Val2_6_7_reg_5794 <= p_Val2_6_7_fu_3256_p3;
        tmp_50_7_reg_5804 <= tmp_50_7_fu_3286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        cost_d_actual_V_2_8_reg_5849 <= cost_d_actual_V_2_8_fu_3432_p2;
        p_Val2_5_8_reg_5839 <= p_Val2_5_8_fu_3375_p3;
        p_Val2_6_8_reg_5844 <= p_Val2_6_8_fu_3412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_58_fu_3441_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        cost_d_diagonal_V_10_reg_5863 <= cost_d_diagonal_V_10_fu_4845_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_60_fu_3573_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        cost_d_diagonal_V_11_reg_5907 <= cost_d_diagonal_V_11_fu_4855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_62_fu_3693_p3 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cost_d_diagonal_V_12_reg_5962 <= cost_d_diagonal_V_12_fu_4865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        cost_d_diagonal_V_13_reg_6026 <= cost_d_diagonal_V_13_fu_4875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_66_reg_6031 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        cost_d_diagonal_V_14_reg_6066 <= cost_d_diagonal_V_14_fu_4885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (sel_tmp_reg_5314 == 1'd1) & (tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        cost_d_diagonal_V_1_reg_5400 <= cost_d_diagonal_V_1_fu_4744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (sel_tmp_reg_5314 == 1'd1) & (grp_fu_1610_p3 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        cost_d_diagonal_V_2_reg_5444 <= cost_d_diagonal_V_2_fu_4755_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_42_fu_2346_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        cost_d_diagonal_V_3_reg_5498 <= cost_d_diagonal_V_3_fu_4765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_44_fu_2488_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        cost_d_diagonal_V_4_reg_5543 <= cost_d_diagonal_V_4_fu_4775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_46_fu_2638_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_d_diagonal_V_5_reg_5597 <= cost_d_diagonal_V_5_fu_4785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_fu_2766_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        cost_d_diagonal_V_6_reg_5641 <= cost_d_diagonal_V_6_fu_4795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_fu_2890_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        cost_d_diagonal_V_7_reg_5701 <= cost_d_diagonal_V_7_fu_4805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_fu_2995_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        cost_d_diagonal_V_8_reg_5735 <= cost_d_diagonal_V_8_fu_4815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_fu_3153_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        cost_d_diagonal_V_9_reg_5779 <= cost_d_diagonal_V_9_fu_4825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (sel_tmp_reg_5314 == 1'd1) & (tmp_37_reg_5060 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        cost_d_diagonal_V_reg_5395 <= cost_d_diagonal_V_fu_4738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_56_fu_3295_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        cost_d_diagonal_V_s_reg_5819 <= cost_d_diagonal_V_s_fu_4835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_58_fu_3441_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        cost_d_right_V_10_reg_5858 <= cost_d_right_V_10_fu_4840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_60_fu_3573_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        cost_d_right_V_11_reg_5902 <= cost_d_right_V_11_fu_4850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_62_fu_3693_p3 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cost_d_right_V_12_reg_5957 <= cost_d_right_V_12_fu_4860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_fu_3795_p3 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cost_d_right_V_13_reg_5991 <= cost_d_right_V_13_fu_4870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_66_fu_3953_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        cost_d_right_V_14_reg_6035 <= cost_d_right_V_14_fu_4880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (tmp_23_reg_5269 == 1'd1) & (tmp_39_reg_5299 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        cost_d_right_V_1_reg_5362 <= cost_d_right_V_1_fu_4732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (grp_fu_1610_p3 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        cost_d_right_V_2_reg_5439 <= cost_d_right_V_2_fu_4750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (tmp_42_fu_2346_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        cost_d_right_V_3_reg_5493 <= cost_d_right_V_3_fu_4760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_44_fu_2488_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        cost_d_right_V_4_reg_5538 <= cost_d_right_V_4_fu_4770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_46_fu_2638_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_d_right_V_5_reg_5592 <= cost_d_right_V_5_fu_4780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_fu_2766_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        cost_d_right_V_6_reg_5636 <= cost_d_right_V_6_fu_4790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_fu_2890_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        cost_d_right_V_7_reg_5696 <= cost_d_right_V_7_fu_4800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_fu_2995_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        cost_d_right_V_8_reg_5730 <= cost_d_right_V_8_fu_4810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_fu_3153_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        cost_d_right_V_9_reg_5774 <= cost_d_right_V_9_fu_4820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (tmp_23_reg_5269 == 1'd1) & (tmp_37_reg_5060 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        cost_d_right_V_reg_5357 <= cost_d_right_V_fu_4726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_56_fu_3295_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        cost_d_right_V_s_reg_5814 <= cost_d_right_V_s_fu_4830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_d_temp_right_V_1 <= cost_d_actual_V_1_1_fu_2273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_10 <= cost_d_actual_V_1_s_fu_3727_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_11 <= cost_d_actual_V_1_10_fu_3882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_12 <= cost_d_actual_V_1_11_fu_4040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_62_reg_5953 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_13 <= cost_d_actual_V_1_12_fu_4184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_64_reg_5987 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_14 <= cost_d_actual_V_1_13_fu_4337_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_66_reg_6031 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_d_temp_right_V_15 <= cost_d_actual_V_1_14_fu_4486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_reg_5435 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        cost_d_temp_right_V_2 <= cost_d_actual_V_1_2_fu_2433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_42_reg_5489 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_d_temp_right_V_3 <= cost_d_actual_V_1_3_fu_2593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_44_reg_5534 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        cost_d_temp_right_V_4 <= cost_d_actual_V_1_4_fu_2751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_46_reg_5588 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        cost_d_temp_right_V_5 <= cost_d_actual_V_1_5_fu_2924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        cost_d_temp_right_V_6 <= cost_d_actual_V_1_6_fu_3082_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_reg_5692 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        cost_d_temp_right_V_7 <= cost_d_actual_V_1_7_fu_3240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_52_reg_5726 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        cost_d_temp_right_V_8 <= cost_d_actual_V_1_8_fu_3396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_54_reg_5770 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        cost_d_temp_right_V_9 <= cost_d_actual_V_1_9_fu_3558_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (tmp_37_reg_5060 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_d_temp_right_V_s <= cost_d_actual_V_1_fu_2164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_0_V_2_reg_5209 <= cost_last_line_0_V_q0;
        cost_last_line_1_V_1_reg_5214 <= cost_last_line_1_V_q0;
        cost_last_line_2_V_1_reg_5219 <= cost_last_line_2_V_q0;
        cost_last_line_3_V_1_reg_5224 <= cost_last_line_3_V_q0;
        cost_last_line_4_V_1_reg_5229 <= cost_last_line_4_V_q0;
        cost_last_line_5_V_1_reg_5234 <= cost_last_line_5_V_q0;
        cost_last_line_6_V_1_reg_5239 <= cost_last_line_6_V_q0;
        cost_last_line_7_V_1_reg_5244 <= cost_last_line_7_V_q0;
        cost_last_line_8_V_1_reg_5249 <= cost_last_line_8_V_q0;
        cost_last_line_9_V_1_reg_5254 <= cost_last_line_9_V_q0;
        leftImage_V_load_reg_5129 <= leftImage_V_q0;
        pixel_values_left_V_2_reg_5195 <= pixel_values_left_V_q0;
        pixel_values_left_V_4_reg_5202 <= pixel_values_left_V_q1;
        rightImage_V_load_reg_5187 <= rightImage_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_10_V_2_reg_5304 <= cost_last_line_10_V_q0;
        mu_right_V_reg_5289 <= exponentials_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_11_V_2_reg_5367 <= cost_last_line_11_V_q0;
        mu_diagonal_V_3_fu_344 <= mu_diagonal_V_2_fu_2075_p3;
        mu_right_V_2_fu_348 <= mu_right_V_1_fu_2056_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_12_V_2_reg_5405 <= cost_last_line_12_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_13_V_2_reg_5449 <= cost_last_line_13_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_14_V_2_reg_5503 <= cost_last_line_14_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp_reg_5314 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_last_line_15_V_2_reg_5602 <= cost_last_line_15_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        dMap_V_load_1_reg_6233 <= dMap_V_q1;
        dMap_V_load_reg_6228 <= dMap_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten_reg_4958 <= exitcond_flatten_fu_1881_p2;
        exitcond_flatten_reg_4958_pp1_iter1_reg <= exitcond_flatten_reg_4958;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1881_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_reg_4962 <= exitcond_fu_1886_p2;
        row3_reg_4968 <= row3_fu_1891_p2;
        tmp_34_reg_4973 <= tmp_34_fu_1897_p2;
        tmp_35_reg_4983 <= tmp_35_fu_1911_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i_op_assign_2_mid2_reg_4988 <= i_op_assign_2_mid2_fu_1915_p3;
        tmp_13_cast_reg_5010[17 : 0] <= tmp_13_cast_fu_1926_p1[17 : 0];
        tmp_26_reg_5030 <= tmp_26_fu_1946_p2;
        tmp_27_reg_5040 <= tmp_27_fu_1957_p1;
        tmp_37_reg_5060 <= i_op_assign_2_mid2_fu_1915_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i_op_assign_2_mid2_reg_4988_pp1_iter1_reg <= i_op_assign_2_mid2_reg_4988;
        tmp_13_cast_reg_5010_pp1_iter1_reg[17 : 0] <= tmp_13_cast_reg_5010[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten_next_reg_5415 <= indvar_flatten_next_fu_2114_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        leftImage_V_load_reg_5129_pp1_iter1_reg <= leftImage_V_load_reg_5129;
        tmp_12_reg_5109_pp1_iter1_reg <= tmp_12_reg_5109;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        mu_diagonal_V_2_reg_5334 <= mu_diagonal_V_2_fu_2075_p3;
        sel_tmp_reg_5314 <= sel_tmp_fu_2062_p2;
        tmp_29_reg_5339[9 : 0] <= tmp_29_fu_2083_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        p_01027_1_reg_893 <= ap_phi_mux_p_01027_4_14_phi_fu_1564_p4;
        p_0943_1_reg_905 <= ap_phi_mux_p_0943_4_14_phi_fu_1576_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        p_6_reg_6179 <= {{grp_fu_4559_p2[51:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_66_reg_6031 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        p_Result_1_14_reg_6164 <= {{p_Val2_6_14_fu_4448_p3[17:10]}};
        p_Val2_5_14_reg_6153 <= p_Val2_5_14_fu_4441_p3;
        p_Val2_6_14_reg_6159 <= p_Val2_6_14_fu_4448_p3;
        tmp_36_i_i17_reg_6143 <= tmp_36_i_i17_fu_4409_p2;
        tmp_i_i17_42_reg_6148 <= tmp_i_i17_42_fu_4413_p2;
        tmp_i_i17_reg_6138 <= tmp_i_i17_fu_4405_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_46_reg_5588 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        p_Val2_5_5_reg_5686 <= p_Val2_5_5_fu_2880_p3;
        tmp_36_i_i7_reg_5676 <= tmp_36_i_i7_fu_2851_p2;
        tmp_i_i7_19_reg_5681 <= tmp_i_i7_19_fu_2856_p2;
        tmp_i_i7_reg_5671 <= tmp_i_i7_fu_2846_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_56_reg_5810 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_5_s_reg_5947 <= p_Val2_5_s_fu_3683_p3;
        tmp_36_i_i12_reg_5937 <= tmp_36_i_i12_fu_3654_p2;
        tmp_i_i12_29_reg_5942 <= tmp_i_i12_29_fu_3659_p2;
        tmp_i_i12_reg_5932 <= tmp_i_i12_fu_3649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        pixel_values_right_V <= rightImage_V_load_reg_5187;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        pixel_values_right_V_1 <= pixel_values_right_V_29_reg_5459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        pixel_values_right_V_10 <= pixel_values_right_V_20_reg_5912;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        pixel_values_right_V_11 <= pixel_values_right_V_19_reg_5996;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        pixel_values_right_V_12 <= pixel_values_right_V_18_reg_6040;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        pixel_values_right_V_13 <= pixel_values_right_V_17_reg_6071;
        pixel_values_right_V_14 <= pixel_values_right_V_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        pixel_values_right_V_15_reg_6101 <= pixel_values_right_V_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        pixel_values_right_V_17_reg_6071 <= pixel_values_right_V_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        pixel_values_right_V_18_reg_6040 <= pixel_values_right_V_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        pixel_values_right_V_19_reg_5996 <= pixel_values_right_V_10;
        tmp_66_reg_6031 <= grp_fu_1748_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        pixel_values_right_V_2 <= pixel_values_right_V_28_reg_5508;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pixel_values_right_V_20_reg_5912 <= pixel_values_right_V_9;
        tmp_62_reg_5953 <= grp_fu_1728_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        pixel_values_right_V_21_reg_5868 <= pixel_values_right_V_8;
        tmp_60_reg_5898 <= grp_fu_1718_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        pixel_values_right_V_22_reg_5824 <= pixel_values_right_V_7;
        tmp_58_reg_5854 <= grp_fu_1708_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        pixel_values_right_V_23_reg_5784 <= pixel_values_right_V_6;
        tmp_56_reg_5810 <= grp_fu_1698_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        pixel_values_right_V_24_reg_5740 <= pixel_values_right_V_5;
        tmp_54_reg_5770 <= grp_fu_1688_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        pixel_values_right_V_25_reg_5646 <= pixel_values_right_V_4;
        tmp_50_reg_5692 <= grp_fu_1668_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        pixel_values_right_V_26_reg_5607 <= pixel_values_right_V_3;
        tmp_48_reg_5632 <= grp_fu_1658_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        pixel_values_right_V_27_reg_5553 <= pixel_values_right_V_2;
        tmp_46_reg_5588 <= grp_fu_1648_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        pixel_values_right_V_28_reg_5508 <= pixel_values_right_V_1;
        tmp_44_reg_5534 <= grp_fu_1638_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        pixel_values_right_V_29_reg_5459 <= pixel_values_right_V;
        tmp_42_reg_5489 <= tmp_41_3_fu_2341_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        pixel_values_right_V_3 <= pixel_values_right_V_27_reg_5553;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        pixel_values_right_V_4 <= pixel_values_right_V_26_reg_5607;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        pixel_values_right_V_5 <= pixel_values_right_V_25_reg_5646;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        pixel_values_right_V_6 <= pixel_values_right_V_24_reg_5740;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        pixel_values_right_V_7 <= pixel_values_right_V_23_reg_5784;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        pixel_values_right_V_8 <= pixel_values_right_V_22_reg_5824;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        pixel_values_right_V_9 <= pixel_values_right_V_21_reg_5868;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        r_1_reg_4920 <= r_1_fu_1785_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        r_2_reg_6197 <= r_2_fu_4643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1881_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ret_V_mid2_v_v_reg_4978 <= ret_V_mid2_v_v_fu_1903_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        sel_tmp_reg_5314_pp1_iter1_reg <= sel_tmp_reg_5314;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_4638_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        tmp_11_reg_6202[31 : 2] <= tmp_11_fu_4653_p3[31 : 2];
        tmp_21_reg_6218 <= tmp_21_fu_4677_p2;
        tmp_22_reg_6223 <= tmp_22_fu_4683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        tmp_12_reg_5109 <= tmp_12_fu_1980_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1780_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_1_reg_4925[31 : 1] <= tmp_1_fu_1791_p3[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        tmp_23_reg_5269 <= tmp_23_fu_2009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        tmp_23_reg_5269_pp1_iter1_reg <= tmp_23_reg_5269;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        tmp_30_reg_5377[9 : 0] <= tmp_30_fu_2105_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (tmp_23_fu_2009_p2 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tmp_39_reg_5299 <= grp_fu_1605_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        tmp_40_reg_5435 <= grp_fu_1605_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        tmp_44_10_reg_5982 <= grp_fu_1718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_60_reg_5898 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        tmp_44_11_reg_6021 <= grp_fu_1728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (tmp_40_reg_5435 == 1'd0) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        tmp_44_2_reg_5484 <= tmp_44_2_fu_2333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        tmp_44_6_reg_5721 <= grp_fu_1668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_50_reg_5692 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        tmp_44_7_reg_5765 <= grp_fu_1678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001))) begin
        tmp_52_reg_5726 <= grp_fu_1678_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_64_reg_5987 <= grp_fu_1738_p2[32'd31];
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        INPUT_data_V_0_ack_out = 1'b1;
    end else begin
        INPUT_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == INPUT_data_V_0_sel)) begin
        INPUT_data_V_0_data_out = INPUT_data_V_0_payload_B;
    end else begin
        INPUT_data_V_0_data_out = INPUT_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        INPUT_last_V_0_ack_out = 1'b1;
    end else begin
        INPUT_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_data_V_1_sel)) begin
        OUTPUT_data_V_1_data_out = OUTPUT_data_V_1_payload_B;
    end else begin
        OUTPUT_data_V_1_data_out = OUTPUT_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state38))) begin
        OUTPUT_data_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_last_V_1_sel)) begin
        OUTPUT_last_V_1_data_out = OUTPUT_last_V_1_payload_B;
    end else begin
        OUTPUT_last_V_1_data_out = OUTPUT_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state38))) begin
        OUTPUT_last_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == OUTPUT_user_V_1_sel)) begin
        OUTPUT_user_V_1_data_out = OUTPUT_user_V_1_payload_B;
    end else begin
        OUTPUT_user_V_1_data_out = OUTPUT_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state38))) begin
        OUTPUT_user_V_1_vld_in = 1'b1;
    end else begin
        OUTPUT_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_reg_4958 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == OUTPUT_last_V_1_ack_in) | (1'b0 == OUTPUT_user_V_1_ack_in) | (1'b0 == OUTPUT_data_V_1_ack_in)) & (OUTPUT_last_V_1_state[1'd0] == 1'b0) & (OUTPUT_user_V_1_state[1'd0] == 1'b0) & (OUTPUT_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i_op_assign_2_phi_fu_885_p4 = col_reg_5035;
    end else begin
        ap_phi_mux_i_op_assign_2_phi_fu_885_p4 = i_op_assign_2_reg_881;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_i_op_assign_phi_fu_874_p4 = ret_V_mid2_v_v_reg_4978;
    end else begin
        ap_phi_mux_i_op_assign_phi_fu_874_p4 = i_op_assign_reg_870;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_862_p4 = indvar_flatten_next_reg_5415;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_862_p4 = indvar_flatten_reg_858;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        ap_phi_mux_p_01027_1_phi_fu_897_p4 = ap_phi_mux_p_01027_4_14_phi_fu_1564_p4;
    end else begin
        ap_phi_mux_p_01027_1_phi_fu_897_p4 = p_01027_1_reg_893;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_p_01027_4_10_phi_fu_1389_p4 = p_Val2_6_10_reg_6006;
    end else begin
        ap_phi_mux_p_01027_4_10_phi_fu_1389_p4 = ap_phi_reg_pp1_iter1_p_01027_4_10_reg_1386;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2179)) begin
        if ((tmp_60_reg_5898 == 1'd0)) begin
            ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 = p_Val2_6_11_reg_6050;
        end else if ((tmp_60_reg_5898 == 1'd1)) begin
            ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 = p_01027_4_10_reg_1386;
        end else begin
            ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 = ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
        end
    end else begin
        ap_phi_mux_p_01027_4_11_phi_fu_1433_p4 = ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2183)) begin
        if ((tmp_64_reg_5987 == 1'd0)) begin
            ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 = p_Val2_6_13_fu_4352_p3;
        end else if ((tmp_64_reg_5987 == 1'd1)) begin
            ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 = ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485;
        end else begin
            ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 = ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
        end
    end else begin
        ap_phi_mux_p_01027_4_13_phi_fu_1520_p4 = ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((tmp_66_reg_6031 == 1'd0)) begin
            ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 = p_Val2_6_14_reg_6159;
        end else if ((tmp_66_reg_6031 == 1'd1)) begin
            ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 = p_01027_4_13_reg_1517;
        end else begin
            ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 = ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560;
        end
    end else begin
        ap_phi_mux_p_01027_4_14_phi_fu_1564_p4 = ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560;
    end
end

always @ (*) begin
    if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        ap_phi_mux_p_01027_4_1_phi_fu_954_p4 = p_Val2_6_1_reg_5469;
    end else begin
        ap_phi_mux_p_01027_4_1_phi_fu_954_p4 = ap_phi_reg_pp1_iter0_p_01027_4_1_reg_951;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2155)) begin
        if ((tmp_40_reg_5435 == 1'd0)) begin
            ap_phi_mux_p_01027_4_2_phi_fu_998_p4 = p_Val2_6_2_reg_5518;
        end else if ((tmp_40_reg_5435 == 1'd1)) begin
            ap_phi_mux_p_01027_4_2_phi_fu_998_p4 = p_01027_4_1_reg_951;
        end else begin
            ap_phi_mux_p_01027_4_2_phi_fu_998_p4 = ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
        end
    end else begin
        ap_phi_mux_p_01027_4_2_phi_fu_998_p4 = ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
        ap_phi_mux_p_01027_4_6_phi_fu_1171_p4 = p_Val2_6_6_reg_5750;
    end else begin
        ap_phi_mux_p_01027_4_6_phi_fu_1171_p4 = ap_phi_reg_pp1_iter0_p_01027_4_6_reg_1168;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2169)) begin
        if ((tmp_50_reg_5692 == 1'd0)) begin
            ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 = p_Val2_6_7_reg_5794;
        end else if ((tmp_50_reg_5692 == 1'd1)) begin
            ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 = p_01027_4_6_reg_1168;
        end else begin
            ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 = ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
        end
    end else begin
        ap_phi_mux_p_01027_4_7_phi_fu_1215_p4 = ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_p_01189_2_10_phi_fu_1411_p4 = cost_d_actual_V_2_10_2_reg_6011;
    end else begin
        ap_phi_mux_p_01189_2_10_phi_fu_1411_p4 = ap_phi_reg_pp1_iter1_p_01189_2_10_reg_1408;
    end
end

always @ (*) begin
    if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        ap_phi_mux_p_01189_2_1_phi_fu_976_p4 = cost_d_actual_V_2_1_1_reg_5479;
    end else begin
        ap_phi_mux_p_01189_2_1_phi_fu_976_p4 = ap_phi_reg_pp1_iter0_p_01189_2_1_reg_973;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
        ap_phi_mux_p_01189_2_6_phi_fu_1193_p4 = cost_d_actual_V_2_6_1_reg_5755;
    end else begin
        ap_phi_mux_p_01189_2_6_phi_fu_1193_p4 = ap_phi_reg_pp1_iter0_p_01189_2_6_reg_1190;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        ap_phi_mux_p_0943_1_phi_fu_909_p4 = ap_phi_mux_p_0943_4_14_phi_fu_1576_p4;
    end else begin
        ap_phi_mux_p_0943_1_phi_fu_909_p4 = p_0943_1_reg_905;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (tmp_58_reg_5854 == 1'd0) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_p_0943_4_10_phi_fu_1400_p4 = p_Val2_5_10_reg_6001;
    end else begin
        ap_phi_mux_p_0943_4_10_phi_fu_1400_p4 = ap_phi_reg_pp1_iter1_p_0943_4_10_reg_1397;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2179)) begin
        if ((tmp_60_reg_5898 == 1'd0)) begin
            ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 = p_Val2_5_11_reg_6045;
        end else if ((tmp_60_reg_5898 == 1'd1)) begin
            ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 = p_0943_4_10_reg_1397;
        end else begin
            ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 = ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
        end
    end else begin
        ap_phi_mux_p_0943_4_11_phi_fu_1444_p4 = ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2181)) begin
        if ((tmp_62_reg_5953 == 1'd0)) begin
            ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 = p_Val2_5_12_reg_6086;
        end else if ((tmp_62_reg_5953 == 1'd1)) begin
            ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 = p_0943_4_11_reg_1441;
        end else begin
            ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 = ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
        end
    end else begin
        ap_phi_mux_p_0943_4_12_phi_fu_1477_p4 = ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2183)) begin
        if ((tmp_64_reg_5987 == 1'd0)) begin
            ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 = p_Val2_5_13_reg_6118;
        end else if ((tmp_64_reg_5987 == 1'd1)) begin
            ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 = p_0943_4_12_reg_1474;
        end else begin
            ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 = ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
        end
    end else begin
        ap_phi_mux_p_0943_4_13_phi_fu_1531_p4 = ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1809)) begin
        if ((tmp_66_reg_6031 == 1'd0)) begin
            ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 = p_Val2_5_14_reg_6153;
        end else if ((tmp_66_reg_6031 == 1'd1)) begin
            ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 = p_0943_4_13_reg_1528;
        end else begin
            ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 = ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572;
        end
    end else begin
        ap_phi_mux_p_0943_4_14_phi_fu_1576_p4 = ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572;
    end
end

always @ (*) begin
    if (((tmp_23_reg_5269 == 1'd1) & (exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        ap_phi_mux_p_0943_4_1_phi_fu_965_p4 = p_Val2_5_1_reg_5464;
    end else begin
        ap_phi_mux_p_0943_4_1_phi_fu_965_p4 = ap_phi_reg_pp1_iter0_p_0943_4_1_reg_962;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2155)) begin
        if ((tmp_40_reg_5435 == 1'd0)) begin
            ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 = p_Val2_5_2_reg_5513;
        end else if ((tmp_40_reg_5435 == 1'd1)) begin
            ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 = p_0943_4_1_reg_962;
        end else begin
            ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 = ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
        end
    end else begin
        ap_phi_mux_p_0943_4_2_phi_fu_1009_p4 = ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2157)) begin
        if ((tmp_42_reg_5489 == 1'd0)) begin
            ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 = p_Val2_5_3_reg_5573;
        end else if ((tmp_42_reg_5489 == 1'd1)) begin
            ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 = p_0943_4_2_reg_1006;
        end else begin
            ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 = ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
        end
    end else begin
        ap_phi_mux_p_0943_4_3_phi_fu_1041_p4 = ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2159)) begin
        if ((tmp_44_reg_5534 == 1'd0)) begin
            ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 = p_Val2_5_4_reg_5622;
        end else if ((tmp_44_reg_5534 == 1'd1)) begin
            ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 = p_0943_4_3_reg_1038;
        end else begin
            ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 = ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
        end
    end else begin
        ap_phi_mux_p_0943_4_4_phi_fu_1084_p4 = ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (tmp_48_reg_5632 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
        ap_phi_mux_p_0943_4_6_phi_fu_1182_p4 = p_Val2_5_6_reg_5745;
    end else begin
        ap_phi_mux_p_0943_4_6_phi_fu_1182_p4 = ap_phi_reg_pp1_iter0_p_0943_4_6_reg_1179;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2169)) begin
        if ((tmp_50_reg_5692 == 1'd0)) begin
            ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 = p_Val2_5_7_reg_5789;
        end else if ((tmp_50_reg_5692 == 1'd1)) begin
            ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 = p_0943_4_6_reg_1179;
        end else begin
            ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 = ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
        end
    end else begin
        ap_phi_mux_p_0943_4_7_phi_fu_1226_p4 = ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2171)) begin
        if ((tmp_52_reg_5726 == 1'd0)) begin
            ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 = p_Val2_5_8_reg_5839;
        end else if ((tmp_52_reg_5726 == 1'd1)) begin
            ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 = p_0943_4_7_reg_1223;
        end else begin
            ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 = ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
        end
    end else begin
        ap_phi_mux_p_0943_4_8_phi_fu_1258_p4 = ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1797)) begin
        if ((tmp_54_reg_5770 == 1'd0)) begin
            ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 = p_Val2_5_9_reg_5888;
        end else if ((tmp_54_reg_5770 == 1'd1)) begin
            ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 = p_0943_4_8_reg_1255;
        end else begin
            ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 = ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
        end
    end else begin
        ap_phi_mux_p_0943_4_9_phi_fu_1301_p4 = ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298;
    end
end

always @ (*) begin
    if ((~((1'b0 == OUTPUT_last_V_1_ack_in) | (1'b0 == OUTPUT_user_V_1_ack_in) | (1'b0 == OUTPUT_data_V_1_ack_in)) & (OUTPUT_last_V_1_state[1'd0] == 1'b0) & (OUTPUT_user_V_1_state[1'd0] == 1'b0) & (OUTPUT_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage8) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
            cost_last_line_0_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_0_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_0_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_0_V_ce0 = 1'b1;
    end else begin
        cost_last_line_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_0_V_we0 = 1'b1;
    end else begin
        cost_last_line_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_10_V_address0 = tmp_12_reg_5109;
    end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_10_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_10_V_ce0 = 1'b1;
    end else begin
        cost_last_line_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_10_V_we0 = 1'b1;
    end else begin
        cost_last_line_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_11_V_address0 = tmp_12_reg_5109_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_11_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_11_V_ce0 = 1'b1;
    end else begin
        cost_last_line_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_11_V_we0 = 1'b1;
    end else begin
        cost_last_line_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_12_V_address0 = tmp_12_reg_5109_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_12_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_12_V_ce0 = 1'b1;
    end else begin
        cost_last_line_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_12_V_we0 = 1'b1;
    end else begin
        cost_last_line_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_13_V_address0 = tmp_12_reg_5109_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_13_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_13_V_ce0 = 1'b1;
    end else begin
        cost_last_line_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_13_V_we0 = 1'b1;
    end else begin
        cost_last_line_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_14_V_address0 = tmp_12_reg_5109_pp1_iter1_reg;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7))) begin
        cost_last_line_14_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        cost_last_line_14_V_ce0 = 1'b1;
    end else begin
        cost_last_line_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_14_V_we0 = 1'b1;
    end else begin
        cost_last_line_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage8) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_15_V_address0 = tmp_12_reg_5109_pp1_iter1_reg;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
        cost_last_line_15_V_address0 = tmp_27_reg_5040;
    end else begin
        cost_last_line_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        cost_last_line_15_V_ce0 = 1'b1;
    end else begin
        cost_last_line_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage8_11001) & (exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_15_V_we0 = 1'b1;
    end else begin
        cost_last_line_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9))) begin
            cost_last_line_1_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_1_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_1_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001)))) begin
        cost_last_line_1_V_ce0 = 1'b1;
    end else begin
        cost_last_line_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001))) begin
        cost_last_line_1_V_we0 = 1'b1;
    end else begin
        cost_last_line_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
            cost_last_line_2_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_2_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_2_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001)))) begin
        cost_last_line_2_V_ce0 = 1'b1;
    end else begin
        cost_last_line_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        cost_last_line_2_V_we0 = 1'b1;
    end else begin
        cost_last_line_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11))) begin
            cost_last_line_3_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_3_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_3_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001)))) begin
        cost_last_line_3_V_ce0 = 1'b1;
    end else begin
        cost_last_line_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001))) begin
        cost_last_line_3_V_we0 = 1'b1;
    end else begin
        cost_last_line_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12))) begin
            cost_last_line_4_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_4_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_4_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001)))) begin
        cost_last_line_4_V_ce0 = 1'b1;
    end else begin
        cost_last_line_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001))) begin
        cost_last_line_4_V_we0 = 1'b1;
    end else begin
        cost_last_line_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage14) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
            cost_last_line_5_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_5_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_5_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001)))) begin
        cost_last_line_5_V_ce0 = 1'b1;
    end else begin
        cost_last_line_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001))) begin
        cost_last_line_5_V_we0 = 1'b1;
    end else begin
        cost_last_line_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15))) begin
            cost_last_line_6_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_6_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_6_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001)))) begin
        cost_last_line_6_V_ce0 = 1'b1;
    end else begin
        cost_last_line_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001))) begin
        cost_last_line_6_V_we0 = 1'b1;
    end else begin
        cost_last_line_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16))) begin
            cost_last_line_7_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_7_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_7_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001)))) begin
        cost_last_line_7_V_ce0 = 1'b1;
    end else begin
        cost_last_line_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001))) begin
        cost_last_line_7_V_we0 = 1'b1;
    end else begin
        cost_last_line_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17))) begin
            cost_last_line_8_V_address0 = tmp_12_reg_5109;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            cost_last_line_8_V_address0 = tmp_27_fu_1957_p1;
        end else begin
            cost_last_line_8_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001)))) begin
        cost_last_line_8_V_ce0 = 1'b1;
    end else begin
        cost_last_line_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001))) begin
        cost_last_line_8_V_we0 = 1'b1;
    end else begin
        cost_last_line_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        cost_last_line_9_V_address0 = tmp_12_reg_5109;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        cost_last_line_9_V_address0 = tmp_27_fu_1957_p1;
    end else begin
        cost_last_line_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        cost_last_line_9_V_ce0 = 1'b1;
    end else begin
        cost_last_line_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        cost_last_line_9_V_we0 = 1'b1;
    end else begin
        cost_last_line_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        dMap_V_address0 = tmp_20_fu_4703_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dMap_V_address0 = tmp_14_fu_4661_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10))) begin
        dMap_V_address0 = tmp_13_cast_reg_5010_pp1_iter1_reg;
    end else begin
        dMap_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        dMap_V_address1 = tmp_18_fu_4693_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dMap_V_address1 = tmp_16_fu_4672_p1;
    end else begin
        dMap_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001)))) begin
        dMap_V_ce0 = 1'b1;
    end else begin
        dMap_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36))) begin
        dMap_V_ce1 = 1'b1;
    end else begin
        dMap_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001))) begin
        dMap_V_we0 = 1'b1;
    end else begin
        dMap_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38))) begin
        dMapout_TDATA_blk_n = OUTPUT_data_V_1_state[1'd1];
    end else begin
        dMapout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            exponentials_V_address0 = tmp_i1_fu_2034_p1;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            exponentials_V_address0 = tmp_i_fu_2004_p1;
        end else begin
            exponentials_V_address0 = 'bx;
        end
    end else begin
        exponentials_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        exponentials_V_ce0 = 1'b1;
    end else begin
        exponentials_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            grp_fu_1728_p0 = i_op_assign_2_mid2_reg_4988_pp1_iter1_reg;
        end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
            grp_fu_1728_p0 = i_op_assign_2_mid2_reg_4988;
        end else begin
            grp_fu_1728_p0 = 'bx;
        end
    end else begin
        grp_fu_1728_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            grp_fu_1738_p0 = i_op_assign_2_mid2_reg_4988_pp1_iter1_reg;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_1738_p0 = i_op_assign_2_mid2_reg_4988;
        end else begin
            grp_fu_1738_p0 = 'bx;
        end
    end else begin
        grp_fu_1738_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_stream_TDATA_blk_n = INPUT_data_V_0_state[1'd0];
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        leftImage_V_address0 = tmp_13_cast_fu_1926_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        leftImage_V_address0 = tmp_2_fu_1803_p1;
    end else begin
        leftImage_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4)))) begin
        leftImage_V_ce0 = 1'b1;
    end else begin
        leftImage_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        leftImage_V_ce1 = 1'b1;
    end else begin
        leftImage_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        leftImage_V_we0 = 1'b1;
    end else begin
        leftImage_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        leftImage_V_we1 = 1'b1;
    end else begin
        leftImage_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            pixel_values_left_V_address0 = tmp_12_fu_1980_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            pixel_values_left_V_address0 = tmp_25_fu_1937_p1;
        end else begin
            pixel_values_left_V_address0 = 'bx;
        end
    end else begin
        pixel_values_left_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        pixel_values_left_V_ce0 = 1'b1;
    end else begin
        pixel_values_left_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        pixel_values_left_V_ce1 = 1'b1;
    end else begin
        pixel_values_left_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        pixel_values_left_V_we0 = 1'b1;
    end else begin
        pixel_values_left_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        rightImage_V_address0 = tmp_13_cast_fu_1926_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rightImage_V_address0 = tmp_2_fu_1803_p1;
    end else begin
        rightImage_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4)))) begin
        rightImage_V_ce0 = 1'b1;
    end else begin
        rightImage_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        rightImage_V_ce1 = 1'b1;
    end else begin
        rightImage_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        rightImage_V_we0 = 1'b1;
    end else begin
        rightImage_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
        rightImage_V_we1 = 1'b1;
    end else begin
        rightImage_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_fu_1780_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == INPUT_data_V_0_vld_out) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((~((exitcond_flatten_reg_4958 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) & (1'b0 == ap_block_pp1_stage7_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end else if (((exitcond_flatten_reg_4958 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_pp1_stage8 : begin
            if ((1'b0 == ap_block_pp1_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end
        end
        ap_ST_fsm_pp1_stage9 : begin
            if ((1'b0 == ap_block_pp1_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end
        end
        ap_ST_fsm_pp1_stage10 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_subdone)) & (1'b0 == ap_block_pp1_stage10_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end
        end
        ap_ST_fsm_pp1_stage11 : begin
            if ((1'b0 == ap_block_pp1_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end
        end
        ap_ST_fsm_pp1_stage12 : begin
            if ((1'b0 == ap_block_pp1_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end
        end
        ap_ST_fsm_pp1_stage13 : begin
            if ((1'b0 == ap_block_pp1_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end
        end
        ap_ST_fsm_pp1_stage14 : begin
            if ((1'b0 == ap_block_pp1_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end
        end
        ap_ST_fsm_pp1_stage15 : begin
            if ((1'b0 == ap_block_pp1_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end
        end
        ap_ST_fsm_pp1_stage16 : begin
            if ((1'b0 == ap_block_pp1_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage16;
            end
        end
        ap_ST_fsm_pp1_stage17 : begin
            if ((1'b0 == ap_block_pp1_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage17;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((tmp_8_fu_4638_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == OUTPUT_data_V_1_ack_in) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if ((~((1'b0 == OUTPUT_last_V_1_ack_in) | (1'b0 == OUTPUT_user_V_1_ack_in) | (1'b0 == OUTPUT_data_V_1_ack_in)) & (OUTPUT_last_V_1_state[1'd0] == 1'b0) & (OUTPUT_user_V_1_state[1'd0] == 1'b0) & (OUTPUT_data_V_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign INPUT_data_V_0_ack_in = INPUT_data_V_0_state[1'd1];

assign INPUT_data_V_0_load_A = (~INPUT_data_V_0_sel_wr & INPUT_data_V_0_state_cmp_full);

assign INPUT_data_V_0_load_B = (INPUT_data_V_0_state_cmp_full & INPUT_data_V_0_sel_wr);

assign INPUT_data_V_0_sel = INPUT_data_V_0_sel_rd;

assign INPUT_data_V_0_state_cmp_full = ((INPUT_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign INPUT_data_V_0_vld_in = in_stream_TVALID;

assign INPUT_data_V_0_vld_out = INPUT_data_V_0_state[1'd0];

assign INPUT_last_V_0_vld_in = in_stream_TVALID;

assign OUTPUT_data_V_1_ack_in = OUTPUT_data_V_1_state[1'd1];

assign OUTPUT_data_V_1_ack_out = dMapout_TREADY;

assign OUTPUT_data_V_1_load_A = (~OUTPUT_data_V_1_sel_wr & OUTPUT_data_V_1_state_cmp_full);

assign OUTPUT_data_V_1_load_B = (OUTPUT_data_V_1_state_cmp_full & OUTPUT_data_V_1_sel_wr);

assign OUTPUT_data_V_1_sel = OUTPUT_data_V_1_sel_rd;

assign OUTPUT_data_V_1_state_cmp_full = ((OUTPUT_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign OUTPUT_data_V_1_vld_out = OUTPUT_data_V_1_state[1'd0];

assign OUTPUT_last_V_1_ack_in = OUTPUT_last_V_1_state[1'd1];

assign OUTPUT_last_V_1_ack_out = dMapout_TREADY;

assign OUTPUT_last_V_1_load_A = (~OUTPUT_last_V_1_sel_wr & OUTPUT_last_V_1_state_cmp_full);

assign OUTPUT_last_V_1_load_B = (OUTPUT_last_V_1_state_cmp_full & OUTPUT_last_V_1_sel_wr);

assign OUTPUT_last_V_1_sel = OUTPUT_last_V_1_sel_rd;

assign OUTPUT_last_V_1_state_cmp_full = ((OUTPUT_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign OUTPUT_last_V_1_vld_out = OUTPUT_last_V_1_state[1'd0];

assign OUTPUT_user_V_1_ack_in = OUTPUT_user_V_1_state[1'd1];

assign OUTPUT_user_V_1_ack_out = dMapout_TREADY;

assign OUTPUT_user_V_1_load_A = (~OUTPUT_user_V_1_sel_wr & OUTPUT_user_V_1_state_cmp_full);

assign OUTPUT_user_V_1_load_B = (OUTPUT_user_V_1_state_cmp_full & OUTPUT_user_V_1_sel_wr);

assign OUTPUT_user_V_1_sel = OUTPUT_user_V_1_sel_rd;

assign OUTPUT_user_V_1_state_cmp_full = ((OUTPUT_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign OUTPUT_user_V_1_vld_out = OUTPUT_user_V_1_state[1'd0];

assign agg_result_V_i_i10_fu_3344_p3 = ((tmp_i_i10_fu_3329_p2[0:0] === 1'b1) ? tmp_i_i10_25_fu_3339_p2 : tmp_36_i_i10_fu_3334_p2);

assign agg_result_V_i_i11_fu_3506_p3 = ((tmp_i_i11_fu_3491_p2[0:0] === 1'b1) ? tmp_i_i11_27_fu_3501_p2 : tmp_36_i_i11_fu_3496_p2);

assign agg_result_V_i_i12_fu_3705_p3 = ((tmp_i_i12_reg_5932[0:0] === 1'b1) ? tmp_i_i12_29_reg_5942 : tmp_36_i_i12_reg_5937);

assign agg_result_V_i_i13_fu_3831_p3 = ((tmp_i_i13_fu_3816_p2[0:0] === 1'b1) ? tmp_i_i13_33_fu_3826_p2 : tmp_36_i_i13_fu_3821_p2);

assign agg_result_V_i_i14_fu_3989_p3 = ((tmp_i_i14_fu_3974_p2[0:0] === 1'b1) ? tmp_i_i14_35_fu_3984_p2 : tmp_36_i_i14_fu_3979_p2);

assign agg_result_V_i_i15_fu_4132_p3 = ((tmp_i_i15_fu_4117_p2[0:0] === 1'b1) ? tmp_i_i15_37_fu_4127_p2 : tmp_36_i_i15_fu_4122_p2);

assign agg_result_V_i_i16_fu_4285_p3 = ((tmp_i_i16_fu_4270_p2[0:0] === 1'b1) ? tmp_i_i16_39_fu_4280_p2 : tmp_36_i_i16_fu_4275_p2);

assign agg_result_V_i_i17_fu_4464_p3 = ((tmp_i_i17_reg_6138[0:0] === 1'b1) ? tmp_i_i17_42_reg_6148 : tmp_36_i_i17_reg_6143);

assign agg_result_V_i_i1_fu_2026_p3 = ((tmp_i_i1_fu_2014_p2[0:0] === 1'b1) ? tmp_i_i1_45_fu_2022_p2 : tmp_36_i_i1_fu_2018_p2);

assign agg_result_V_i_i2_fu_2132_p3 = ((tmp_i_i2_fu_2120_p2[0:0] === 1'b1) ? tmp_i_i2_10_fu_2128_p2 : tmp_36_i_i2_fu_2124_p2);

assign agg_result_V_i_i3_fu_2241_p3 = ((tmp_i_i3_fu_2226_p2[0:0] === 1'b1) ? tmp_i_i3_12_fu_2236_p2 : tmp_36_i_i3_fu_2231_p2);

assign agg_result_V_i_i4_fu_2382_p3 = ((tmp_i_i4_fu_2367_p2[0:0] === 1'b1) ? tmp_i_i4_13_fu_2377_p2 : tmp_36_i_i4_fu_2372_p2);

assign agg_result_V_i_i5_fu_2541_p3 = ((tmp_i_i5_fu_2526_p2[0:0] === 1'b1) ? tmp_i_i5_15_fu_2536_p2 : tmp_36_i_i5_fu_2531_p2);

assign agg_result_V_i_i6_fu_2699_p3 = ((tmp_i_i6_fu_2684_p2[0:0] === 1'b1) ? tmp_i_i6_17_fu_2694_p2 : tmp_36_i_i6_fu_2689_p2);

assign agg_result_V_i_i7_fu_2902_p3 = ((tmp_i_i7_reg_5671[0:0] === 1'b1) ? tmp_i_i7_19_reg_5681 : tmp_36_i_i7_reg_5676);

assign agg_result_V_i_i8_fu_3031_p3 = ((tmp_i_i8_fu_3016_p2[0:0] === 1'b1) ? tmp_i_i8_21_fu_3026_p2 : tmp_36_i_i8_fu_3021_p2);

assign agg_result_V_i_i9_fu_3189_p3 = ((tmp_i_i9_fu_3174_p2[0:0] === 1'b1) ? tmp_i_i9_23_fu_3184_p2 : tmp_36_i_i9_fu_3179_p2);

assign agg_result_V_i_i_fu_1996_p3 = ((tmp_i_i_fu_1984_p2[0:0] === 1'b1) ? tmp_i_i_44_fu_1992_p2 : tmp_36_i_i_fu_1988_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage10 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage11 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage12 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage13 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage14 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp1_stage15 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp1_stage16 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp1_stage17 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage8 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage9 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage10_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40 = ((1'b0 == OUTPUT_last_V_1_ack_in) | (1'b0 == OUTPUT_user_V_1_ack_in) | (1'b0 == OUTPUT_data_V_1_ack_in));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1109 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001));
end

always @ (*) begin
    ap_condition_1791 = ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_1797 = ((exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0));
end

always @ (*) begin
    ap_condition_1809 = ((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage7));
end

always @ (*) begin
    ap_condition_1829 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001));
end

always @ (*) begin
    ap_condition_1859 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001));
end

always @ (*) begin
    ap_condition_1877 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001));
end

always @ (*) begin
    ap_condition_1918 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001));
end

always @ (*) begin
    ap_condition_1932 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001));
end

always @ (*) begin
    ap_condition_1950 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17_11001));
end

always @ (*) begin
    ap_condition_2014 = ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2031 = ((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2050 = ((1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2070 = ((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2155 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10));
end

always @ (*) begin
    ap_condition_2157 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11));
end

always @ (*) begin
    ap_condition_2159 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12));
end

always @ (*) begin
    ap_condition_2169 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16));
end

always @ (*) begin
    ap_condition_2171 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage17) & (1'b0 == ap_block_pp1_stage17));
end

always @ (*) begin
    ap_condition_2179 = ((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2181 = ((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2183 = ((exitcond_flatten_reg_4958_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2318 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage16) & (1'b0 == ap_block_pp1_stage16_11001));
end

always @ (*) begin
    ap_condition_2324 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage12) & (1'b0 == ap_block_pp1_stage12_11001));
end

always @ (*) begin
    ap_condition_2326 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage11) & (1'b0 == ap_block_pp1_stage11_11001));
end

always @ (*) begin
    ap_condition_2328 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage10) & (1'b0 == ap_block_pp1_stage10_11001));
end

always @ (*) begin
    ap_condition_4521 = ((exitcond_flatten_reg_4958 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage13) & (1'b0 == ap_block_pp1_stage13_11001));
end

always @ (*) begin
    ap_condition_4527 = ((1'b0 == ap_block_pp1_stage8_11001) & (tmp_23_reg_5269 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage8));
end

always @ (*) begin
    ap_condition_4531 = ((tmp_23_reg_5269 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage9) & (1'b0 == ap_block_pp1_stage9_11001));
end

always @ (*) begin
    ap_condition_4536 = ((tmp_48_reg_5632 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage14) & (1'b0 == ap_block_pp1_stage14_11001));
end

always @ (*) begin
    ap_condition_4540 = ((tmp_48_reg_5632 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage15) & (1'b0 == ap_block_pp1_stage15_11001));
end

always @ (*) begin
    ap_condition_962 = ((1'b0 == ap_block_pp1_stage7_11001) & (exitcond_flatten_reg_4958 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage7) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_p_01027_4_10_reg_1386 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_12_reg_1485 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_2_reg_995 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_7_reg_1212 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_8_reg_1266 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_9_reg_1309 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01027_4_s_reg_1342 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_10_reg_1419 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_11_reg_1463 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_12_reg_1506 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_13_reg_1549 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_14_reg_1584 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_8_reg_1288 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_9_reg_1331 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01181_2_s_reg_1375 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_10_reg_1408 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_11_reg_1452 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_12_reg_1495 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_13_reg_1539 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_8_reg_1277 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_9_reg_1320 = 'bx;

assign ap_phi_reg_pp1_iter0_p_01189_2_s_reg_1364 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_10_reg_1397 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_2_reg_1006 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_3_reg_1038 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_4_reg_1081 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_7_reg_1223 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_8_reg_1255 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0943_4_s_reg_1353 = 'bx;

assign ap_phi_reg_pp1_iter1_p_01027_4_11_reg_1430 = 'bx;

assign ap_phi_reg_pp1_iter1_p_01027_4_13_reg_1517 = 'bx;

assign ap_phi_reg_pp1_iter1_p_01027_4_14_reg_1560 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0943_4_11_reg_1441 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0943_4_12_reg_1474 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0943_4_13_reg_1528 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0943_4_14_reg_1572 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0943_4_9_reg_1298 = 'bx;

always @ (*) begin
    ap_rst_n_AXI_LITE_clk_inv = ~ap_rst_n_AXI_LITE_clk;
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound_fu_1875_p0 = bound_fu_1875_p00;

assign bound_fu_1875_p00 = cols_V;

assign bound_fu_1875_p1 = bound_fu_1875_p10;

assign bound_fu_1875_p10 = $unsigned(cast_fu_1869_p0);

assign bound_fu_1875_p2 = (bound_fu_1875_p0 * bound_fu_1875_p1);

assign cast_fu_1869_p0 = rows_V;

assign col_fu_1951_p2 = ($signed(32'd1) + $signed(i_op_assign_2_mid2_fu_1915_p3));

assign col_packets_fu_1758_p4 = {{cols_V[31:1]}};

assign cost_d_actual_V_10_c_fu_3710_p1 = agg_result_V_i_i12_fu_3705_p3;

assign cost_d_actual_V_11_c_fu_3839_p1 = agg_result_V_i_i13_fu_3831_p3;

assign cost_d_actual_V_12_c_fu_3997_p1 = agg_result_V_i_i14_fu_3989_p3;

assign cost_d_actual_V_13_c_fu_4140_p1 = agg_result_V_i_i15_fu_4132_p3;

assign cost_d_actual_V_14_c_fu_4293_p1 = agg_result_V_i_i16_fu_4285_p3;

assign cost_d_actual_V_15_c_fu_4469_p1 = agg_result_V_i_i17_fu_4464_p3;

assign cost_d_actual_V_16_c_fu_2390_p1 = agg_result_V_i_i4_fu_2382_p3;

assign cost_d_actual_V_1_10_1_fu_3888_p1 = cost_d_actual_V_1_10_fu_3882_p2;

assign cost_d_actual_V_1_10_fu_3882_p2 = (p_7_10_cast_fu_3878_p1 + cost_d_actual_V_11_c_fu_3839_p1);

assign cost_d_actual_V_1_11_1_fu_4046_p1 = cost_d_actual_V_1_11_fu_4040_p2;

assign cost_d_actual_V_1_11_fu_4040_p2 = (p_7_11_cast_fu_4036_p1 + cost_d_actual_V_12_c_fu_3997_p1);

assign cost_d_actual_V_1_12_1_fu_4190_p1 = cost_d_actual_V_1_12_fu_4184_p2;

assign cost_d_actual_V_1_12_fu_4184_p2 = (p_7_12_cast_fu_4180_p1 + cost_d_actual_V_13_c_fu_4140_p1);

assign cost_d_actual_V_1_13_1_fu_4349_p1 = cost_d_actual_V_1_13_reg_6123;

assign cost_d_actual_V_1_13_fu_4337_p2 = (p_7_13_cast_fu_4333_p1 + cost_d_actual_V_14_c_fu_4293_p1);

assign cost_d_actual_V_1_14_1_fu_4492_p1 = cost_d_actual_V_1_14_fu_4486_p2;

assign cost_d_actual_V_1_14_fu_4486_p2 = (p_7_14_cast_fu_4482_p1 + cost_d_actual_V_15_c_fu_4469_p1);

assign cost_d_actual_V_1_1_fu_2273_p2 = (p_7_1_cast_fu_2269_p1 + cost_d_actual_V_cas_fu_2249_p1);

assign cost_d_actual_V_1_1_s_fu_2279_p1 = cost_d_actual_V_1_1_fu_2273_p2;

assign cost_d_actual_V_1_2_fu_2433_p2 = (p_7_2_cast_fu_2429_p1 + cost_d_actual_V_16_c_fu_2390_p1);

assign cost_d_actual_V_1_2_s_fu_2439_p1 = cost_d_actual_V_1_2_fu_2433_p2;

assign cost_d_actual_V_1_3_fu_2593_p2 = (p_7_3_cast_fu_2589_p1 + cost_d_actual_V_3_ca_fu_2549_p1);

assign cost_d_actual_V_1_3_s_fu_2599_p1 = cost_d_actual_V_1_3_fu_2593_p2;

assign cost_d_actual_V_1_4_fu_2751_p2 = (p_7_4_cast_fu_2747_p1 + cost_d_actual_V_4_ca_fu_2707_p1);

assign cost_d_actual_V_1_4_s_fu_2791_p1 = cost_d_actual_V_1_4_reg_5627;

assign cost_d_actual_V_1_5_fu_2924_p2 = (p_7_5_cast_fu_2920_p1 + cost_d_actual_V_5_ca_fu_2907_p1);

assign cost_d_actual_V_1_5_s_fu_2930_p1 = cost_d_actual_V_1_5_fu_2924_p2;

assign cost_d_actual_V_1_6_fu_3082_p2 = (p_7_6_cast_fu_3078_p1 + cost_d_actual_V_6_ca_fu_3039_p1);

assign cost_d_actual_V_1_6_s_fu_3088_p1 = cost_d_actual_V_1_6_fu_3082_p2;

assign cost_d_actual_V_1_7_fu_3240_p2 = (p_7_7_cast_fu_3236_p1 + cost_d_actual_V_7_ca_fu_3197_p1);

assign cost_d_actual_V_1_7_s_fu_3246_p1 = cost_d_actual_V_1_7_fu_3240_p2;

assign cost_d_actual_V_1_8_fu_3396_p2 = (p_7_8_cast_fu_3392_p1 + cost_d_actual_V_8_ca_fu_3352_p1);

assign cost_d_actual_V_1_8_s_fu_3402_p1 = cost_d_actual_V_1_8_fu_3396_p2;

assign cost_d_actual_V_1_9_fu_3558_p2 = (p_7_9_cast_fu_3554_p1 + cost_d_actual_V_9_ca_fu_3514_p1);

assign cost_d_actual_V_1_9_s_fu_3594_p1 = cost_d_actual_V_1_9_reg_5893;

assign cost_d_actual_V_1_c_fu_3733_p1 = cost_d_actual_V_1_s_fu_3727_p2;

assign cost_d_actual_V_1_ca_fu_2170_p1 = cost_d_actual_V_1_fu_2164_p2;

assign cost_d_actual_V_1_fu_2164_p2 = (cost_d_actual_V_cast_fu_2140_p1 + p_7_cast_fu_2160_p1);

assign cost_d_actual_V_1_s_fu_3727_p2 = (p_7_cast_30_fu_3723_p1 + cost_d_actual_V_10_c_fu_3710_p1);

assign cost_d_actual_V_2_10_1_fu_3924_p1 = cost_d_actual_V_2_10_fu_3918_p2;

assign cost_d_actual_V_2_10_2_fu_3934_p3 = ((tmp_50_10_fu_3928_p2[0:0] === 1'b1) ? cost_d_actual_V_2_10_1_fu_3924_p1 : ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364);

assign cost_d_actual_V_2_10_fu_3918_p2 = (p_8_10_cast_fu_3914_p1 + cost_d_actual_V_1_10_1_fu_3888_p1);

assign cost_d_actual_V_2_11_1_fu_4082_p1 = cost_d_actual_V_2_11_fu_4076_p2;

assign cost_d_actual_V_2_11_2_fu_4104_p3 = ((tmp_50_11_reg_6060[0:0] === 1'b1) ? cost_d_actual_V_2_11_1_reg_6055 : p_01189_2_10_reg_1408);

assign cost_d_actual_V_2_11_fu_4076_p2 = (p_8_11_cast_fu_4072_p1 + cost_d_actual_V_1_11_1_fu_4046_p1);

assign cost_d_actual_V_2_12_1_fu_4245_p1 = cost_d_actual_V_2_12_reg_6096;

assign cost_d_actual_V_2_12_2_fu_4254_p3 = ((tmp_50_12_fu_4248_p2[0:0] === 1'b1) ? cost_d_actual_V_2_12_1_fu_4245_p1 : ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452);

assign cost_d_actual_V_2_12_fu_4220_p2 = (p_8_12_cast_fu_4216_p1 + cost_d_actual_V_1_12_1_fu_4190_p1);

assign cost_d_actual_V_2_13_1_fu_4379_p1 = cost_d_actual_V_2_13_fu_4373_p2;

assign cost_d_actual_V_2_13_2_fu_4389_p3 = ((tmp_50_13_fu_4383_p2[0:0] === 1'b1) ? cost_d_actual_V_2_13_1_fu_4379_p1 : ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495);

assign cost_d_actual_V_2_13_fu_4373_p2 = (p_8_13_cast_fu_4369_p1 + cost_d_actual_V_1_13_1_fu_4349_p1);

assign cost_d_actual_V_2_14_1_fu_4511_p1 = cost_d_actual_V_2_14_fu_4505_p2;

assign cost_d_actual_V_2_14_fu_4505_p2 = (p_8_14_cast_fu_4502_p1 + cost_d_actual_V_1_14_1_fu_4492_p1);

assign cost_d_actual_V_2_1_1_fu_2325_p3 = ((tmp_50_1_fu_2319_p2[0:0] === 1'b1) ? cost_d_actual_V_2_1_s_fu_2315_p1 : ap_phi_reg_pp1_iter0_p_01189_2_reg_939);

assign cost_d_actual_V_2_1_fu_2309_p2 = (p_8_1_cast_fu_2305_p1 + cost_d_actual_V_1_1_s_fu_2279_p1);

assign cost_d_actual_V_2_1_s_fu_2315_p1 = cost_d_actual_V_2_1_fu_2309_p2;

assign cost_d_actual_V_2_2_1_fu_2513_p3 = ((tmp_50_2_reg_5528[0:0] === 1'b1) ? cost_d_actual_V_2_2_s_reg_5523 : p_01189_2_1_reg_973);

assign cost_d_actual_V_2_2_fu_2469_p2 = (p_8_2_cast_fu_2465_p1 + cost_d_actual_V_1_2_s_fu_2439_p1);

assign cost_d_actual_V_2_2_s_fu_2475_p1 = cost_d_actual_V_2_2_fu_2469_p2;

assign cost_d_actual_V_2_3_1_fu_2668_p3 = ((tmp_50_3_fu_2662_p2[0:0] === 1'b1) ? cost_d_actual_V_2_3_s_fu_2659_p1 : ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017);

assign cost_d_actual_V_2_3_fu_2629_p2 = (p_8_3_cast_fu_2625_p1 + cost_d_actual_V_1_3_s_fu_2599_p1);

assign cost_d_actual_V_2_3_s_fu_2659_p1 = cost_d_actual_V_2_3_reg_5583;

assign cost_d_actual_V_2_4_1_fu_2830_p3 = ((tmp_50_4_fu_2824_p2[0:0] === 1'b1) ? cost_d_actual_V_2_4_s_fu_2820_p1 : ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060);

assign cost_d_actual_V_2_4_fu_2814_p2 = (p_8_4_cast_fu_2810_p1 + cost_d_actual_V_1_4_s_fu_2791_p1);

assign cost_d_actual_V_2_4_s_fu_2820_p1 = cost_d_actual_V_2_4_fu_2814_p2;

assign cost_d_actual_V_2_5_1_fu_2976_p3 = ((tmp_50_5_fu_2970_p2[0:0] === 1'b1) ? cost_d_actual_V_2_5_s_fu_2966_p1 : ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103);

assign cost_d_actual_V_2_5_fu_2960_p2 = (p_8_5_cast_fu_2956_p1 + cost_d_actual_V_1_5_s_fu_2930_p1);

assign cost_d_actual_V_2_5_s_fu_2966_p1 = cost_d_actual_V_2_5_fu_2960_p2;

assign cost_d_actual_V_2_6_1_fu_3134_p3 = ((tmp_50_6_fu_3128_p2[0:0] === 1'b1) ? cost_d_actual_V_2_6_s_fu_3124_p1 : ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146);

assign cost_d_actual_V_2_6_fu_3118_p2 = (p_8_6_cast_fu_3114_p1 + cost_d_actual_V_1_6_s_fu_3088_p1);

assign cost_d_actual_V_2_6_s_fu_3124_p1 = cost_d_actual_V_2_6_fu_3118_p2;

assign cost_d_actual_V_2_7_1_fu_3316_p3 = ((tmp_50_7_reg_5804[0:0] === 1'b1) ? cost_d_actual_V_2_7_s_reg_5799 : p_01189_2_6_reg_1190);

assign cost_d_actual_V_2_7_fu_3276_p2 = (p_8_7_cast_fu_3272_p1 + cost_d_actual_V_1_7_s_fu_3246_p1);

assign cost_d_actual_V_2_7_s_fu_3282_p1 = cost_d_actual_V_2_7_fu_3276_p2;

assign cost_d_actual_V_2_8_1_fu_3475_p3 = ((tmp_50_8_fu_3469_p2[0:0] === 1'b1) ? cost_d_actual_V_2_8_s_fu_3466_p1 : ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234);

assign cost_d_actual_V_2_8_fu_3432_p2 = (p_8_8_cast_fu_3428_p1 + cost_d_actual_V_1_8_s_fu_3402_p1);

assign cost_d_actual_V_2_8_s_fu_3466_p1 = cost_d_actual_V_2_8_reg_5849;

assign cost_d_actual_V_2_9_1_fu_3633_p3 = ((tmp_50_9_fu_3627_p2[0:0] === 1'b1) ? cost_d_actual_V_2_9_s_fu_3623_p1 : ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277);

assign cost_d_actual_V_2_9_fu_3617_p2 = (p_8_9_cast_fu_3613_p1 + cost_d_actual_V_1_9_s_fu_3594_p1);

assign cost_d_actual_V_2_9_s_fu_3623_p1 = cost_d_actual_V_2_9_fu_3617_p2;

assign cost_d_actual_V_2_c_1_fu_3779_p3 = ((tmp_50_s_fu_3773_p2[0:0] === 1'b1) ? cost_d_actual_V_2_c_fu_3769_p1 : ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320);

assign cost_d_actual_V_2_c_fu_3769_p1 = cost_d_actual_V_2_s_fu_3763_p2;

assign cost_d_actual_V_2_fu_2200_p2 = (cost_d_actual_V_1_ca_fu_2170_p1 + p_8_cast_fu_2196_p1);

assign cost_d_actual_V_2_s_fu_3763_p2 = (p_8_cast_31_fu_3759_p1 + cost_d_actual_V_1_c_fu_3733_p1);

assign cost_d_actual_V_3_ca_fu_2549_p1 = agg_result_V_i_i5_fu_2541_p3;

assign cost_d_actual_V_4_ca_fu_2707_p1 = agg_result_V_i_i6_fu_2699_p3;

assign cost_d_actual_V_5_ca_fu_2907_p1 = agg_result_V_i_i7_fu_2902_p3;

assign cost_d_actual_V_6_ca_fu_3039_p1 = agg_result_V_i_i8_fu_3031_p3;

assign cost_d_actual_V_7_ca_fu_3197_p1 = agg_result_V_i_i9_fu_3189_p3;

assign cost_d_actual_V_8_ca_fu_3352_p1 = agg_result_V_i_i10_fu_3344_p3;

assign cost_d_actual_V_9_ca_fu_3514_p1 = agg_result_V_i_i11_fu_3506_p3;

assign cost_d_actual_V_cas_fu_2249_p1 = agg_result_V_i_i3_fu_2241_p3;

assign cost_d_actual_V_cast_fu_2140_p1 = agg_result_V_i_i2_fu_2132_p3;

assign cost_d_diagonal_V_10_fu_4845_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_10_fu_4845_p1 = cost_d_diagonal_V_10_fu_4845_p10;

assign cost_d_diagonal_V_10_fu_4845_p10 = cost_last_line_11_V_2_reg_5367;

assign cost_d_diagonal_V_11_fu_4855_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_11_fu_4855_p1 = cost_d_diagonal_V_11_fu_4855_p10;

assign cost_d_diagonal_V_11_fu_4855_p10 = cost_last_line_12_V_2_reg_5405;

assign cost_d_diagonal_V_12_fu_4865_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_12_fu_4865_p1 = cost_d_diagonal_V_12_fu_4865_p10;

assign cost_d_diagonal_V_12_fu_4865_p10 = cost_last_line_13_V_2_reg_5449;

assign cost_d_diagonal_V_13_fu_4875_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_13_fu_4875_p1 = cost_d_diagonal_V_13_fu_4875_p10;

assign cost_d_diagonal_V_13_fu_4875_p10 = cost_last_line_14_V_2_reg_5503;

assign cost_d_diagonal_V_14_fu_4885_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_14_fu_4885_p1 = cost_d_diagonal_V_14_fu_4885_p10;

assign cost_d_diagonal_V_14_fu_4885_p10 = cost_last_line_15_V_2_reg_5602;

assign cost_d_diagonal_V_1_fu_4744_p0 = tmp_30_fu_2105_p1;

assign cost_d_diagonal_V_1_fu_4744_p1 = cost_d_diagonal_V_1_fu_4744_p10;

assign cost_d_diagonal_V_1_fu_4744_p10 = cost_last_line_1_V_1_reg_5214;

assign cost_d_diagonal_V_2_fu_4755_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_2_fu_4755_p1 = cost_d_diagonal_V_2_fu_4755_p10;

assign cost_d_diagonal_V_2_fu_4755_p10 = cost_last_line_2_V_1_reg_5219;

assign cost_d_diagonal_V_3_fu_4765_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_3_fu_4765_p1 = cost_d_diagonal_V_3_fu_4765_p10;

assign cost_d_diagonal_V_3_fu_4765_p10 = cost_last_line_3_V_1_reg_5224;

assign cost_d_diagonal_V_4_fu_4775_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_4_fu_4775_p1 = cost_d_diagonal_V_4_fu_4775_p10;

assign cost_d_diagonal_V_4_fu_4775_p10 = cost_last_line_4_V_1_reg_5229;

assign cost_d_diagonal_V_5_fu_4785_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_5_fu_4785_p1 = cost_d_diagonal_V_5_fu_4785_p10;

assign cost_d_diagonal_V_5_fu_4785_p10 = cost_last_line_5_V_1_reg_5234;

assign cost_d_diagonal_V_6_fu_4795_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_6_fu_4795_p1 = cost_d_diagonal_V_6_fu_4795_p10;

assign cost_d_diagonal_V_6_fu_4795_p10 = cost_last_line_6_V_1_reg_5239;

assign cost_d_diagonal_V_7_fu_4805_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_7_fu_4805_p1 = cost_d_diagonal_V_7_fu_4805_p10;

assign cost_d_diagonal_V_7_fu_4805_p10 = cost_last_line_7_V_1_reg_5244;

assign cost_d_diagonal_V_8_fu_4815_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_8_fu_4815_p1 = cost_d_diagonal_V_8_fu_4815_p10;

assign cost_d_diagonal_V_8_fu_4815_p10 = cost_last_line_8_V_1_reg_5249;

assign cost_d_diagonal_V_9_fu_4825_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_9_fu_4825_p1 = cost_d_diagonal_V_9_fu_4825_p10;

assign cost_d_diagonal_V_9_fu_4825_p10 = cost_last_line_9_V_1_reg_5254;

assign cost_d_diagonal_V_fu_4738_p0 = cost_d_diagonal_V_fu_4738_p00;

assign cost_d_diagonal_V_fu_4738_p00 = cost_last_line_0_V_2_reg_5209;

assign cost_d_diagonal_V_fu_4738_p1 = tmp_30_fu_2105_p1;

assign cost_d_diagonal_V_s_fu_4835_p0 = tmp_30_reg_5377;

assign cost_d_diagonal_V_s_fu_4835_p1 = cost_d_diagonal_V_s_fu_4835_p10;

assign cost_d_diagonal_V_s_fu_4835_p10 = cost_last_line_10_V_2_reg_5304;

assign cost_d_right_V_10_fu_4840_p0 = tmp_29_reg_5339;

assign cost_d_right_V_10_fu_4840_p1 = cost_d_right_V_10_fu_4840_p10;

assign cost_d_right_V_10_fu_4840_p10 = cost_d_temp_right_V_11;

assign cost_d_right_V_11_fu_4850_p0 = tmp_29_reg_5339;

assign cost_d_right_V_11_fu_4850_p1 = cost_d_right_V_11_fu_4850_p10;

assign cost_d_right_V_11_fu_4850_p10 = cost_d_temp_right_V_12;

assign cost_d_right_V_12_fu_4860_p0 = tmp_29_reg_5339;

assign cost_d_right_V_12_fu_4860_p1 = cost_d_right_V_12_fu_4860_p10;

assign cost_d_right_V_12_fu_4860_p10 = cost_d_temp_right_V_13;

assign cost_d_right_V_13_fu_4870_p0 = tmp_29_reg_5339;

assign cost_d_right_V_13_fu_4870_p1 = cost_d_right_V_13_fu_4870_p10;

assign cost_d_right_V_13_fu_4870_p10 = cost_d_temp_right_V_14;

assign cost_d_right_V_14_fu_4880_p0 = tmp_29_reg_5339;

assign cost_d_right_V_14_fu_4880_p1 = cost_d_right_V_14_fu_4880_p10;

assign cost_d_right_V_14_fu_4880_p10 = cost_d_temp_right_V_15;

assign cost_d_right_V_1_fu_4732_p0 = tmp_29_fu_2083_p1;

assign cost_d_right_V_1_fu_4732_p1 = cost_d_right_V_1_fu_4732_p10;

assign cost_d_right_V_1_fu_4732_p10 = cost_d_temp_right_V_1;

assign cost_d_right_V_2_fu_4750_p0 = tmp_29_reg_5339;

assign cost_d_right_V_2_fu_4750_p1 = cost_d_right_V_2_fu_4750_p10;

assign cost_d_right_V_2_fu_4750_p10 = cost_d_temp_right_V_2;

assign cost_d_right_V_3_fu_4760_p0 = tmp_29_reg_5339;

assign cost_d_right_V_3_fu_4760_p1 = cost_d_right_V_3_fu_4760_p10;

assign cost_d_right_V_3_fu_4760_p10 = cost_d_temp_right_V_3;

assign cost_d_right_V_4_fu_4770_p0 = tmp_29_reg_5339;

assign cost_d_right_V_4_fu_4770_p1 = cost_d_right_V_4_fu_4770_p10;

assign cost_d_right_V_4_fu_4770_p10 = cost_d_temp_right_V_4;

assign cost_d_right_V_5_fu_4780_p0 = tmp_29_reg_5339;

assign cost_d_right_V_5_fu_4780_p1 = cost_d_right_V_5_fu_4780_p10;

assign cost_d_right_V_5_fu_4780_p10 = cost_d_temp_right_V_5;

assign cost_d_right_V_6_fu_4790_p0 = tmp_29_reg_5339;

assign cost_d_right_V_6_fu_4790_p1 = cost_d_right_V_6_fu_4790_p10;

assign cost_d_right_V_6_fu_4790_p10 = cost_d_temp_right_V_6;

assign cost_d_right_V_7_fu_4800_p0 = tmp_29_reg_5339;

assign cost_d_right_V_7_fu_4800_p1 = cost_d_right_V_7_fu_4800_p10;

assign cost_d_right_V_7_fu_4800_p10 = cost_d_temp_right_V_7;

assign cost_d_right_V_8_fu_4810_p0 = tmp_29_reg_5339;

assign cost_d_right_V_8_fu_4810_p1 = cost_d_right_V_8_fu_4810_p10;

assign cost_d_right_V_8_fu_4810_p10 = cost_d_temp_right_V_8;

assign cost_d_right_V_9_fu_4820_p0 = tmp_29_reg_5339;

assign cost_d_right_V_9_fu_4820_p1 = cost_d_right_V_9_fu_4820_p10;

assign cost_d_right_V_9_fu_4820_p10 = cost_d_temp_right_V_9;

assign cost_d_right_V_fu_4726_p0 = cost_d_right_V_fu_4726_p00;

assign cost_d_right_V_fu_4726_p00 = cost_d_temp_right_V_s;

assign cost_d_right_V_fu_4726_p1 = tmp_29_fu_2083_p1;

assign cost_d_right_V_s_fu_4830_p0 = tmp_29_reg_5339;

assign cost_d_right_V_s_fu_4830_p1 = cost_d_right_V_s_fu_4830_p10;

assign cost_d_right_V_s_fu_4830_p10 = cost_d_temp_right_V_10;

assign dMapout_TDATA = OUTPUT_data_V_1_data_out;

assign dMapout_TLAST = OUTPUT_last_V_1_data_out;

assign dMapout_TUSER = OUTPUT_user_V_1_data_out;

assign dMapout_TVALID = OUTPUT_last_V_1_state[1'd0];

assign exitcond_flatten_fu_1881_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_862_p4 == bound_fu_1875_p2) ? 1'b1 : 1'b0);

assign exitcond_fu_1886_p2 = ((ap_phi_mux_i_op_assign_2_phi_fu_885_p4 == cols_V) ? 1'b1 : 1'b0);

assign grp_fu_1605_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967294));

assign grp_fu_1610_p3 = grp_fu_1605_p2[32'd31];

assign grp_fu_1638_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967292));

assign grp_fu_1648_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967291));

assign grp_fu_1658_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967290));

assign grp_fu_1668_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967289));

assign grp_fu_1678_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967288));

assign grp_fu_1688_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967287));

assign grp_fu_1698_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967286));

assign grp_fu_1708_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967285));

assign grp_fu_1718_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967284));

assign grp_fu_1728_p2 = ($signed(grp_fu_1728_p0) + $signed(32'd4294967283));

assign grp_fu_1738_p2 = ($signed(grp_fu_1738_p0) + $signed(32'd4294967282));

assign grp_fu_1748_p2 = ($signed(i_op_assign_2_mid2_reg_4988_pp1_iter1_reg) + $signed(32'd4294967281));

assign grp_fu_4559_p0 = grp_fu_4559_p00;

assign grp_fu_4559_p00 = $unsigned(ret_V_1_cast_fu_4551_p1);

assign grp_fu_4559_p1 = 81'd1172812402962;

assign grp_fu_4719_p0 = cols_V[17:0];

assign grp_fu_4719_p2 = i_op_assign_2_mid2_fu_1915_p3[17:0];

assign i_op_assign_2_mid2_fu_1915_p3 = ((exitcond_reg_4962[0:0] === 1'b1) ? 32'd0 : i_op_assign_2_reg_881);

assign in_stream_TREADY = INPUT_last_V_0_state[1'd1];

assign indvar_flatten_next_fu_2114_p2 = (indvar_flatten_reg_858 + 64'd1);

assign leftImage_V_address1 = tmp_4_fu_1818_p1;

assign leftImage_V_d0 = INPUT_data_V_0_data_out[7:0];

assign leftImage_V_d1 = {{INPUT_data_V_0_data_out[15:8]}};

assign lhs_V_1_cast_fu_1860_p1 = cols_V;

assign lhs_V_cast_fu_4529_p1 = ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584;

assign min_cost_V_cast_cast_fu_2206_p1 = cost_d_actual_V_2_fu_2200_p2;

assign mu_diagonal_V_1_fu_2067_p3 = ((sel_tmp_fu_2062_p2[0:0] === 1'b1) ? exponentials_V_q0 : mu_diagonal_V_3_fu_344);

assign mu_diagonal_V_2_fu_2075_p3 = ((tmp_9_mid2_fu_2050_p3[0:0] === 1'b1) ? mu_diagonal_V_1_fu_2067_p3 : mu_diagonal_V_3_fu_344);

assign mu_right_V_1_fu_2056_p3 = ((tmp_23_reg_5269[0:0] === 1'b1) ? mu_right_V_reg_5289 : mu_right_V_2_fu_348);

assign or_cond10_fu_4014_p2 = (tmp_23_reg_5269 & rev10_fu_4008_p2);

assign or_cond11_fu_4158_p2 = (tmp_23_reg_5269 & rev11_fu_4152_p2);

assign or_cond12_fu_4311_p2 = (tmp_23_reg_5269_pp1_iter1_reg & rev12_fu_4305_p2);

assign or_cond13_fu_4436_p2 = (tmp_23_reg_5269_pp1_iter1_reg & rev13_fu_4430_p2);

assign or_cond1_fu_2407_p2 = (tmp_23_reg_5269 & rev_fu_2401_p2);

assign or_cond2_fu_2567_p2 = (tmp_23_reg_5269 & rev1_fu_2561_p2);

assign or_cond3_fu_2725_p2 = (tmp_23_reg_5269 & rev2_fu_2719_p2);

assign or_cond4_fu_2875_p2 = (tmp_23_reg_5269 & rev3_fu_2869_p2);

assign or_cond5_fu_3056_p2 = (tmp_23_reg_5269 & rev4_fu_3050_p2);

assign or_cond6_fu_3214_p2 = (tmp_23_reg_5269 & rev5_fu_3208_p2);

assign or_cond7_fu_3370_p2 = (tmp_23_reg_5269 & rev6_fu_3364_p2);

assign or_cond8_fu_3532_p2 = (tmp_23_reg_5269 & rev7_fu_3526_p2);

assign or_cond9_fu_3678_p2 = (tmp_23_reg_5269 & rev8_fu_3672_p2);

assign or_cond_fu_3856_p2 = (tmp_23_reg_5269 & rev9_fu_3850_p2);

assign p_01181_2_10_40_fu_4397_p3 = ((tmp_50_13_fu_4383_p2[0:0] === 1'b1) ? 4'd14 : ap_phi_reg_pp1_iter1_p_01181_2_12_reg_1506);

assign p_01181_2_1_34_fu_3942_p3 = ((tmp_50_10_fu_3928_p2[0:0] === 1'b1) ? 4'd11 : ap_phi_reg_pp1_iter1_p_01181_2_s_reg_1375);

assign p_01181_2_1_cast_14_fu_2519_p3 = ((tmp_50_2_reg_5528[0:0] === 1'b1) ? 2'd2 : p_01181_2_1_cast_fu_2509_p1);

assign p_01181_2_1_cast_fu_2509_p1 = ap_phi_reg_pp1_iter0_p_01181_2_1_reg_984;

assign p_01181_2_2_16_fu_2676_p3 = ((tmp_50_3_fu_2662_p2[0:0] === 1'b1) ? 2'd3 : ap_phi_reg_pp1_iter0_p_01181_2_2_reg_1028);

assign p_01181_2_3_36_fu_4110_p3 = ((tmp_50_11_reg_6060[0:0] === 1'b1) ? 4'd12 : ap_phi_reg_pp1_iter1_p_01181_2_10_reg_1419);

assign p_01181_2_3_cast_18_fu_2838_p3 = ((tmp_50_4_fu_2824_p2[0:0] === 1'b1) ? 3'd4 : p_01181_2_3_cast_fu_2787_p1);

assign p_01181_2_3_cast_fu_2787_p1 = ap_phi_reg_pp1_iter0_p_01181_2_3_reg_1071;

assign p_01181_2_4_20_fu_2984_p3 = ((tmp_50_5_fu_2970_p2[0:0] === 1'b1) ? 3'd5 : ap_phi_reg_pp1_iter0_p_01181_2_4_reg_1114);

assign p_01181_2_5_22_fu_3142_p3 = ((tmp_50_6_fu_3128_p2[0:0] === 1'b1) ? 3'd6 : ap_phi_reg_pp1_iter0_p_01181_2_5_reg_1157);

assign p_01181_2_6_24_fu_3322_p3 = ((tmp_50_7_reg_5804[0:0] === 1'b1) ? 3'd7 : ap_phi_reg_pp1_iter0_p_01181_2_6_reg_1201);

assign p_01181_2_7_38_fu_4262_p3 = ((tmp_50_12_fu_4248_p2[0:0] === 1'b1) ? 4'd13 : ap_phi_reg_pp1_iter1_p_01181_2_11_reg_1463);

assign p_01181_2_7_cast_26_fu_3483_p3 = ((tmp_50_8_fu_3469_p2[0:0] === 1'b1) ? 4'd8 : p_01181_2_7_cast_fu_3462_p1);

assign p_01181_2_7_cast_fu_3462_p1 = ap_phi_reg_pp1_iter0_p_01181_2_7_reg_1245;

assign p_01181_2_8_28_fu_3641_p3 = ((tmp_50_9_fu_3627_p2[0:0] === 1'b1) ? 4'd9 : ap_phi_reg_pp1_iter1_p_01181_2_8_reg_1288);

assign p_01181_2_9_32_fu_3787_p3 = ((tmp_50_s_fu_3773_p2[0:0] === 1'b1) ? 4'd10 : ap_phi_reg_pp1_iter1_p_01181_2_9_reg_1331);

assign p_01181_2_s_43_fu_4521_p3 = ((tmp_50_14_fu_4515_p2[0:0] === 1'b1) ? 4'd15 : ap_phi_reg_pp1_iter1_p_01181_2_13_reg_1549);

assign p_7_10_cast_fu_3878_p1 = p_Result_17_fu_3868_p4;

assign p_7_11_cast_fu_4036_p1 = p_Result_18_fu_4026_p4;

assign p_7_12_cast_fu_4180_p1 = p_Result_19_fu_4170_p4;

assign p_7_13_cast_fu_4333_p1 = p_Result_14_fu_4323_p4;

assign p_7_14_cast_fu_4482_p1 = p_Result_15_fu_4473_p4;

assign p_7_1_cast_fu_2269_p1 = p_Result_13_fu_2259_p4;

assign p_7_2_cast_fu_2429_p1 = p_Result_2_fu_2419_p4;

assign p_7_3_cast_fu_2589_p1 = p_Result_3_fu_2579_p4;

assign p_7_4_cast_fu_2747_p1 = p_Result_4_fu_2737_p4;

assign p_7_5_cast_fu_2920_p1 = p_Result_5_fu_2911_p4;

assign p_7_6_cast_fu_3078_p1 = p_Result_6_fu_3068_p4;

assign p_7_7_cast_fu_3236_p1 = p_Result_7_fu_3226_p4;

assign p_7_8_cast_fu_3392_p1 = p_Result_8_fu_3382_p4;

assign p_7_9_cast_fu_3554_p1 = p_Result_9_fu_3544_p4;

assign p_7_cast_30_fu_3723_p1 = p_Result_16_fu_3714_p4;

assign p_7_cast_fu_2160_p1 = p_Result_s_11_fu_2150_p4;

assign p_8_10_cast_fu_3914_p1 = p_Result_1_10_fu_3904_p4;

assign p_8_11_cast_fu_4072_p1 = p_Result_1_11_fu_4062_p4;

assign p_8_12_cast_fu_4216_p1 = p_Result_1_12_fu_4206_p4;

assign p_8_13_cast_fu_4369_p1 = p_Result_1_13_fu_4359_p4;

assign p_8_14_cast_fu_4502_p1 = p_Result_1_14_reg_6164;

assign p_8_1_cast_fu_2305_p1 = p_Result_1_1_fu_2295_p4;

assign p_8_2_cast_fu_2465_p1 = p_Result_1_2_fu_2455_p4;

assign p_8_3_cast_fu_2625_p1 = p_Result_1_3_fu_2615_p4;

assign p_8_4_cast_fu_2810_p1 = p_Result_1_4_fu_2800_p4;

assign p_8_5_cast_fu_2956_p1 = p_Result_1_5_fu_2946_p4;

assign p_8_6_cast_fu_3114_p1 = p_Result_1_6_fu_3104_p4;

assign p_8_7_cast_fu_3272_p1 = p_Result_1_7_fu_3262_p4;

assign p_8_8_cast_fu_3428_p1 = p_Result_1_8_fu_3418_p4;

assign p_8_9_cast_fu_3613_p1 = p_Result_1_9_fu_3603_p4;

assign p_8_cast_31_fu_3759_p1 = p_Result_1_s_fu_3749_p4;

assign p_8_cast_fu_2196_p1 = p_Result_11_fu_2186_p4;

assign p_Result_11_fu_2186_p4 = {{p_Val2_6_fu_2180_p3[17:10]}};

assign p_Result_13_fu_2259_p4 = {{p_Val2_5_1_fu_2253_p3[17:10]}};

assign p_Result_14_fu_4323_p4 = {{p_Val2_5_13_fu_4316_p3[17:10]}};

assign p_Result_15_fu_4473_p4 = {{p_Val2_5_14_reg_6153[17:10]}};

assign p_Result_16_fu_3714_p4 = {{p_Val2_5_s_reg_5947[17:10]}};

assign p_Result_17_fu_3868_p4 = {{p_Val2_5_10_fu_3861_p3[17:10]}};

assign p_Result_18_fu_4026_p4 = {{p_Val2_5_11_fu_4019_p3[17:10]}};

assign p_Result_19_fu_4170_p4 = {{p_Val2_5_12_fu_4163_p3[17:10]}};

assign p_Result_1_10_fu_3904_p4 = {{p_Val2_6_10_fu_3898_p3[17:10]}};

assign p_Result_1_11_fu_4062_p4 = {{p_Val2_6_11_fu_4056_p3[17:10]}};

assign p_Result_1_12_fu_4206_p4 = {{p_Val2_6_12_fu_4200_p3[17:10]}};

assign p_Result_1_13_fu_4359_p4 = {{p_Val2_6_13_fu_4352_p3[17:10]}};

assign p_Result_1_1_fu_2295_p4 = {{p_Val2_6_1_fu_2289_p3[17:10]}};

assign p_Result_1_2_fu_2455_p4 = {{p_Val2_6_2_fu_2449_p3[17:10]}};

assign p_Result_1_3_fu_2615_p4 = {{p_Val2_6_3_fu_2609_p3[17:10]}};

assign p_Result_1_4_fu_2800_p4 = {{p_Val2_6_4_fu_2794_p3[17:10]}};

assign p_Result_1_5_fu_2946_p4 = {{p_Val2_6_5_fu_2940_p3[17:10]}};

assign p_Result_1_6_fu_3104_p4 = {{p_Val2_6_6_fu_3098_p3[17:10]}};

assign p_Result_1_7_fu_3262_p4 = {{p_Val2_6_7_fu_3256_p3[17:10]}};

assign p_Result_1_8_fu_3418_p4 = {{p_Val2_6_8_fu_3412_p3[17:10]}};

assign p_Result_1_9_fu_3603_p4 = {{p_Val2_6_9_fu_3597_p3[17:10]}};

assign p_Result_1_s_fu_3749_p4 = {{p_Val2_6_s_fu_3743_p3[17:10]}};

assign p_Result_20_fu_4708_p5 = {{{{dMap_V_q0}, {dMap_V_q1}}, {dMap_V_load_1_reg_6233}}, {dMap_V_load_reg_6228}};

assign p_Result_2_fu_2419_p4 = {{p_Val2_5_2_fu_2412_p3[17:10]}};

assign p_Result_3_fu_2579_p4 = {{p_Val2_5_3_fu_2572_p3[17:10]}};

assign p_Result_4_fu_2737_p4 = {{p_Val2_5_4_fu_2730_p3[17:10]}};

assign p_Result_5_fu_2911_p4 = {{p_Val2_5_5_reg_5686[17:10]}};

assign p_Result_6_fu_3068_p4 = {{p_Val2_5_6_fu_3061_p3[17:10]}};

assign p_Result_7_fu_3226_p4 = {{p_Val2_5_7_fu_3219_p3[17:10]}};

assign p_Result_8_fu_3382_p4 = {{p_Val2_5_8_fu_3375_p3[17:10]}};

assign p_Result_9_fu_3544_p4 = {{p_Val2_5_9_fu_3537_p3[17:10]}};

assign p_Result_s_11_fu_2150_p4 = {{p_Val2_5_fu_2144_p3[17:10]}};

assign p_Val2_5_10_fu_3861_p3 = ((or_cond_fu_3856_p2[0:0] === 1'b1) ? cost_d_right_V_10_reg_5858 : ap_phi_reg_pp1_iter1_p_0943_4_s_reg_1353);

assign p_Val2_5_11_fu_4019_p3 = ((or_cond10_fu_4014_p2[0:0] === 1'b1) ? cost_d_right_V_11_reg_5902 : ap_phi_mux_p_0943_4_10_phi_fu_1400_p4);

assign p_Val2_5_12_fu_4163_p3 = ((or_cond11_fu_4158_p2[0:0] === 1'b1) ? cost_d_right_V_12_reg_5957 : ap_phi_mux_p_0943_4_11_phi_fu_1444_p4);

assign p_Val2_5_13_fu_4316_p3 = ((or_cond12_fu_4311_p2[0:0] === 1'b1) ? cost_d_right_V_13_reg_5991 : ap_phi_mux_p_0943_4_12_phi_fu_1477_p4);

assign p_Val2_5_14_fu_4441_p3 = ((or_cond13_fu_4436_p2[0:0] === 1'b1) ? cost_d_right_V_14_reg_6035 : ap_phi_mux_p_0943_4_13_phi_fu_1531_p4);

assign p_Val2_5_1_fu_2253_p3 = ((tmp_39_reg_5299[0:0] === 1'b1) ? ap_phi_reg_pp1_iter0_p_0943_4_reg_928 : cost_d_right_V_1_reg_5362);

assign p_Val2_5_2_fu_2412_p3 = ((or_cond1_fu_2407_p2[0:0] === 1'b1) ? cost_d_right_V_2_reg_5439 : ap_phi_mux_p_0943_4_1_phi_fu_965_p4);

assign p_Val2_5_3_fu_2572_p3 = ((or_cond2_fu_2567_p2[0:0] === 1'b1) ? cost_d_right_V_3_reg_5493 : ap_phi_mux_p_0943_4_2_phi_fu_1009_p4);

assign p_Val2_5_4_fu_2730_p3 = ((or_cond3_fu_2725_p2[0:0] === 1'b1) ? cost_d_right_V_4_reg_5538 : ap_phi_mux_p_0943_4_3_phi_fu_1041_p4);

assign p_Val2_5_5_fu_2880_p3 = ((or_cond4_fu_2875_p2[0:0] === 1'b1) ? cost_d_right_V_5_reg_5592 : ap_phi_mux_p_0943_4_4_phi_fu_1084_p4);

assign p_Val2_5_6_fu_3061_p3 = ((or_cond5_fu_3056_p2[0:0] === 1'b1) ? cost_d_right_V_6_reg_5636 : ap_phi_reg_pp1_iter0_p_0943_4_5_reg_1135);

assign p_Val2_5_7_fu_3219_p3 = ((or_cond6_fu_3214_p2[0:0] === 1'b1) ? cost_d_right_V_7_reg_5696 : ap_phi_mux_p_0943_4_6_phi_fu_1182_p4);

assign p_Val2_5_8_fu_3375_p3 = ((or_cond7_fu_3370_p2[0:0] === 1'b1) ? cost_d_right_V_8_reg_5730 : ap_phi_mux_p_0943_4_7_phi_fu_1226_p4);

assign p_Val2_5_9_fu_3537_p3 = ((or_cond8_fu_3532_p2[0:0] === 1'b1) ? cost_d_right_V_9_reg_5774 : ap_phi_mux_p_0943_4_8_phi_fu_1258_p4);

assign p_Val2_5_fu_2144_p3 = ((tmp_23_reg_5269[0:0] === 1'b1) ? cost_d_right_V_reg_5357 : ap_phi_mux_p_0943_1_phi_fu_909_p4);

assign p_Val2_5_s_fu_3683_p3 = ((or_cond9_fu_3678_p2[0:0] === 1'b1) ? cost_d_right_V_s_reg_5814 : ap_phi_mux_p_0943_4_9_phi_fu_1301_p4);

assign p_Val2_6_10_fu_3898_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_10_reg_5863 : ap_phi_reg_pp1_iter1_p_01027_4_s_reg_1342);

assign p_Val2_6_11_fu_4056_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_11_reg_5907 : ap_phi_mux_p_01027_4_10_phi_fu_1389_p4);

assign p_Val2_6_12_fu_4200_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_12_reg_5962 : ap_phi_mux_p_01027_4_11_phi_fu_1433_p4);

assign p_Val2_6_13_fu_4352_p3 = ((sel_tmp_reg_5314_pp1_iter1_reg[0:0] === 1'b1) ? cost_d_diagonal_V_13_reg_6026 : ap_phi_reg_pp1_iter1_p_01027_4_12_reg_1485);

assign p_Val2_6_14_fu_4448_p3 = ((sel_tmp_reg_5314_pp1_iter1_reg[0:0] === 1'b1) ? cost_d_diagonal_V_14_reg_6066 : ap_phi_mux_p_01027_4_13_phi_fu_1520_p4);

assign p_Val2_6_1_fu_2289_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_1_reg_5400 : ap_phi_reg_pp1_iter0_p_01027_4_reg_917);

assign p_Val2_6_2_fu_2449_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_2_reg_5444 : ap_phi_mux_p_01027_4_1_phi_fu_954_p4);

assign p_Val2_6_3_fu_2609_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_3_reg_5498 : ap_phi_mux_p_01027_4_2_phi_fu_998_p4);

assign p_Val2_6_4_fu_2794_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_4_reg_5543 : ap_phi_reg_pp1_iter0_p_01027_4_3_reg_1049);

assign p_Val2_6_5_fu_2940_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_5_reg_5597 : ap_phi_reg_pp1_iter0_p_01027_4_4_reg_1092);

assign p_Val2_6_6_fu_3098_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_6_reg_5641 : ap_phi_reg_pp1_iter0_p_01027_4_5_reg_1124);

assign p_Val2_6_7_fu_3256_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_7_reg_5701 : ap_phi_mux_p_01027_4_6_phi_fu_1171_p4);

assign p_Val2_6_8_fu_3412_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_8_reg_5735 : ap_phi_mux_p_01027_4_7_phi_fu_1215_p4);

assign p_Val2_6_9_fu_3597_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_9_reg_5779 : ap_phi_reg_pp1_iter1_p_01027_4_8_reg_1266);

assign p_Val2_6_fu_2180_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_reg_5395 : ap_phi_mux_p_01027_1_phi_fu_897_p4);

assign p_Val2_6_s_fu_3743_p3 = ((sel_tmp_reg_5314[0:0] === 1'b1) ? cost_d_diagonal_V_s_reg_5819 : ap_phi_reg_pp1_iter1_p_01027_4_9_reg_1309);

assign p_lshr_f_fu_4607_p4 = {{packets_fu_1771_p2[31:1]}};

assign p_lshr_fu_4587_p4 = {{p_neg_fu_4582_p2[31:1]}};

assign p_neg_fu_4582_p2 = (32'd0 - packets_fu_1771_p2);

assign p_neg_t_fu_4601_p2 = (32'd0 - tmp_28_fu_4597_p1);

assign p_shl_cast_cast_fu_4541_p1 = p_shl_fu_4533_p3;

assign p_shl_fu_4533_p3 = {{ap_phi_reg_pp1_iter1_p_01181_2_14_reg_1584}, {8'd0}};

assign packets_fu_1771_p0 = packets_fu_1771_p00;

assign packets_fu_1771_p00 = col_packets_fu_1758_p4;

assign packets_fu_1771_p1 = rows_V;

assign packets_fu_1771_p2 = ($signed({{1'b0}, {packets_fu_1771_p0}}) * $signed(packets_fu_1771_p1));

assign pixel_values_left_V_address1 = tmp_27_fu_1957_p1;

assign r8_cast_fu_4634_p1 = r8_reg_1594;

assign r_1_fu_1785_p2 = (r_reg_847 + 31'd1);

assign r_2_fu_4643_p2 = (r8_reg_1594 + 31'd1);

assign r_cast_fu_1776_p1 = r_reg_847;

assign ret_V_1_cast_fu_4551_p1 = $signed(ret_V_1_fu_4545_p2);

assign ret_V_1_fu_4545_p2 = (p_shl_cast_cast_fu_4541_p1 - lhs_V_cast_fu_4529_p1);

assign ret_V_fu_1863_p2 = ($signed(33'd8589934591) + $signed(lhs_V_1_cast_fu_1860_p1));

assign ret_V_mid2_v_v_fu_1903_p3 = ((exitcond_fu_1886_p2[0:0] === 1'b1) ? row3_fu_1891_p2 : ap_phi_mux_i_op_assign_phi_fu_874_p4);

assign rev10_fu_4008_p2 = (tmp_61_fu_4001_p3 ^ 1'd1);

assign rev11_fu_4152_p2 = (tmp_63_fu_4144_p3 ^ 1'd1);

assign rev12_fu_4305_p2 = (tmp_65_fu_4297_p3 ^ 1'd1);

assign rev13_fu_4430_p2 = (tmp_67_fu_4422_p3 ^ 1'd1);

assign rev1_fu_2561_p2 = (tmp_43_fu_2553_p3 ^ 1'd1);

assign rev2_fu_2719_p2 = (tmp_45_fu_2711_p3 ^ 1'd1);

assign rev3_fu_2869_p2 = (tmp_47_fu_2861_p3 ^ 1'd1);

assign rev4_fu_3050_p2 = (tmp_49_fu_3043_p3 ^ 1'd1);

assign rev5_fu_3208_p2 = (tmp_51_fu_3201_p3 ^ 1'd1);

assign rev6_fu_3364_p2 = (tmp_53_fu_3356_p3 ^ 1'd1);

assign rev7_fu_3526_p2 = (tmp_55_fu_3518_p3 ^ 1'd1);

assign rev8_fu_3672_p2 = (tmp_57_fu_3664_p3 ^ 1'd1);

assign rev9_fu_3850_p2 = (tmp_59_fu_3843_p3 ^ 1'd1);

assign rev_fu_2401_p2 = (tmp_41_fu_2394_p3 ^ 1'd1);

assign rightImage_V_address1 = tmp_4_fu_1818_p1;

assign rightImage_V_d0 = {{INPUT_data_V_0_data_out[23:16]}};

assign rightImage_V_d1 = {{INPUT_data_V_0_data_out[31:24]}};

assign row3_fu_1891_p2 = (32'd1 + ap_phi_mux_i_op_assign_phi_fu_874_p4);

assign sel_tmp_fu_2062_p2 = (tmp_9_mid2_fu_2050_p3 & tmp_26_reg_5030);

assign tmp_11_fu_4653_p3 = {{tmp_38_fu_4649_p1}, {2'd0}};

assign tmp_12_fu_1980_p1 = i_op_assign_2_mid2_reg_4988;

assign tmp_13_cast_fu_1926_p1 = $unsigned(grp_fu_4719_p3);

assign tmp_14_fu_4661_p1 = tmp_11_fu_4653_p3;

assign tmp_15_fu_4666_p2 = (tmp_11_fu_4653_p3 | 32'd1);

assign tmp_16_fu_4672_p1 = $signed(tmp_15_fu_4666_p2);

assign tmp_17_fu_4688_p2 = (tmp_11_reg_6202 | 32'd2);

assign tmp_18_fu_4693_p1 = $signed(tmp_17_fu_4688_p2);

assign tmp_19_fu_4698_p2 = (tmp_11_reg_6202 | 32'd3);

assign tmp_1_fu_1791_p3 = {{r_reg_847}, {1'd0}};

assign tmp_20_fu_4703_p1 = $signed(tmp_19_fu_4698_p2);

assign tmp_21_fu_4677_p2 = ((r8_reg_1594 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_22_fu_4683_p2 = ((r8_cast_fu_4634_p1 == tmp_5_fu_4628_p2) ? 1'b1 : 1'b0);

assign tmp_23_fu_2009_p2 = (($signed(i_op_assign_2_mid2_reg_4988) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_24_fu_1931_p2 = ($signed(32'd4294967295) + $signed(i_op_assign_2_mid2_fu_1915_p3));

assign tmp_25_fu_1937_p1 = tmp_24_fu_1931_p2;

assign tmp_26_fu_1946_p2 = (($signed(tmp_27_cast_fu_1942_p1) < $signed(ret_V_fu_1863_p2)) ? 1'b1 : 1'b0);

assign tmp_27_cast_fu_1942_p1 = i_op_assign_2_mid2_fu_1915_p3;

assign tmp_27_fu_1957_p1 = col_fu_1951_p2;

assign tmp_28_fu_4597_p1 = p_lshr_fu_4587_p4;

assign tmp_29_fu_2083_p1 = mu_right_V_1_fu_2056_p3;

assign tmp_2_fu_1803_p1 = tmp_1_reg_4925;

assign tmp_30_fu_2105_p1 = mu_diagonal_V_2_reg_5334;

assign tmp_32_fu_4575_p3 = packets_fu_1771_p2[32'd31];

assign tmp_33_fu_4616_p1 = p_lshr_f_fu_4607_p4;

assign tmp_34_fu_1897_p2 = (($signed(ap_phi_mux_i_op_assign_phi_fu_874_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_35_fu_1911_p1 = ret_V_mid2_v_v_fu_1903_p3[17:0];

assign tmp_36_i_i10_fu_3334_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_7);

assign tmp_36_i_i11_fu_3496_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_8);

assign tmp_36_i_i12_fu_3654_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_9);

assign tmp_36_i_i13_fu_3821_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_10);

assign tmp_36_i_i14_fu_3979_p2 = (leftImage_V_load_reg_5129_pp1_iter1_reg - pixel_values_right_V_11);

assign tmp_36_i_i15_fu_4122_p2 = (leftImage_V_load_reg_5129_pp1_iter1_reg - pixel_values_right_V_12);

assign tmp_36_i_i16_fu_4275_p2 = (leftImage_V_load_reg_5129_pp1_iter1_reg - pixel_values_right_V_13);

assign tmp_36_i_i17_fu_4409_p2 = (leftImage_V_load_reg_5129_pp1_iter1_reg - pixel_values_right_V_15_reg_6101);

assign tmp_36_i_i1_fu_2018_p2 = (leftImage_V_load_reg_5129 - pixel_values_left_V_4_reg_5202);

assign tmp_36_i_i2_fu_2124_p2 = (leftImage_V_load_reg_5129 - rightImage_V_load_reg_5187);

assign tmp_36_i_i3_fu_2231_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V);

assign tmp_36_i_i4_fu_2372_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_1);

assign tmp_36_i_i5_fu_2531_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_2);

assign tmp_36_i_i6_fu_2689_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_3);

assign tmp_36_i_i7_fu_2851_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_4);

assign tmp_36_i_i8_fu_3021_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_5);

assign tmp_36_i_i9_fu_3179_p2 = (leftImage_V_load_reg_5129 - pixel_values_right_V_6);

assign tmp_36_i_i_fu_1988_p2 = (leftImage_V_load_reg_5129 - pixel_values_left_V_2_reg_5195);

assign tmp_38_fu_4649_p1 = r8_reg_1594[29:0];

assign tmp_3_fu_1813_p2 = (tmp_1_reg_4925 | 32'd1);

assign tmp_41_3_fu_2341_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967293));

assign tmp_41_fu_2394_p3 = tmp_44_2_reg_5484[32'd31];

assign tmp_42_fu_2346_p3 = tmp_41_3_fu_2341_p2[32'd31];

assign tmp_43_fu_2553_p3 = grp_fu_1638_p2[32'd31];

assign tmp_44_14_fu_4417_p2 = ($signed(i_op_assign_2_mid2_reg_4988_pp1_iter1_reg) + $signed(32'd4294967280));

assign tmp_44_2_fu_2333_p2 = ($signed(i_op_assign_2_mid2_reg_4988) + $signed(32'd4294967293));

assign tmp_44_fu_2488_p3 = grp_fu_1638_p2[32'd31];

assign tmp_45_fu_2711_p3 = grp_fu_1648_p2[32'd31];

assign tmp_46_fu_2638_p3 = grp_fu_1648_p2[32'd31];

assign tmp_47_fu_2861_p3 = grp_fu_1658_p2[32'd31];

assign tmp_48_fu_2766_p3 = grp_fu_1658_p2[32'd31];

assign tmp_49_fu_3043_p3 = tmp_44_6_reg_5721[32'd31];

assign tmp_4_fu_1818_p1 = $signed(tmp_3_fu_1813_p2);

assign tmp_50_10_fu_3928_p2 = ((cost_d_actual_V_2_10_1_fu_3924_p1 < ap_phi_reg_pp1_iter1_p_01189_2_s_reg_1364) ? 1'b1 : 1'b0);

assign tmp_50_11_fu_4086_p2 = ((cost_d_actual_V_2_11_1_fu_4082_p1 < ap_phi_mux_p_01189_2_10_phi_fu_1411_p4) ? 1'b1 : 1'b0);

assign tmp_50_12_fu_4248_p2 = ((cost_d_actual_V_2_12_1_fu_4245_p1 < ap_phi_reg_pp1_iter1_p_01189_2_11_reg_1452) ? 1'b1 : 1'b0);

assign tmp_50_13_fu_4383_p2 = ((cost_d_actual_V_2_13_1_fu_4379_p1 < ap_phi_reg_pp1_iter1_p_01189_2_12_reg_1495) ? 1'b1 : 1'b0);

assign tmp_50_14_fu_4515_p2 = ((cost_d_actual_V_2_14_1_fu_4511_p1 < ap_phi_reg_pp1_iter1_p_01189_2_13_reg_1539) ? 1'b1 : 1'b0);

assign tmp_50_1_fu_2319_p2 = ((cost_d_actual_V_2_1_s_fu_2315_p1 < ap_phi_reg_pp1_iter0_p_01189_2_reg_939) ? 1'b1 : 1'b0);

assign tmp_50_2_fu_2479_p2 = ((cost_d_actual_V_2_2_s_fu_2475_p1 < ap_phi_mux_p_01189_2_1_phi_fu_976_p4) ? 1'b1 : 1'b0);

assign tmp_50_3_fu_2662_p2 = ((cost_d_actual_V_2_3_s_fu_2659_p1 < ap_phi_reg_pp1_iter0_p_01189_2_2_reg_1017) ? 1'b1 : 1'b0);

assign tmp_50_4_fu_2824_p2 = ((cost_d_actual_V_2_4_s_fu_2820_p1 < ap_phi_reg_pp1_iter0_p_01189_2_3_reg_1060) ? 1'b1 : 1'b0);

assign tmp_50_5_fu_2970_p2 = ((cost_d_actual_V_2_5_s_fu_2966_p1 < ap_phi_reg_pp1_iter0_p_01189_2_4_reg_1103) ? 1'b1 : 1'b0);

assign tmp_50_6_fu_3128_p2 = ((cost_d_actual_V_2_6_s_fu_3124_p1 < ap_phi_reg_pp1_iter0_p_01189_2_5_reg_1146) ? 1'b1 : 1'b0);

assign tmp_50_7_fu_3286_p2 = ((cost_d_actual_V_2_7_s_fu_3282_p1 < ap_phi_mux_p_01189_2_6_phi_fu_1193_p4) ? 1'b1 : 1'b0);

assign tmp_50_8_fu_3469_p2 = ((cost_d_actual_V_2_8_s_fu_3466_p1 < ap_phi_reg_pp1_iter0_p_01189_2_7_reg_1234) ? 1'b1 : 1'b0);

assign tmp_50_9_fu_3627_p2 = ((cost_d_actual_V_2_9_s_fu_3623_p1 < ap_phi_reg_pp1_iter1_p_01189_2_8_reg_1277) ? 1'b1 : 1'b0);

assign tmp_50_fu_2890_p3 = grp_fu_1668_p2[32'd31];

assign tmp_50_s_fu_3773_p2 = ((cost_d_actual_V_2_c_fu_3769_p1 < ap_phi_reg_pp1_iter1_p_01189_2_9_reg_1320) ? 1'b1 : 1'b0);

assign tmp_51_fu_3201_p3 = tmp_44_7_reg_5765[32'd31];

assign tmp_52_fu_2995_p3 = grp_fu_1678_p2[32'd31];

assign tmp_53_fu_3356_p3 = grp_fu_1688_p2[32'd31];

assign tmp_54_fu_3153_p3 = grp_fu_1688_p2[32'd31];

assign tmp_55_fu_3518_p3 = grp_fu_1698_p2[32'd31];

assign tmp_56_fu_3295_p3 = grp_fu_1698_p2[32'd31];

assign tmp_57_fu_3664_p3 = grp_fu_1708_p2[32'd31];

assign tmp_58_fu_3441_p3 = grp_fu_1708_p2[32'd31];

assign tmp_59_fu_3843_p3 = tmp_44_10_reg_5982[32'd31];

assign tmp_5_fu_4628_p2 = ($signed(tmp_s_fu_4620_p3) + $signed(32'd4294967295));

assign tmp_60_fu_3573_p3 = grp_fu_1718_p2[32'd31];

assign tmp_61_fu_4001_p3 = tmp_44_11_reg_6021[32'd31];

assign tmp_62_fu_3693_p3 = grp_fu_1728_p2[32'd31];

assign tmp_63_fu_4144_p3 = grp_fu_1738_p2[32'd31];

assign tmp_64_fu_3795_p3 = grp_fu_1738_p2[32'd31];

assign tmp_65_fu_4297_p3 = grp_fu_1748_p2[32'd31];

assign tmp_66_fu_3953_p3 = grp_fu_1748_p2[32'd31];

assign tmp_67_fu_4422_p3 = tmp_44_14_fu_4417_p2[32'd31];

assign tmp_8_fu_4638_p2 = (($signed(r8_cast_fu_4634_p1) < $signed(tmp_s_fu_4620_p3)) ? 1'b1 : 1'b0);

assign tmp_9_mid1_fu_2045_p2 = (($signed(row3_reg_4968) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_9_mid2_fu_2050_p3 = ((exitcond_reg_4962[0:0] === 1'b1) ? tmp_9_mid1_fu_2045_p2 : tmp_34_reg_4973);

assign tmp_fu_1780_p2 = (($signed(r_cast_fu_1776_p1) < $signed(packets_fu_1771_p2)) ? 1'b1 : 1'b0);

assign tmp_i1_fu_2034_p1 = agg_result_V_i_i1_fu_2026_p3;

assign tmp_i_fu_2004_p1 = agg_result_V_i_i_fu_1996_p3;

assign tmp_i_i10_25_fu_3339_p2 = (pixel_values_right_V_7 - leftImage_V_load_reg_5129);

assign tmp_i_i10_fu_3329_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_7) ? 1'b1 : 1'b0);

assign tmp_i_i11_27_fu_3501_p2 = (pixel_values_right_V_8 - leftImage_V_load_reg_5129);

assign tmp_i_i11_fu_3491_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_8) ? 1'b1 : 1'b0);

assign tmp_i_i12_29_fu_3659_p2 = (pixel_values_right_V_9 - leftImage_V_load_reg_5129);

assign tmp_i_i12_fu_3649_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_9) ? 1'b1 : 1'b0);

assign tmp_i_i13_33_fu_3826_p2 = (pixel_values_right_V_10 - leftImage_V_load_reg_5129);

assign tmp_i_i13_fu_3816_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_10) ? 1'b1 : 1'b0);

assign tmp_i_i14_35_fu_3984_p2 = (pixel_values_right_V_11 - leftImage_V_load_reg_5129_pp1_iter1_reg);

assign tmp_i_i14_fu_3974_p2 = ((leftImage_V_load_reg_5129_pp1_iter1_reg < pixel_values_right_V_11) ? 1'b1 : 1'b0);

assign tmp_i_i15_37_fu_4127_p2 = (pixel_values_right_V_12 - leftImage_V_load_reg_5129_pp1_iter1_reg);

assign tmp_i_i15_fu_4117_p2 = ((leftImage_V_load_reg_5129_pp1_iter1_reg < pixel_values_right_V_12) ? 1'b1 : 1'b0);

assign tmp_i_i16_39_fu_4280_p2 = (pixel_values_right_V_13 - leftImage_V_load_reg_5129_pp1_iter1_reg);

assign tmp_i_i16_fu_4270_p2 = ((leftImage_V_load_reg_5129_pp1_iter1_reg < pixel_values_right_V_13) ? 1'b1 : 1'b0);

assign tmp_i_i17_42_fu_4413_p2 = (pixel_values_right_V_15_reg_6101 - leftImage_V_load_reg_5129_pp1_iter1_reg);

assign tmp_i_i17_fu_4405_p2 = ((leftImage_V_load_reg_5129_pp1_iter1_reg < pixel_values_right_V_15_reg_6101) ? 1'b1 : 1'b0);

assign tmp_i_i1_45_fu_2022_p2 = (pixel_values_left_V_4_reg_5202 - leftImage_V_load_reg_5129);

assign tmp_i_i1_fu_2014_p2 = ((leftImage_V_load_reg_5129 < pixel_values_left_V_4_reg_5202) ? 1'b1 : 1'b0);

assign tmp_i_i2_10_fu_2128_p2 = (rightImage_V_load_reg_5187 - leftImage_V_load_reg_5129);

assign tmp_i_i2_fu_2120_p2 = ((leftImage_V_load_reg_5129 < rightImage_V_load_reg_5187) ? 1'b1 : 1'b0);

assign tmp_i_i3_12_fu_2236_p2 = (pixel_values_right_V - leftImage_V_load_reg_5129);

assign tmp_i_i3_fu_2226_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V) ? 1'b1 : 1'b0);

assign tmp_i_i4_13_fu_2377_p2 = (pixel_values_right_V_1 - leftImage_V_load_reg_5129);

assign tmp_i_i4_fu_2367_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_1) ? 1'b1 : 1'b0);

assign tmp_i_i5_15_fu_2536_p2 = (pixel_values_right_V_2 - leftImage_V_load_reg_5129);

assign tmp_i_i5_fu_2526_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_2) ? 1'b1 : 1'b0);

assign tmp_i_i6_17_fu_2694_p2 = (pixel_values_right_V_3 - leftImage_V_load_reg_5129);

assign tmp_i_i6_fu_2684_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_3) ? 1'b1 : 1'b0);

assign tmp_i_i7_19_fu_2856_p2 = (pixel_values_right_V_4 - leftImage_V_load_reg_5129);

assign tmp_i_i7_fu_2846_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_4) ? 1'b1 : 1'b0);

assign tmp_i_i8_21_fu_3026_p2 = (pixel_values_right_V_5 - leftImage_V_load_reg_5129);

assign tmp_i_i8_fu_3016_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_5) ? 1'b1 : 1'b0);

assign tmp_i_i9_23_fu_3184_p2 = (pixel_values_right_V_6 - leftImage_V_load_reg_5129);

assign tmp_i_i9_fu_3174_p2 = ((leftImage_V_load_reg_5129 < pixel_values_right_V_6) ? 1'b1 : 1'b0);

assign tmp_i_i_44_fu_1992_p2 = (pixel_values_left_V_2_reg_5195 - leftImage_V_load_reg_5129);

assign tmp_i_i_fu_1984_p2 = ((leftImage_V_load_reg_5129 < pixel_values_left_V_2_reg_5195) ? 1'b1 : 1'b0);

assign tmp_s_fu_4620_p3 = ((tmp_32_fu_4575_p3[0:0] === 1'b1) ? p_neg_t_fu_4601_p2 : tmp_33_fu_4616_p1);

always @ (posedge ap_clk) begin
    tmp_1_reg_4925[0] <= 1'b0;
    tmp_13_cast_reg_5010[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    tmp_13_cast_reg_5010_pp1_iter1_reg[63:18] <= 46'b0000000000000000000000000000000000000000000000;
    tmp_29_reg_5339[17:10] <= 8'b00000000;
    tmp_30_reg_5377[17:10] <= 8'b00000000;
    cost_d_actual_V_2_2_s_reg_5523[10] <= 1'b0;
    cost_d_actual_V_2_7_s_reg_5799[10] <= 1'b0;
    cost_d_actual_V_2_11_1_reg_6055[10] <= 1'b0;
    tmp_11_reg_6202[1:0] <= 2'b00;
end

endmodule //disparityMap
