m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW3/ej5/ej5a/simulation/qsim
vej5a
Z1 !s110 1620397327
!i10b 1
!s100 lGB>1?I`KOXA0m=SNPhf61
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ7TREbNR;3S0UF0OFGKeO2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1620397326
Z5 8ej5a.vo
Z6 Fej5a.vo
!i122 2
L0 32 265
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1620397327.000000
Z9 !s107 ej5a.vo|
Z10 !s90 -work|work|ej5a.vo|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
vej5a_vlg_vec_tst
!s110 1620397328
!i10b 1
!s100 oelKHMB`6_4EC:KPWgVH00
R2
I2GAS@^A5PY@0o<nh:29ji2
R3
R0
w1620397325
8Waveform.vwf.vt
FWaveform.vwf.vt
!i122 3
L0 30 92
R7
r1
!s85 0
31
R8
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R11
R12
vhard_block
R1
!i10b 1
!s100 iJ:_PXll7l;K2RFGba<Ce0
R2
I[K:<n;n9=5bQGQh8UPooe0
R3
R0
R4
R5
R6
!i122 2
L0 298 34
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
