{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683159219666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159219666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:13:39 2023 " "Processing started: Wed May 03 21:13:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159219666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159219666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_2 -c BDTTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_2 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159219666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683159220060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683159220060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Types.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Types-body " "Found design unit 2: Types-body" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Types.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree-rtl " "Found design unit 1: tree-rtl" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Tree.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tree " "Found entity 1: Tree" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Tree.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/testutil.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/testutil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataType " "Found design unit 1: DataType" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/TestUtil.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234300 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataType-body " "Found design unit 2: DataType-body" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/TestUtil.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationOutput-rtl " "Found design unit 1: SimulationOutput-rtl" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234301 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationOutput " "Found entity 1: SimulationOutput" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationInput-rtl " "Found design unit 1: SimulationInput-rtl" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationInput.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234303 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationInput " "Found entity 1: SimulationInput" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationInput.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Found design unit 1: Constants" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Constants.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Constants-body " "Found design unit 2: Constants-body" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Constants.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDTTop-rtl " "Found design unit 1: BDTTop-rtl" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234306 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDTTop " "Found entity 1: BDTTop" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-rtl " "Found design unit 1: testbench-rtl" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234307 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDT-rtl " "Found design unit 1: BDT-rtl" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234309 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDT " "Found entity 1: BDT" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/arrays0.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/arrays0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arrays0 " "Found design unit 1: Arrays0" {  } { { "../firmware/Arrays0.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Arrays0.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/addreduce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/addreduce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddReduce-behavioral " "Found design unit 1: AddReduce-behavioral" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234318 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddReduce " "Found entity 1: AddReduce" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159234318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159234318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BDTTop " "Elaborating entity \"BDTTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683159234379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDT BDT:BDT0 " "Elaborating entity \"BDT\" for hierarchy \"BDT:BDT0\"" {  } { { "../firmware/BDTTop.vhd" "BDT0" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:0:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:0:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:0:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:1:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:1:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:2:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:2:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\"" {  } { { "../firmware/BDT.vhd" "AddTree" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234475 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "AddReduce.vhd(66) " "VHDL Subtype or Type Declaration warning at AddReduce.vhd(66): subtype or type has null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683159234477 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "AddReduce.vhd(66) " "VHDL warning at AddReduce.vhd(66): ignored assignment of value to null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1683159234477 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce\"" {  } { { "../firmware/AddReduce.vhd" "\\GN:Reduce" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159234478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683159237926 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 88 " "Parameter WIDTH set to 88" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 95 " "Parameter WIDTH set to 95" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 70 " "Parameter WIDTH set to 70" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 45 " "Parameter WIDTH set to 45" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 28 " "Parameter WIDTH set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_5 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|comparison_rtl_5\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 15 " "Parameter WIDTH set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "BDT:BDT0\|Tree:\\TreeGen:2:Treei\|comparison_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\|comparison_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683159241082 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683159241082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_0 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159241316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_0 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 88 " "Parameter \"WIDTH\" = \"88\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241316 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159241316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0v " "Found entity 1: shift_taps_k0v" {  } { { "db/shift_taps_k0v.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_k0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_5v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_8jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_1 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159241676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_1 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 95 " "Parameter \"WIDTH\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159241676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_avu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_avu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_avu " "Found entity 1: shift_taps_avu" {  } { { "db/shift_taps_avu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_avu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hs91 " "Found entity 1: altsyncram_hs91" {  } { { "db/altsyncram_hs91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_hs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_2 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159241956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_2 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 70 " "Parameter \"WIDTH\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159241956 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159241956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2vu " "Found entity 1: shift_taps_2vu" {  } { { "db/shift_taps_2vu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_2vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159241991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159241991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vr91 " "Found entity 1: altsyncram_vr91" {  } { { "db/altsyncram_vr91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_vr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_3 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159242218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_3 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 45 " "Parameter \"WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242218 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159242218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3vu " "Found entity 1: shift_taps_3vu" {  } { { "db/shift_taps_3vu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_3vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s91 " "Found entity 1: altsyncram_1s91" {  } { { "db/altsyncram_1s91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_1s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_4 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159242495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_4 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 28 " "Parameter \"WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242495 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159242495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4vu " "Found entity 1: shift_taps_4vu" {  } { { "db/shift_taps_4vu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_4vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s91 " "Found entity 1: altsyncram_2s91" {  } { { "db/altsyncram_2s91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_2s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_5 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159242717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_5 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\|altshift_taps:comparison_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 15 " "Parameter \"WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242717 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159242717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uuu " "Found entity 1: shift_taps_uuu" {  } { { "db/shift_taps_uuu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_uuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nr91 " "Found entity 1: altsyncram_nr91" {  } { { "db/altsyncram_nr91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_nr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BDT:BDT0\|Tree:\\TreeGen:2:Treei\|altshift_taps:comparison_rtl_0 " "Elaborated megafunction instantiation \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\|altshift_taps:comparison_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159242929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BDT:BDT0\|Tree:\\TreeGen:2:Treei\|altshift_taps:comparison_rtl_0 " "Instantiated megafunction \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\|altshift_taps:comparison_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683159242929 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683159242929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_quu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_quu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_quu " "Found entity 1: shift_taps_quu" {  } { { "db/shift_taps_quu.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/shift_taps_quu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159242964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159242964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dr91 " "Found entity 1: altsyncram_dr91" {  } { { "db/altsyncram_dr91.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/altsyncram_dr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159243007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159243007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159243050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159243050 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[13\] GND " "Pin \"y\[0\]\[13\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[14\] GND " "Pin \"y\[0\]\[14\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[15\] GND " "Pin \"y\[0\]\[15\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[16\] GND " "Pin \"y\[0\]\[16\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[17\] GND " "Pin \"y\[0\]\[17\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[18\] GND " "Pin \"y\[0\]\[18\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[19\] GND " "Pin \"y\[0\]\[19\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[20\] GND " "Pin \"y\[0\]\[20\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[21\] GND " "Pin \"y\[0\]\[21\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[22\] GND " "Pin \"y\[0\]\[22\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[23\] GND " "Pin \"y\[0\]\[23\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159281244 "|BDTTop|y[0][23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683159281244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683159285197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683159285752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159285752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6247 " "Implemented 6247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683159286224 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683159286224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5795 " "Implemented 5795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683159286224 ""} { "Info" "ICUT_CUT_TM_RAMS" "353 " "Implemented 353 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683159286224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683159286224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4991 " "Peak virtual memory: 4991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159286276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:14:46 2023 " "Processing ended: Wed May 03 21:14:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159286276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159286276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159286276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159286276 ""}
