blk_mem_gen_wgt.v,verilog,xil_defaultlib,../../../../PE.srcs/sources_1/ip/blk_mem_gen_wgt/sim/blk_mem_gen_wgt.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
