// Seed: 1741844520
module module_0;
  assign id_1[1'b0] = 1;
endmodule
macromodule module_1 (
    output tri0 id_0,
    input  tri  id_1,
    output wand id_2
);
  wire id_4;
  wire id_5;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output wire id_4,
    output uwire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13
);
  module_0();
  wire id_15;
  assign id_10 = id_6;
  wire id_16;
endmodule
