<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1405" height="1148" x="260" y="56" />
 <generation
   path=""
   greybox="0"
   simulation="VERILOG"
   clear_previous="1"
   block_symbol_file="0" />
</preferences>
