<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - nfp_convert_single_to_sfix_18_En16.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../nfp_convert_single_to_sfix_18_En16.v" target="rtwreport_document_frame" id="linkToText_plain">nfp_convert_single_to_sfix_18_En16.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: /Users/ciaran/Documents/MATLAB/Yr3 Intel/stableTD3/hdlsrc/ControllerTestbench/ControllerTestbench/nfp_convert_single_to_sfix_18_En16.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2021-06-15 22:29:09</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: nfp_convert_single_to_sfix_18_En16</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: ControllerTestbench/Controller_equiv_DC_motor1/PI_Ctrl_float_speed/Reinforcement Learning1/Subsystem </span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Reference2/Output Layer (1 Neuron)/nfp_convert_single_to_sfix_18_En1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Hierarchy Level: 2</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// {Latency Strategy = "Max"}</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// {Rounding Mode = Nearest}</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">// {Overflow Mode = Wrap}</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">// </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="24">   24   </a>
</span><span><a class="LN" name="25">   25   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="26">   26   </a>
</span><span><a class="LN" name="27">   27   </a><span class="KW">module</span> nfp_convert_single_to_sfix_18_En16
</span><span><a class="LN" name="28">   28   </a>          (clk,
</span><span><a class="LN" name="29">   29   </a>           reset,
</span><span><a class="LN" name="30">   30   </a>           enb,
</span><span><a class="LN" name="31">   31   </a>           nfp_in,
</span><span><a class="LN" name="32">   32   </a>           nfp_out);
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   [31:0] nfp_in;  <span class="CT">// ufix32</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] nfp_out;  <span class="CT">// sfix18_En16</span>
</span><span><a class="LN" name="40">   40   </a>
</span><span><a class="LN" name="41">   41   </a>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">wire</span> In1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">wire</span> [7:0] In2;  <span class="CT">// ufix8</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">wire</span> [22:0] In3;  <span class="CT">// ufix23</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">reg</span>  [0:4] Delay10_reg;  <span class="CT">// ufix1 [5]</span>
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">wire</span> [0:4] Delay10_reg_next;  <span class="CT">// ufix1 [5]</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">wire</span> Delay10_out1;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">reg</span> [7:0] Delay3_out1;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">wire</span> Compare_To_Zero1_out1;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">wire</span> [7:0] Constant3_out1;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">wire</span> [7:0] Constant2_out1;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">wire</span> [7:0] Switch2_out1;  <span class="CT">// uint8</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] Add_1;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] Add_2;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] alphave;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [8:0] Delay1_reg [0:1];  <span class="CT">// sfix9 [2]</span>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] Delay1_reg_next [0:1];  <span class="CT">// sfix9 [2]</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] Delay1_out1;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">wire</span> equality;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">reg</span>  Delay5_out1;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">wire</span> Compare_To_Zero_out1;
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">reg</span> [22:0] Delay4_out1;  <span class="CT">// ufix23</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">wire</span> [23:0] Bit_Concat_out1;  <span class="CT">// ufix24</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">wire</span> [23:0] Data_Type_Conversion1_out1;  <span class="CT">// ufix24_En23</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">reg</span> [23:0] Delay2_reg [0:1];  <span class="CT">// ufix24 [2]</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">wire</span> [23:0] Delay2_reg_next [0:1];  <span class="CT">// ufix24_En23 [2]</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">wire</span> [23:0] Delay2_out1;  <span class="CT">// ufix24_En23</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [9:0] Unary_Minus_in0;  <span class="CT">// sfix10</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [9:0] Unary_Minus_1;  <span class="CT">// sfix10</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] alphave_1;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] shift_arithmetic1_zerosig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] shift_arithmetic1_selsig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">wire</span> [25:0] Data_Type_Conversion_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] dynamic_shift_zerosig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] dynamic_shift_selsig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] dynamic_shift_cast;  <span class="CT">// int16</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">wire</span> [25:0] Shift_Arithmetic1_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">reg</span> [25:0] Delay4_out1_1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] shift_arithmetic2_zerosig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] shift_arithmetic2_selsig;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">wire</span> [25:0] Data_Type_Conversion1_out1_1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] dynamic_shift_zerosig_1;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [8:0] dynamic_shift_selsig_1;  <span class="CT">// sfix9</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [15:0] dynamic_shift_cast_1;  <span class="CT">// int16</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">wire</span> [25:0] Shift_Arithmetic2_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">reg</span> [25:0] Delay6_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">wire</span> [25:0] Switch1_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">reg</span> [25:0] Delay9_out1;  <span class="CT">// ufix26_En24</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [26:0] Data_Type_Conversion1_out1_2;  <span class="CT">// sfix27_En24</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [27:0] Unary_Minus_cast;  <span class="CT">// sfix28_En24</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [27:0] Unary_Minus_cast_1;  <span class="CT">// sfix28_En24</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [26:0] Unary_Minus_out1;  <span class="CT">// sfix27_En24</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [26:0] Switch1_out1_1;  <span class="CT">// sfix27_En24</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Data_Type_Conversion2_out1;  <span class="CT">// sfix18_En16</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Delay8_out1;  <span class="CT">// sfix18_En16</span>
</span><span><a class="LN" name="96">   96   </a>
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="CT">// Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">assign</span> In1 = nfp_in[31];
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">assign</span> In2 = nfp_in[30:23];
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">assign</span> In3 = nfp_in[22:0];
</span><span><a class="LN" name="102">  102   </a>
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="106">  106   </a>    <span class="KW">begin</span> : Delay10_process
</span><span><a class="LN" name="107">  107   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="108">  108   </a>        Delay10_reg[0] &lt;= 1'b0;
</span><span><a class="LN" name="109">  109   </a>        Delay10_reg[1] &lt;= 1'b0;
</span><span><a class="LN" name="110">  110   </a>        Delay10_reg[2] &lt;= 1'b0;
</span><span><a class="LN" name="111">  111   </a>        Delay10_reg[3] &lt;= 1'b0;
</span><span><a class="LN" name="112">  112   </a>        Delay10_reg[4] &lt;= 1'b0;
</span><span><a class="LN" name="113">  113   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="114">  114   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="115">  115   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="116">  116   </a>          Delay10_reg[0] &lt;= Delay10_reg_next[0];
</span><span><a class="LN" name="117">  117   </a>          Delay10_reg[1] &lt;= Delay10_reg_next[1];
</span><span><a class="LN" name="118">  118   </a>          Delay10_reg[2] &lt;= Delay10_reg_next[2];
</span><span><a class="LN" name="119">  119   </a>          Delay10_reg[3] &lt;= Delay10_reg_next[3];
</span><span><a class="LN" name="120">  120   </a>          Delay10_reg[4] &lt;= Delay10_reg_next[4];
</span><span><a class="LN" name="121">  121   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="122">  122   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="123">  123   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="124">  124   </a>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">assign</span> Delay10_out1 = Delay10_reg[4];
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">assign</span> Delay10_reg_next[0] = In1;
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">assign</span> Delay10_reg_next[1] = Delay10_reg[0];
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">assign</span> Delay10_reg_next[2] = Delay10_reg[1];
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">assign</span> Delay10_reg_next[3] = Delay10_reg[2];
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">assign</span> Delay10_reg_next[4] = Delay10_reg[3];
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="135">  135   </a>    <span class="KW">begin</span> : Delay3_process
</span><span><a class="LN" name="136">  136   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="137">  137   </a>        Delay3_out1 &lt;= 8'b00000000;
</span><span><a class="LN" name="138">  138   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="139">  139   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="140">  140   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="141">  141   </a>          Delay3_out1 &lt;= In2;
</span><span><a class="LN" name="142">  142   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="143">  143   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="144">  144   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="145">  145   </a>
</span><span><a class="LN" name="146">  146   </a>
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">assign</span> Compare_To_Zero1_out1 = Delay3_out1 != 8'b00000000;
</span><span><a class="LN" name="149">  149   </a>
</span><span><a class="LN" name="150">  150   </a>
</span><span><a class="LN" name="151">  151   </a>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">assign</span> Constant3_out1 = 8'b01111110;
</span><span><a class="LN" name="153">  153   </a>
</span><span><a class="LN" name="154">  154   </a>
</span><span><a class="LN" name="155">  155   </a>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">assign</span> Constant2_out1 = 8'b01111111;
</span><span><a class="LN" name="157">  157   </a>
</span><span><a class="LN" name="158">  158   </a>
</span><span><a class="LN" name="159">  159   </a>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">assign</span> Switch2_out1 = (Compare_To_Zero1_out1 == 1'b0 ? Constant3_out1 :
</span><span><a class="LN" name="161">  161   </a>              Constant2_out1);
</span><span><a class="LN" name="162">  162   </a>
</span><span><a class="LN" name="163">  163   </a>
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">assign</span> Add_1 = <b>{</b>1'b0, Delay3_out1<b>}</b>;
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">assign</span> Add_2 = <b>{</b>1'b0, Switch2_out1<b>}</b>;
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">assign</span> alphave = Add_1 - Add_2;
</span><span><a class="LN" name="168">  168   </a>
</span><span><a class="LN" name="169">  169   </a>
</span><span><a class="LN" name="170">  170   </a>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="172">  172   </a>    <span class="KW">begin</span> : Delay1_process
</span><span><a class="LN" name="173">  173   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="174">  174   </a>        Delay1_reg[0] &lt;= 9'sb000000000;
</span><span><a class="LN" name="175">  175   </a>        Delay1_reg[1] &lt;= 9'sb000000000;
</span><span><a class="LN" name="176">  176   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="177">  177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="178">  178   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="179">  179   </a>          Delay1_reg[0] &lt;= Delay1_reg_next[0];
</span><span><a class="LN" name="180">  180   </a>          Delay1_reg[1] &lt;= Delay1_reg_next[1];
</span><span><a class="LN" name="181">  181   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="182">  182   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="183">  183   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="184">  184   </a>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">assign</span> Delay1_out1 = Delay1_reg[1];
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">assign</span> Delay1_reg_next[0] = alphave;
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">assign</span> Delay1_reg_next[1] = Delay1_reg[0];
</span><span><a class="LN" name="188">  188   </a>
</span><span><a class="LN" name="189">  189   </a>
</span><span><a class="LN" name="190">  190   </a>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">assign</span> equality = Delay1_out1 &gt;= 9'sb000000000;
</span><span><a class="LN" name="192">  192   </a>
</span><span><a class="LN" name="193">  193   </a>
</span><span><a class="LN" name="194">  194   </a>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">begin</span> : Delay5_process
</span><span><a class="LN" name="197">  197   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="198">  198   </a>        Delay5_out1 &lt;= 1'b0;
</span><span><a class="LN" name="199">  199   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="200">  200   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="201">  201   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="202">  202   </a>          Delay5_out1 &lt;= equality;
</span><span><a class="LN" name="203">  203   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="204">  204   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="205">  205   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="206">  206   </a>
</span><span><a class="LN" name="207">  207   </a>
</span><span><a class="LN" name="208">  208   </a>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">assign</span> Compare_To_Zero_out1 = Delay3_out1 != 8'b00000000;
</span><span><a class="LN" name="210">  210   </a>
</span><span><a class="LN" name="211">  211   </a>
</span><span><a class="LN" name="212">  212   </a>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="214">  214   </a>    <span class="KW">begin</span> : Delay4_process
</span><span><a class="LN" name="215">  215   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="216">  216   </a>        Delay4_out1 &lt;= 23'b00000000000000000000000;
</span><span><a class="LN" name="217">  217   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="218">  218   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="219">  219   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="220">  220   </a>          Delay4_out1 &lt;= In3;
</span><span><a class="LN" name="221">  221   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="222">  222   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="223">  223   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="224">  224   </a>
</span><span><a class="LN" name="225">  225   </a>
</span><span><a class="LN" name="226">  226   </a>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">assign</span> Bit_Concat_out1 = <b>{</b>Compare_To_Zero_out1, Delay4_out1<b>}</b>;
</span><span><a class="LN" name="228">  228   </a>
</span><span><a class="LN" name="229">  229   </a>
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">assign</span> Data_Type_Conversion1_out1 = Bit_Concat_out1;
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>
</span><span><a class="LN" name="234">  234   </a>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="236">  236   </a>    <span class="KW">begin</span> : Delay2_process
</span><span><a class="LN" name="237">  237   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="238">  238   </a>        Delay2_reg[0] &lt;= 24'b000000000000000000000000;
</span><span><a class="LN" name="239">  239   </a>        Delay2_reg[1] &lt;= 24'b000000000000000000000000;
</span><span><a class="LN" name="240">  240   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="241">  241   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="242">  242   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="243">  243   </a>          Delay2_reg[0] &lt;= Delay2_reg_next[0];
</span><span><a class="LN" name="244">  244   </a>          Delay2_reg[1] &lt;= Delay2_reg_next[1];
</span><span><a class="LN" name="245">  245   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="246">  246   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="247">  247   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">assign</span> Delay2_out1 = Delay2_reg[1];
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">assign</span> Delay2_reg_next[0] = Data_Type_Conversion1_out1;
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">assign</span> Delay2_reg_next[1] = Delay2_reg[0];
</span><span><a class="LN" name="252">  252   </a>
</span><span><a class="LN" name="253">  253   </a>
</span><span><a class="LN" name="254">  254   </a>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">assign</span> Unary_Minus_1 = <b>{</b>Delay1_out1[8], Delay1_out1<b>}</b>;
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">assign</span> Unary_Minus_in0 =  - (Unary_Minus_1);
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">assign</span> alphave_1 = Unary_Minus_in0[8:0];
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>
</span><span><a class="LN" name="260">  260   </a>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">assign</span> shift_arithmetic1_zerosig = 9'sb000000000;
</span><span><a class="LN" name="262">  262   </a>
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">assign</span> shift_arithmetic1_selsig = (alphave_1 &gt;= shift_arithmetic1_zerosig ? alphave_1 :
</span><span><a class="LN" name="266">  266   </a>              shift_arithmetic1_zerosig);
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>
</span><span><a class="LN" name="269">  269   </a>
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">assign</span> Data_Type_Conversion_out1 = <b>{</b>1'b0, <b>{</b>Delay2_out1, 1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="271">  271   </a>
</span><span><a class="LN" name="272">  272   </a>
</span><span><a class="LN" name="273">  273   </a>
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">assign</span> dynamic_shift_zerosig = 9'sb000000000;
</span><span><a class="LN" name="275">  275   </a>
</span><span><a class="LN" name="276">  276   </a>
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">assign</span> dynamic_shift_selsig = (shift_arithmetic1_selsig &gt;= dynamic_shift_zerosig ? shift_arithmetic1_selsig :
</span><span><a class="LN" name="279">  279   </a>              dynamic_shift_zerosig);
</span><span><a class="LN" name="280">  280   </a>
</span><span><a class="LN" name="281">  281   </a>
</span><span><a class="LN" name="282">  282   </a>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">assign</span> dynamic_shift_cast = <b>{</b><b>{</b>7<b>{</b>dynamic_shift_selsig[8]<b>}</b><b>}</b>, dynamic_shift_selsig<b>}</b>;
</span><span><a class="LN" name="284">  284   </a>  <span class="KW">assign</span> Shift_Arithmetic1_out1 = Data_Type_Conversion_out1 &gt;&gt;&gt; dynamic_shift_cast;
</span><span><a class="LN" name="285">  285   </a>
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>
</span><span><a class="LN" name="288">  288   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="289">  289   </a>    <span class="KW">begin</span> : Delay4_1_process
</span><span><a class="LN" name="290">  290   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="291">  291   </a>        Delay4_out1_1 &lt;= 26'b00000000000000000000000000;
</span><span><a class="LN" name="292">  292   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="293">  293   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="294">  294   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="295">  295   </a>          Delay4_out1_1 &lt;= Shift_Arithmetic1_out1;
</span><span><a class="LN" name="296">  296   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="297">  297   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="298">  298   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="299">  299   </a>
</span><span><a class="LN" name="300">  300   </a>
</span><span><a class="LN" name="301">  301   </a>
</span><span><a class="LN" name="302">  302   </a>  <span class="KW">assign</span> shift_arithmetic2_zerosig = 9'sb000000000;
</span><span><a class="LN" name="303">  303   </a>
</span><span><a class="LN" name="304">  304   </a>
</span><span><a class="LN" name="305">  305   </a>
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">assign</span> shift_arithmetic2_selsig = (Delay1_out1 &gt;= shift_arithmetic2_zerosig ? Delay1_out1 :
</span><span><a class="LN" name="307">  307   </a>              shift_arithmetic2_zerosig);
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>
</span><span><a class="LN" name="310">  310   </a>
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">assign</span> Data_Type_Conversion1_out1_1 = <b>{</b>1'b0, <b>{</b>Delay2_out1, 1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" name="312">  312   </a>
</span><span><a class="LN" name="313">  313   </a>
</span><span><a class="LN" name="314">  314   </a>
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">assign</span> dynamic_shift_zerosig_1 = 9'sb000000000;
</span><span><a class="LN" name="316">  316   </a>
</span><span><a class="LN" name="317">  317   </a>
</span><span><a class="LN" name="318">  318   </a>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">assign</span> dynamic_shift_selsig_1 = (shift_arithmetic2_selsig &gt;= dynamic_shift_zerosig_1 ? shift_arithmetic2_selsig :
</span><span><a class="LN" name="320">  320   </a>              dynamic_shift_zerosig_1);
</span><span><a class="LN" name="321">  321   </a>
</span><span><a class="LN" name="322">  322   </a>
</span><span><a class="LN" name="323">  323   </a>
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">assign</span> dynamic_shift_cast_1 = <b>{</b><b>{</b>7<b>{</b>dynamic_shift_selsig_1[8]<b>}</b><b>}</b>, dynamic_shift_selsig_1<b>}</b>;
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">assign</span> Shift_Arithmetic2_out1 = Data_Type_Conversion1_out1_1 &lt;&lt;&lt; dynamic_shift_cast_1;
</span><span><a class="LN" name="326">  326   </a>
</span><span><a class="LN" name="327">  327   </a>
</span><span><a class="LN" name="328">  328   </a>
</span><span><a class="LN" name="329">  329   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="330">  330   </a>    <span class="KW">begin</span> : Delay6_process
</span><span><a class="LN" name="331">  331   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="332">  332   </a>        Delay6_out1 &lt;= 26'b00000000000000000000000000;
</span><span><a class="LN" name="333">  333   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="334">  334   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="335">  335   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="336">  336   </a>          Delay6_out1 &lt;= Shift_Arithmetic2_out1;
</span><span><a class="LN" name="337">  337   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="338">  338   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="339">  339   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="340">  340   </a>
</span><span><a class="LN" name="341">  341   </a>
</span><span><a class="LN" name="342">  342   </a>
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">assign</span> Switch1_out1 = (Delay5_out1 == 1'b0 ? Delay4_out1_1 :
</span><span><a class="LN" name="344">  344   </a>              Delay6_out1);
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>
</span><span><a class="LN" name="347">  347   </a>
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="349">  349   </a>    <span class="KW">begin</span> : Delay9_process
</span><span><a class="LN" name="350">  350   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="351">  351   </a>        Delay9_out1 &lt;= 26'b00000000000000000000000000;
</span><span><a class="LN" name="352">  352   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="353">  353   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="354">  354   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="355">  355   </a>          Delay9_out1 &lt;= Switch1_out1;
</span><span><a class="LN" name="356">  356   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="357">  357   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="358">  358   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="359">  359   </a>
</span><span><a class="LN" name="360">  360   </a>
</span><span><a class="LN" name="361">  361   </a>
</span><span><a class="LN" name="362">  362   </a>  <span class="KW">assign</span> Data_Type_Conversion1_out1_2 = <b>{</b>1'b0, Delay9_out1<b>}</b>;
</span><span><a class="LN" name="363">  363   </a>
</span><span><a class="LN" name="364">  364   </a>
</span><span><a class="LN" name="365">  365   </a>
</span><span><a class="LN" name="366">  366   </a>  <span class="KW">assign</span> Unary_Minus_cast = <b>{</b>Data_Type_Conversion1_out1_2[26], Data_Type_Conversion1_out1_2<b>}</b>;
</span><span><a class="LN" name="367">  367   </a>  <span class="KW">assign</span> Unary_Minus_cast_1 =  - (Unary_Minus_cast);
</span><span><a class="LN" name="368">  368   </a>  <span class="KW">assign</span> Unary_Minus_out1 = Unary_Minus_cast_1[26:0];
</span><span><a class="LN" name="369">  369   </a>
</span><span><a class="LN" name="370">  370   </a>
</span><span><a class="LN" name="371">  371   </a>
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">assign</span> Switch1_out1_1 = (Delay10_out1 == 1'b0 ? Data_Type_Conversion1_out1_2 :
</span><span><a class="LN" name="373">  373   </a>              Unary_Minus_out1);
</span><span><a class="LN" name="374">  374   </a>
</span><span><a class="LN" name="375">  375   </a>
</span><span><a class="LN" name="376">  376   </a>
</span><span><a class="LN" name="377">  377   </a>  <span class="KW">assign</span> Data_Type_Conversion2_out1 = Switch1_out1_1[25:8] + $<span class="KW">signed</span>(<b>{</b>1'b0, Switch1_out1_1[7]<b>}</b>);
</span><span><a class="LN" name="378">  378   </a>
</span><span><a class="LN" name="379">  379   </a>
</span><span><a class="LN" name="380">  380   </a>
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk or <span class="KW">posedge</span> reset)
</span><span><a class="LN" name="382">  382   </a>    <span class="KW">begin</span> : Delay8_process
</span><span><a class="LN" name="383">  383   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="384">  384   </a>        Delay8_out1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="385">  385   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="386">  386   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="387">  387   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="388">  388   </a>          Delay8_out1 &lt;= Data_Type_Conversion2_out1;
</span><span><a class="LN" name="389">  389   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="390">  390   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="391">  391   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="392">  392   </a>
</span><span><a class="LN" name="393">  393   </a>
</span><span><a class="LN" name="394">  394   </a>
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">assign</span> nfp_out = Delay8_out1;
</span><span><a class="LN" name="396">  396   </a>
</span><span><a class="LN" name="397">  397   </a><span class="KW">endmodule</span>  <span class="CT">// nfp_convert_single_to_sfix_18_En16</span>
</span><span><a class="LN" name="398">  398   </a>
</span><span><a class="LN" name="399">  399   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>