	component mySystem is
		port (
			clk_clk              : in  std_logic                    := 'X';             -- clk
			inputin_keys         : in  std_logic_vector(3 downto 0) := (others => 'X'); -- keys
			inputin_leds         : out std_logic_vector(3 downto 0);                    -- leds
			reset_reset_n        : in  std_logic                    := 'X';             -- reset_n
			sevensegment_output1 : out std_logic_vector(3 downto 0);                    -- output1
			sevensegment_output  : out std_logic_vector(7 downto 0);                    -- output
			uart_rx              : in  std_logic                    := 'X';             -- rx
			uart_tx              : out std_logic                                        -- tx
		);
	end component mySystem;

