Info: Generated by version: 24.3.1 build 102
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0 --family="Agilex 5" --part=A5ED065BB32AE6SR0
Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: The infinite traffic pattern can be stopped by resetting the Traffic Generator.
Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: To reset the EMIF after the infinite traffic pattern has been stopped, the board must be power-cycled.
Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: For the infinite Traffic Generator program, run-on-reset is automatically disabled. Traffic will not be run until the explicit run command is given.
Info: ed_sim_emif_io96b_lpddr4_0.emif_io96b_lpddr4_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
Info: ed_sim_emif_io96b_lpddr4_0: "Transforming system: ed_sim_emif_io96b_lpddr4_0"
Info: ed_sim_emif_io96b_lpddr4_0: "Naming system components in system: ed_sim_emif_io96b_lpddr4_0"
Info: ed_sim_emif_io96b_lpddr4_0: "Processing generation queue"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq"
Info: cal_0: "Generating: cal_0"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q"
Info: jamb: "Generating: jamb"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_jtag_interface"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_avalon_packets_to_master"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a"
Info: ed_sim_emif_io96b_lpddr4_0: "Generating: altera_reset_controller"
Info: ed_sim_emif_io96b_lpddr4_0: Done "ed_sim_emif_io96b_lpddr4_0" with 15 modules, 158 files
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\agarw414\AppData\Local\Temp\alt0241_17663816786152718782.dir\0001_emif_io96b_lpddr4_0_gen\sim\ip\ed_sim\ed_sim_emif_io96b_lpddr4_0.ip --output-directory=C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ --use-relative-paths=true
Warning: Skipping generation of synopsys/vcs/vcs_setup.sh since VCS 2-step flow is not supported for Agilex 5 device family
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: 	mentor/run_msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: 	aldec/run_rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/agarw414/AppData/Local/Temp/alt0241_17663816786152718782.dir/0001_emif_io96b_lpddr4_0_gen/sim/ip/ed_sim/ed_sim_emif_io96b_lpddr4_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
