Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 22 15:18:44 2023
| Host         : LAPTOP-Shadowstorm running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (29)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: seg/cnt_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  128          inf        0.000                      0                  128           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.858ns  (logic 2.166ns (18.263%)  route 9.692ns (81.737%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.889    11.533    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.325    11.858 r  seg/seg_lit[5]_i_1/O
                         net (fo=1, routed)           0.000    11.858    seg/num2seg[5]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.830ns  (logic 2.138ns (18.069%)  route 9.692ns (81.931%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.889    11.533    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.297    11.830 r  seg/seg_lit[0]_i_1/O
                         net (fo=1, routed)           0.000    11.830    seg/num2seg[0]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 2.167ns (18.921%)  route 9.284ns (81.079%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.480    11.125    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.326    11.451 r  seg/seg_lit[6]_i_1/O
                         net (fo=1, routed)           0.000    11.451    seg/num2seg[6]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 2.164ns (18.907%)  route 9.280ns (81.093%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.476    11.120    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.323    11.443 r  seg/seg_lit[3]_i_1/O
                         net (fo=1, routed)           0.000    11.443    seg/num2seg[3]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 2.138ns (18.715%)  route 9.284ns (81.285%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.480    11.125    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.297    11.422 r  seg/seg_lit[2]_i_1/O
                         net (fo=1, routed)           0.000    11.422    seg/num2seg[2]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 2.138ns (18.722%)  route 9.280ns (81.278%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 r  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 r  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 r  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 r  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.476    11.120    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.297    11.417 r  seg/seg_lit[1]_i_1/O
                         net (fo=1, routed)           0.000    11.417    seg/num2seg[1]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.364ns  (logic 5.078ns (44.685%)  route 6.286ns (55.315%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           6.286     7.782    led_OBUF[0]
    A21                  OBUF (Prop_obuf_I_O)         3.582    11.364 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.364    led[0]
    A21                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.347ns  (logic 5.071ns (44.687%)  route 6.276ns (55.313%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           6.276     7.774    led_OBUF[1]
    E22                  OBUF (Prop_obuf_I_O)         3.573    11.347 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.347    led[1]
    E22                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[23]
                            (input port)
  Destination:            seg/seg_lit_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.146ns  (logic 2.138ns (19.178%)  route 9.008ns (80.822%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y9                                                0.000     0.000 f  sw[23] (IN)
                         net (fo=0)                   0.000     0.000    sw[23]
    Y9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  sw_IBUF[23]_inst/O
                         net (fo=1, routed)           1.804     3.306    seg/sw_IBUF[23]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.124     3.430 f  seg/seg_lit[6]_i_7/O
                         net (fo=1, routed)           0.000     3.430    seg/seg_lit[6]_i_7_n_0
    SLICE_X88Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     3.644 f  seg/seg_lit_reg[6]_i_2/O
                         net (fo=7, routed)           7.204    10.849    seg/sel0[3]
    SLICE_X0Y193         LUT4 (Prop_lut4_I0_O)        0.297    11.146 r  seg/seg_lit[4]_i_1/O
                         net (fo=1, routed)           0.000    11.146    seg/num2seg[4]
    SLICE_X0Y193         FDRE                                         r  seg/seg_lit_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 5.051ns (46.886%)  route 5.722ns (53.114%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           5.722     7.205    led_OBUF[2]
    D22                  OBUF (Prop_obuf_I_O)         3.568    10.773 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.773    led[2]
    D22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/cho_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDSE                         0.000     0.000 r  seg/cho_reg[7]/C
    SLICE_X0Y169         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    seg/cho_reg_n_0_[7]
    SLICE_X0Y168         FDRE                                         r  seg/seg_cho_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDSE                         0.000     0.000 r  seg/cho_reg[2]/C
    SLICE_X0Y170         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[2]/Q
                         net (fo=3, routed)           0.124     0.265    seg/p_0_in[3]
    SLICE_X0Y171         FDRE                                         r  seg/seg_cho_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDSE                         0.000     0.000 r  seg/cho_reg[6]/C
    SLICE_X0Y169         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[6]/Q
                         net (fo=3, routed)           0.124     0.265    seg/p_0_in[7]
    SLICE_X0Y168         FDRE                                         r  seg/seg_cho_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.729%)  route 0.132ns (48.271%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDSE                         0.000     0.000 r  seg/cho_reg[4]/C
    SLICE_X0Y169         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[4]/Q
                         net (fo=3, routed)           0.132     0.273    seg/p_0_in[5]
    SLICE_X0Y168         FDRE                                         r  seg/seg_cho_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.074%)  route 0.135ns (48.926%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDSE                         0.000     0.000 r  seg/cho_reg[5]/C
    SLICE_X0Y169         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[5]/Q
                         net (fo=3, routed)           0.135     0.276    seg/p_0_in[6]
    SLICE_X0Y168         FDRE                                         r  seg/seg_cho_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ukeyboard/clkcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ukeyboard/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE                         0.000     0.000 r  ukeyboard/clkcnt_reg[19]/C
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ukeyboard/clkcnt_reg[19]/Q
                         net (fo=9, routed)           0.107     0.271    ukeyboard/keyclk[0]
    SLICE_X89Y117        LUT5 (Prop_lut5_I3_O)        0.045     0.316 r  ukeyboard/data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    ukeyboard/data[0]_i_1_n_0
    SLICE_X89Y117        FDRE                                         r  ukeyboard/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ukeyboard/clkcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ukeyboard/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE                         0.000     0.000 r  ukeyboard/clkcnt_reg[19]/C
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ukeyboard/clkcnt_reg[19]/Q
                         net (fo=9, routed)           0.107     0.271    ukeyboard/keyclk[0]
    SLICE_X89Y117        LUT5 (Prop_lut5_I1_O)        0.045     0.316 r  ukeyboard/data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    ukeyboard/data[2]_i_1_n_0
    SLICE_X89Y117        FDRE                                         r  ukeyboard/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ukeyboard/clkcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ukeyboard/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.213ns (66.615%)  route 0.107ns (33.385%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE                         0.000     0.000 r  ukeyboard/clkcnt_reg[19]/C
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ukeyboard/clkcnt_reg[19]/Q
                         net (fo=9, routed)           0.107     0.271    ukeyboard/keyclk[0]
    SLICE_X89Y117        LUT5 (Prop_lut5_I3_O)        0.049     0.320 r  ukeyboard/data[3]_i_2/O
                         net (fo=1, routed)           0.000     0.320    ukeyboard/data[3]_i_2_n_0
    SLICE_X89Y117        FDRE                                         r  ukeyboard/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ukeyboard/clkcnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ukeyboard/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.215ns (66.823%)  route 0.107ns (33.177%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE                         0.000     0.000 r  ukeyboard/clkcnt_reg[19]/C
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ukeyboard/clkcnt_reg[19]/Q
                         net (fo=9, routed)           0.107     0.271    ukeyboard/keyclk[0]
    SLICE_X89Y117        LUT5 (Prop_lut5_I2_O)        0.051     0.322 r  ukeyboard/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    ukeyboard/data[1]_i_1_n_0
    SLICE_X89Y117        FDRE                                         r  ukeyboard/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/cho_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg/seg_cho_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.010%)  route 0.187ns (56.990%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDSE                         0.000     0.000 r  seg/cho_reg[1]/C
    SLICE_X0Y170         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  seg/cho_reg[1]/Q
                         net (fo=3, routed)           0.187     0.328    seg/p_0_in[2]
    SLICE_X0Y171         FDRE                                         r  seg/seg_cho_reg[1]/D
  -------------------------------------------------------------------    -------------------





