$date
	Tue Aug 26 00:14:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_out $end
$var wire 1 " Y_out_bar $end
$var reg 4 # myData [3:0] $end
$scope module myJK $end
$var wire 1 $ clock $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ' reset $end
$var reg 1 ! y $end
$var reg 1 " y_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
b0 #
x"
x!
$end
#5
1"
0!
1'
b1 #
#10
1$
0'
b10 #
#15
1'
b11 #
#20
1&
0$
0'
b100 #
#25
1'
b101 #
#30
1$
0'
b110 #
#35
1'
b111 #
#40
1%
0&
0$
0'
b1000 #
#45
1'
b1001 #
#50
0"
1!
1$
0'
b1010 #
#55
1"
0!
1'
b1011 #
#60
1&
0$
0'
b1100 #
#65
1'
b1101 #
#70
1!
1$
0'
b1110 #
#75
0!
1'
b1111 #
#80
0%
0&
0$
0'
b0 #
#85
1'
b1 #
#90
1$
0'
b10 #
#95
1'
b11 #
#100
1&
0$
0'
b100 #
