--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Zachary/Desktop/Main Project/iseconfig/filter.filter -intstyle ise -v
3 -s 1 -n 3 -fastpaths -xml chip.twx chip.ncd -o chip.twr chip.pcf -ucf
chip.ucf

Design file:              chip.ncd
Physical constraint file: chip.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422872 paths analyzed, 85756 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.243ns.
--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16106 (SLICE_X79Y14.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I2S_Input/i2si_Fifo/fifo_out_data_10 (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (1.721 - 1.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I2S_Input/i2si_Fifo/fifo_out_data_10 to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y156.BMUX   Tshcko                0.655   I2S_Input/i2si_Fifo/fifo_out_data<0>
                                                       I2S_Input/i2si_Fifo/fifo_out_data_10
    SLICE_X79Y14.A1      net (fanout=512)     17.371   I2S_Input/i2si_Fifo/fifo_out_data<10>
    SLICE_X79Y14.CLK     Tas                   0.095   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16112>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/mux257111
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16106
    -------------------------------------------------  ---------------------------
    Total                                     18.121ns (0.750ns logic, 17.371ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16022 (SLICE_X78Y11.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Filter/TOP_FILTER_STM/arr_we_x (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16022 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (1.723 - 1.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Filter/TOP_FILTER_STM/arr_we_x to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16022
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y119.CQ     Tcko                  0.456   Filter/TOP_FILTER_STM/arr_we_x
                                                       Filter/TOP_FILTER_STM/arr_we_x
    SLICE_X78Y11.CE      net (fanout=2219)    17.540   Filter/TOP_FILTER_STM/arr_we_x
    SLICE_X78Y11.CLK     Tceck                 0.169   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16029>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16022
    -------------------------------------------------  ---------------------------
    Total                                     18.165ns (0.625ns logic, 17.540ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16023 (SLICE_X78Y11.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Filter/TOP_FILTER_STM/arr_we_x (FF)
  Destination:          Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16023 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (1.723 - 1.611)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Filter/TOP_FILTER_STM/arr_we_x to Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y119.CQ     Tcko                  0.456   Filter/TOP_FILTER_STM/arr_we_x
                                                       Filter/TOP_FILTER_STM/arr_we_x
    SLICE_X78Y11.CE      net (fanout=2219)    17.540   Filter/TOP_FILTER_STM/arr_we_x
    SLICE_X78Y11.CLK     Tceck                 0.169   Filter/TOP_FILTER_STM/filter_storage_x/ram_0<16029>
                                                       Filter/TOP_FILTER_STM/filter_storage_x/ram_0_16023
    -------------------------------------------------  ---------------------------
    Total                                     18.165ns (0.625ns logic, 17.540ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2S_Output/i2so_Fifo/Mram_buf_mem30/DP (SLICE_X54Y102.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Output/i2so_Fifo/wr_ptr_0 (FF)
  Destination:          I2S_Output/i2so_Fifo/Mram_buf_mem30/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Output/i2so_Fifo/wr_ptr_0 to I2S_Output/i2so_Fifo/Mram_buf_mem30/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y98.AQ      Tcko                  0.141   I2S_Output/i2so_Fifo/wr_ptr<2>
                                                       I2S_Output/i2so_Fifo/wr_ptr_0
    SLICE_X54Y102.D1     net (fanout=18)       0.444   I2S_Output/i2so_Fifo/wr_ptr<0>
    SLICE_X54Y102.CLK    Tah         (-Th)     0.310   I2S_Output/i2so_Fifo/fifo_out_data<27>
                                                       I2S_Output/i2so_Fifo/Mram_buf_mem30/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (-0.169ns logic, 0.444ns route)
                                                       (-61.5% logic, 161.5% route)

--------------------------------------------------------------------------------

Paths for end point I2S_Output/i2so_Fifo/Mram_buf_mem29/DP (SLICE_X54Y102.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Output/i2so_Fifo/wr_ptr_0 (FF)
  Destination:          I2S_Output/i2so_Fifo/Mram_buf_mem29/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Output/i2so_Fifo/wr_ptr_0 to I2S_Output/i2so_Fifo/Mram_buf_mem29/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y98.AQ      Tcko                  0.141   I2S_Output/i2so_Fifo/wr_ptr<2>
                                                       I2S_Output/i2so_Fifo/wr_ptr_0
    SLICE_X54Y102.D1     net (fanout=18)       0.444   I2S_Output/i2so_Fifo/wr_ptr<0>
    SLICE_X54Y102.CLK    Tah         (-Th)     0.310   I2S_Output/i2so_Fifo/fifo_out_data<27>
                                                       I2S_Output/i2so_Fifo/Mram_buf_mem29/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (-0.169ns logic, 0.444ns route)
                                                       (-61.5% logic, 161.5% route)

--------------------------------------------------------------------------------

Paths for end point I2S_Output/i2so_Fifo/Mram_buf_mem3/DP (SLICE_X54Y102.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2S_Output/i2so_Fifo/wr_ptr_0 (FF)
  Destination:          I2S_Output/i2so_Fifo/Mram_buf_mem3/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2S_Output/i2so_Fifo/wr_ptr_0 to I2S_Output/i2so_Fifo/Mram_buf_mem3/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y98.AQ      Tcko                  0.141   I2S_Output/i2so_Fifo/wr_ptr<2>
                                                       I2S_Output/i2so_Fifo/wr_ptr_0
    SLICE_X54Y102.D1     net (fanout=18)       0.444   I2S_Output/i2so_Fifo/wr_ptr<0>
    SLICE_X54Y102.CLK    Tah         (-Th)     0.310   I2S_Output/i2so_Fifo/fifo_out_data<27>
                                                       I2S_Output/i2so_Fifo/Mram_buf_mem3/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (-0.169ns logic, 0.444ns route)
                                                       (-61.5% logic, 161.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X12Y137.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem2/DP/CLK
  Location pin: SLICE_X12Y137.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: I2S_Input/i2si_Fifo/fifo_out_data<16>/CLK
  Logical resource: I2S_Input/i2si_Fifo/Mram_buf_mem18/DP/CLK
  Location pin: SLICE_X12Y137.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 422872 paths, 0 nets, and 135614 connections

Design statistics:
   Minimum period:  18.243ns{1}   (Maximum frequency:  54.816MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 13 14:49:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1196 MB



