--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29609 paths analyzed, 5163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.035ns.
--------------------------------------------------------------------------------
Slack:                  10.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X17Y41.A3      net (fanout=15)       2.365   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X17Y41.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.D4       net (fanout=1)        1.497   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.493ns (2.582ns logic, 6.911ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  12.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X17Y41.A6      net (fanout=16)       1.261   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X17Y41.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.D4       net (fanout=1)        1.497   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (2.582ns logic, 5.807ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.D3      net (fanout=100)      2.882   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (2.004ns logic, 5.672ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem4/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X7Y36.B3       net (fanout=61)       0.624   fifo_manager/fifo_counter_7
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.AMUX     Tilo                  0.326   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073341
    SLICE_X4Y39.DX       net (fanout=1)        0.722   fifo_manager/fifo/_n0073[3]
    SLICE_X4Y39.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[3]
                                                       fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (2.045ns logic, 5.662ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.667ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.C3      net (fanout=100)      2.899   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Tilo                  0.430   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.667ns (1.978ns logic, 5.689ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem4/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.649ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.321 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.DQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X7Y36.B2       net (fanout=5)        0.566   fifo_manager/fifo/fifo_counter[3]
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.AMUX     Tilo                  0.326   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073341
    SLICE_X4Y39.DX       net (fanout=1)        0.722   fifo_manager/fifo/_n0073[3]
    SLICE_X4Y39.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[3]
                                                       fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (2.045ns logic, 5.604ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  12.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X9Y32.A3       net (fanout=16)       1.432   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X9Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X4Y37.C3       net (fanout=1)        1.135   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X4Y37.CMUX     Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (2.556ns logic, 5.616ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  12.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.127ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X7Y49.D3       net (fanout=16)       2.132   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X7Y49.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[47]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.D5       net (fanout=1)        0.929   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_123
    SLICE_X5Y41.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.C5       net (fanout=1)        0.406   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.127ns (2.385ns logic, 5.742ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  12.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.125ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y48.D3       net (fanout=16)       1.899   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y48.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[43]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.D2       net (fanout=1)        1.160   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_114
    SLICE_X5Y41.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X5Y41.C5       net (fanout=1)        0.406   fifo_manager/serial_tx_TDC/N9
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.125ns (2.385ns logic, 5.740ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.097ns (Levels of Logic = 3)
  Clock Path Skew:      0.500ns (1.150 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X5Y44.A6       net (fanout=16)       1.215   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X5Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.D1       net (fanout=1)        1.251   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.097ns (2.582ns logic, 5.515ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  12.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem40/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X7Y36.B3       net (fanout=61)       0.624   fifo_manager/fifo_counter_7
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.A        Tilo                  0.254   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073331
    SLICE_X4Y43.DX       net (fanout=1)        0.664   fifo_manager/fifo/_n0073[39]
    SLICE_X4Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]
                                                       fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (1.973ns logic, 5.604ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  12.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_6 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_6 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.CQ       Tcko                  0.430   fifo_manager/fifo/wr_ptr[6]
                                                       fifo_manager/fifo/wr_ptr_6
    SLICE_X16Y23.CX      net (fanout=49)       3.101   fifo_manager/fifo/wr_ptr[6]
    SLICE_X16Y23.CMUX    Tcxc                  0.182   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (1.635ns logic, 5.891ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.070ns (Levels of Logic = 3)
  Clock Path Skew:      0.493ns (1.150 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.BQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[6]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X9Y32.A6       net (fanout=15)       1.330   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X9Y32.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X4Y37.C3       net (fanout=1)        1.135   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_111
    SLICE_X4Y37.CMUX     Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.070ns (2.556ns logic, 5.514ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  12.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem40/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_3 to fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.DQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_3
    SLICE_X7Y36.B2       net (fanout=5)        0.566   fifo_manager/fifo/fifo_counter[3]
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.A        Tilo                  0.254   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073331
    SLICE_X4Y43.DX       net (fanout=1)        0.664   fifo_manager/fifo/_n0073[39]
    SLICE_X4Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]
                                                       fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (1.973ns logic, 5.546ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem4/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.321 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X7Y36.B4       net (fanout=5)        0.383   fifo_manager/fifo/fifo_counter[2]
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.AMUX     Tilo                  0.326   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073341
    SLICE_X4Y39.DX       net (fanout=1)        0.722   fifo_manager/fifo/_n0073[3]
    SLICE_X4Y39.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[3]
                                                       fifo_manager/fifo/Mram_buf_mem4/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.045ns logic, 5.421ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_12 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.017ns (Levels of Logic = 3)
  Clock Path Skew:      0.535ns (1.150 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_12 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/data_q_12
    SLICE_X17Y41.A5      net (fanout=1)        0.889   fifo_manager/serial_tx_TDC/data_q[12]
    SLICE_X17Y41.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[15]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.D4       net (fanout=1)        1.497   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_13
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      8.017ns (2.582ns logic, 5.435ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  12.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_3 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BMUX     Tshcko                0.576   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_3
    SLICE_X16Y23.D4      net (fanout=100)      2.572   fifo_manager/fifo/wr_ptr[3]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (2.055ns logic, 5.362ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_3 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_3 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BMUX     Tshcko                0.576   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_3
    SLICE_X16Y23.C4      net (fanout=100)      2.593   fifo_manager/fifo/wr_ptr[3]
    SLICE_X16Y23.CMUX    Tilo                  0.430   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (2.029ns logic, 5.383ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_1 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_1 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AMUX     Tshcko                0.576   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_1
    SLICE_X16Y23.D2      net (fanout=101)      2.557   fifo_manager/fifo/wr_ptr[1]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.402ns (2.055ns logic, 5.347ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  12.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_7 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_7 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.DQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/data_q_7
    SLICE_X5Y44.A3       net (fanout=1)        1.068   fifo_manager/serial_tx_TDC/data_q[7]
    SLICE_X5Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.D1       net (fanout=1)        1.251   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.950ns (2.582ns logic, 5.368ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_5 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_5 to fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.BQ       Tcko                  0.430   fifo_manager/fifo/wr_ptr[6]
                                                       fifo_manager/fifo/wr_ptr_5
    SLICE_X16Y23.D6      net (fanout=99)       2.660   fifo_manager/fifo/wr_ptr[5]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (1.909ns logic, 5.450ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.D3      net (fanout=100)      2.882   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.347ns (1.675ns logic, 5.672ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem4/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem4/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X7Y36.B3       net (fanout=61)       0.624   fifo_manager/fifo_counter_7
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.AMUX     Tilo                  0.326   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073341
    SLICE_X4Y39.DX       net (fanout=1)        0.722   fifo_manager/fifo/_n0073[3]
    SLICE_X4Y39.CLK      Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[3]
                                                       fifo_manager/fifo/Mram_buf_mem4/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (1.716ns logic, 5.662ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/DP.LOW (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.C3      net (fanout=100)      2.899   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Tilo                  0.430   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.396   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (1.649ns logic, 5.689ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_4 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 3)
  Clock Path Skew:      0.491ns (1.150 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_4 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.AQ       Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/data_q_4
    SLICE_X5Y44.A2       net (fanout=1)        1.000   fifo_manager/serial_tx_TDC/data_q[4]
    SLICE_X5Y44.A        Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[7]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.D1       net (fanout=1)        1.251   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_121
    SLICE_X4Y37.CMUX     Topdc                 0.456   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_7
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (2.582ns logic, 5.300ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  12.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.D3      net (fanout=100)      2.882   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Topdc                 0.456   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.LOW
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (1.637ns logic, 5.672ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_7 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem4/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_7 to fifo_manager/fifo/Mram_buf_mem4/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   fifo_manager/fifo_counter_7
                                                       fifo_manager/fifo/fifo_counter_7
    SLICE_X7Y36.B3       net (fanout=61)       0.624   fifo_manager/fifo_counter_7
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.AMUX     Tilo                  0.326   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073341
    SLICE_X4Y39.DX       net (fanout=1)        0.722   fifo_manager/fifo/_n0073[3]
    SLICE_X4Y39.CLK      Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[3]
                                                       fifo_manager/fifo/Mram_buf_mem4/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.340ns (1.678ns logic, 5.662ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/wr_ptr_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem20/SP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/wr_ptr_2 to fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.BQ       Tcko                  0.525   fifo_manager/fifo/wr_ptr[4]
                                                       fifo_manager/fifo/wr_ptr_2
    SLICE_X16Y23.C3      net (fanout=100)      2.899   fifo_manager/fifo/wr_ptr[2]
    SLICE_X16Y23.CMUX    Tilo                  0.430   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
                                                       fifo_manager/fifo/Mram_buf_mem20/F7.SP
    SLICE_X14Y32.A1      net (fanout=1)        1.518   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
    SLICE_X14Y32.AMUX    Tilo                  0.298   fifo_manager/fifo/_n0073[18]
                                                       fifo_manager/fifo/Mmux__n0073111
    SLICE_X16Y23.DX      net (fanout=1)        1.272   fifo_manager/fifo/_n0073[19]
    SLICE_X16Y23.CLK     Tds                   0.358   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[19]
                                                       fifo_manager/fifo/Mram_buf_mem20/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (1.611ns logic, 5.689ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/data_q_23 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.538ns (1.150 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/data_q_23 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.DQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/data_q[23]
                                                       fifo_manager/serial_tx_TDC/data_q_23
    SLICE_X5Y40.D6       net (fanout=1)        1.318   fifo_manager/serial_tx_TDC/data_q[23]
    SLICE_X5Y40.D        Tilo                  0.259   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X4Y37.C1       net (fanout=1)        0.972   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_11
    SLICE_X4Y37.CMUX     Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C6       net (fanout=1)        0.774   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_16_o_Mux_11_o_5_f7
    SLICE_X5Y41.C        Tilo                  0.259   fifo_manager/serial_tx_TDC/N9
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.D1      net (fanout=1)        2.275   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (2.556ns logic, 5.339ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  12.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/fifo/fifo_counter_2 (FF)
  Destination:          fifo_manager/fifo/Mram_buf_mem40/DP.HIGH (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.336ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/fifo/fifo_counter_2 to fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   fifo_manager/fifo/fifo_counter[3]
                                                       fifo_manager/fifo/fifo_counter_2
    SLICE_X7Y36.B4       net (fanout=5)        0.383   fifo_manager/fifo/fifo_counter[2]
    SLICE_X7Y36.B        Tilo                  0.259   fifo_manager/fifo/N192
                                                       fifo_manager/fifo/_n0071_inv1_SW1
    SLICE_X9Y30.A6       net (fanout=11)       2.012   fifo_manager/fifo/N93
    SLICE_X9Y30.A        Tilo                  0.259   fifo_manager/fifo/_n0073[29]
                                                       fifo_manager/fifo/wr_en_buf_full_AND_14_o1_3
    SLICE_X4Y41.A5       net (fanout=9)        2.304   fifo_manager/fifo/wr_en_buf_full_AND_14_o1_11
    SLICE_X4Y41.A        Tilo                  0.254   fifo_manager/fifo/_n0073[10]
                                                       fifo_manager/fifo/Mmux__n0073331
    SLICE_X4Y43.DX       net (fanout=1)        0.664   fifo_manager/fifo/_n0073[39]
    SLICE_X4Y43.CLK      Tds                   0.725   fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[39]
                                                       fifo_manager/fifo/Mram_buf_mem40/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      7.336ns (1.973ns logic, 5.363ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP.HIGH/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/DP.LOW/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP.HIGH/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[30]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem31/SP.LOW/CLK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP.HIGH/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[31]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP.LOW/CLK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/DP.HIGH/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/DP.LOW/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/SP.HIGH/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[33]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem34/SP.LOW/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/DP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/SP.HIGH/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[32]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem33/SP.LOW/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP.HIGH/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP.LOW/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP.HIGH/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP.LOW/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/SP.HIGH/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/fifo/wr_ptr[6]_read_port_13_OUT[35]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/SP.LOW/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.035|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29609 paths, 0 nets, and 5678 connections

Design statistics:
   Minimum period:   9.035ns{1}   (Maximum frequency: 110.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 21 02:32:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



