Analysis & Synthesis report for Shooter
Mon Nov 28 16:15:25 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Shooter|TargetFSM:T6|current_state
 10. State Machine - |Shooter|TargetFSM:T5|current_state
 11. State Machine - |Shooter|TargetFSM:T4|current_state
 12. State Machine - |Shooter|TargetFSM:T3|current_state
 13. State Machine - |Shooter|TargetFSM:T2|current_state
 14. State Machine - |Shooter|TargetFSM:T1|current_state
 15. State Machine - |Shooter|BossFSM:Boss|current_state
 16. State Machine - |Shooter|TitleFSM:Title|current_state
 17. State Machine - |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mSetup_ST
 18. State Machine - |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state
 19. State Machine - |Shooter|irDetector:comb_3|datapath:u1|triggerDetector:u454|current_state
 20. State Machine - |Shooter|Trigger:TRI|current_state
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated
 27. Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated
 28. Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram
 29. Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram
 30. Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram
 31. Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram
 32. Source assignments for Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated
 33. Source assignments for Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated
 34. Source assignments for Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated
 35. Source assignments for Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated
 36. Source assignments for Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated
 37. Source assignments for Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated
 38. Source assignments for Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated
 39. Source assignments for Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated
 40. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated
 41. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3
 42. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_address_translator:user_input_translator
 43. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory
 44. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_controller:controller
 46. Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_controller:controller|vga_address_translator:controller_translator
 47. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 49. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 50. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 51. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 53. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 54. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 55. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 56. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 57. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 58. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 59. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc
 61. Parameter Settings for User Entity Instance: Datapath:D|Title1:CT1|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: Datapath:D|Title2:CT2|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: Datapath:D|Ending:CE|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: Datapath:D|Ending2:CE2|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: Datapath:D|blank:CB|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: Datapath:D|fade:CF|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: Datapath:D|target:CT|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: Datapath:D|hit:CH|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: vga_adapter:VGA
 70. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 71. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 72. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 73. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 74. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 75. Parameter Settings for Inferred Entity Instance: countdown:CD|lpm_divide:Mod0
 76. Parameter Settings for Inferred Entity Instance: countdown:CD|lpm_divide:Div0
 77. altsyncram Parameter Settings by Entity Instance
 78. altpll Parameter Settings by Entity Instance
 79. scfifo Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "vga_adapter:VGA"
 81. Port Connectivity Checks: "Datapath:D|hit:CH"
 82. Port Connectivity Checks: "Datapath:D|target:CT"
 83. Port Connectivity Checks: "Datapath:D|fade:CF"
 84. Port Connectivity Checks: "Datapath:D|blank:CB"
 85. Port Connectivity Checks: "Datapath:D|Ending2:CE2"
 86. Port Connectivity Checks: "Datapath:D|Ending:CE"
 87. Port Connectivity Checks: "Datapath:D|Title2:CT2"
 88. Port Connectivity Checks: "Datapath:D|Title1:CT1"
 89. Port Connectivity Checks: "Datapath:D"
 90. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0"
 91. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 92. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 93. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 94. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller"
 95. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34"
 96. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1"
 97. Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56"
 98. Port Connectivity Checks: "irDetector:comb_3|vga_adapter:u3"
 99. Port Connectivity Checks: "irDetector:comb_3|control:u2|aimMover:u69420"
100. Port Connectivity Checks: "irDetector:comb_3|control:u2|twentyBitRegister:u200"
101. Port Connectivity Checks: "irDetector:comb_3|control:u2"
102. Port Connectivity Checks: "irDetector:comb_3|datapath:u1|triggerDetector:u454|twentyFiveBitRegister:u88"
103. Port Connectivity Checks: "irDetector:comb_3|datapath:u1"
104. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h5"
105. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h4"
106. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h3"
107. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h2"
108. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h1"
109. Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h0"
110. Port Connectivity Checks: "irDetector:comb_3"
111. Port Connectivity Checks: "countdown:CD"
112. Post-Synthesis Netlist Statistics for Top Partition
113. Elapsed Time Per Partition
114. Analysis & Synthesis Messages
115. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 28 16:15:25 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; Shooter                                         ;
; Top-level Entity Name           ; Shooter                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1075                                            ;
; Total pins                      ; 118                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,795,000                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Shooter            ; Shooter            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v                              ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v                              ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_controller.v                       ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_controller.v                       ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_address_translator.v               ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_address_translator.v               ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v                          ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v                          ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Shooter.v                                          ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Shooter.v                                          ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v                                    ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v                                    ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/target.v                                    ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/target.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v                                       ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v                                       ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v                                      ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v                                      ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v                                   ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v                                   ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v                                    ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v                                     ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v                                     ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v                              ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v                              ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v                                  ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v                       ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v                       ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/FSMs/TitleFSM.v                                    ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/FSMs/TitleFSM.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/FSMs/TargetFSM.v                                   ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/FSMs/TargetFSM.v                                   ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v                                    ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/FSMs/BossFSM.v                                     ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/FSMs/BossFSM.v                                     ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v                            ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v                                    ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v                ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v                     ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal160.inc                                                                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                           ;         ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                                                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; altsyncram_fom1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf                             ;         ;
; decode_nma.tdf                                                                          ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/decode_nma.tdf                                  ;         ;
; decode_g2a.tdf                                                                          ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/decode_g2a.tdf                                  ;         ;
; mux_2hb.tdf                                                                             ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/mux_2hb.tdf                                     ;         ;
; altpll.tdf                                                                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; stratix_pll.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; altpll_80u.tdf                                                                          ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altpll_80u.tdf                                  ;         ;
; altsyncram_59o1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_59o1.tdf                             ;         ;
; decode_oma.tdf                                                                          ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/decode_oma.tdf                                  ;         ;
; decode_h2a.tdf                                                                          ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/decode_h2a.tdf                                  ;         ;
; mux_8hb.tdf                                                                             ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/mux_8hb.tdf                                     ;         ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                               ;         ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                            ;         ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                             ;         ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                             ;         ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                             ;         ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                             ;         ;
; scfifo_3ba1.tdf                                                                         ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/scfifo_3ba1.tdf                                 ;         ;
; a_dpfifo_m2a1.tdf                                                                       ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf                               ;         ;
; altsyncram_f3i1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf                             ;         ;
; cmpr_6l8.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/cmpr_6l8.tdf                                    ;         ;
; cntr_h2b.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/cntr_h2b.tdf                                    ;         ;
; cntr_u27.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/cntr_u27.tdf                                    ;         ;
; cntr_i2b.tdf                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/cntr_i2b.tdf                                    ;         ;
; audio_clock_altpll.v                                                                    ; yes             ; Auto-Found Verilog HDL File            ; //SRVA/Homes$/stanmari/Desktop/final/db/audio_clock_altpll.v                            ;         ;
; altsyncram_0ap1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_0ap1.tdf                             ;         ;
; memory/title1.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/title1.mif                                  ;         ;
; altsyncram_1ap1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_1ap1.tdf                             ;         ;
; memory/title2.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/title2.mif                                  ;         ;
; altsyncram_gcp1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_gcp1.tdf                             ;         ;
; memory/ending.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/ending.mif                                  ;         ;
; altsyncram_kcp1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_kcp1.tdf                             ;         ;
; memory/ending2.mif                                                                      ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/ending2.mif                                 ;         ;
; altsyncram_39p1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_39p1.tdf                             ;         ;
; memory/blank.mif                                                                        ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/blank.mif                                   ;         ;
; altsyncram_b5p1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_b5p1.tdf                             ;         ;
; memory/fade.mif                                                                         ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/fade.mif                                    ;         ;
; altsyncram_2dp1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_2dp1.tdf                             ;         ;
; memory/target.mif                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/target.mif                                  ;         ;
; altsyncram_03p1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_03p1.tdf                             ;         ;
; memory/hit.mif                                                                          ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/stanmari/Desktop/final/memory/hit.mif                                     ;         ;
; altsyncram_c7m1.tdf                                                                     ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_c7m1.tdf                             ;         ;
; lpm_divide.tdf                                                                          ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; lpm_divide_82m.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/lpm_divide_82m.tdf                              ;         ;
; sign_div_unsign_bkh.tdf                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/sign_div_unsign_bkh.tdf                         ;         ;
; alt_u_div_sse.tdf                                                                       ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/alt_u_div_sse.tdf                               ;         ;
; lpm_divide_5am.tdf                                                                      ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/stanmari/Desktop/final/db/lpm_divide_5am.tdf                              ;         ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1332           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2296           ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 353            ;
;     -- 5 input functions                    ; 273            ;
;     -- 4 input functions                    ; 458            ;
;     -- <=3 input functions                  ; 1209           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1075           ;
;                                             ;                ;
; I/O pins                                    ; 118            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2795000        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1329           ;
; Total fan-out                               ; 17862          ;
; Average fan-out                             ; 4.48           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                              ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |Shooter                                                            ; 2296 (15)         ; 1075 (0)     ; 2795000           ; 0          ; 118  ; 0            ; |Shooter                                                                                                                                                                                                                                                                         ; Shooter                         ; work         ;
;    |BossCondition:BC|                                               ; 51 (51)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|BossCondition:BC                                                                                                                                                                                                                                                        ; BossCondition                   ; work         ;
;    |BossFSM:Boss|                                                   ; 90 (90)           ; 63 (63)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|BossFSM:Boss                                                                                                                                                                                                                                                            ; BossFSM                         ; work         ;
;    |Datapath:D|                                                     ; 361 (206)         ; 105 (33)     ; 1843200           ; 0          ; 0    ; 0            ; |Shooter|Datapath:D                                                                                                                                                                                                                                                              ; Datapath                        ; work         ;
;       |Ending2:CE2|                                                 ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending2:CE2                                                                                                                                                                                                                                                  ; Ending2                         ; work         ;
;          |altsyncram:altsyncram_component|                          ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending2:CE2|altsyncram:altsyncram_component                                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_kcp1:auto_generated|                        ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated                                                                                                                                                                                   ; altsyncram_kcp1                 ; work         ;
;                |mux_2hb:mux2|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|mux_2hb:mux2                                                                                                                                                                      ; mux_2hb                         ; work         ;
;       |Ending:CE|                                                   ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending:CE                                                                                                                                                                                                                                                    ; Ending                          ; work         ;
;          |altsyncram:altsyncram_component|                          ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending:CE|altsyncram:altsyncram_component                                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_gcp1:auto_generated|                        ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated                                                                                                                                                                                     ; altsyncram_gcp1                 ; work         ;
;                |mux_2hb:mux2|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|mux_2hb:mux2                                                                                                                                                                        ; mux_2hb                         ; work         ;
;       |Title1:CT1|                                                  ; 9 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title1:CT1                                                                                                                                                                                                                                                   ; Title1                          ; work         ;
;          |altsyncram:altsyncram_component|                          ; 9 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title1:CT1|altsyncram:altsyncram_component                                                                                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_0ap1:auto_generated|                        ; 9 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated                                                                                                                                                                                    ; altsyncram_0ap1                 ; work         ;
;                |decode_g2a:rden_decode|                             ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|decode_g2a:rden_decode                                                                                                                                                             ; decode_g2a                      ; work         ;
;       |Title2:CT2|                                                  ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title2:CT2                                                                                                                                                                                                                                                   ; Title2                          ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title2:CT2|altsyncram:altsyncram_component                                                                                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_1ap1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated                                                                                                                                                                                    ; altsyncram_1ap1                 ; work         ;
;       |blank:CB|                                                    ; 1 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|blank:CB                                                                                                                                                                                                                                                     ; blank                           ; work         ;
;          |altsyncram:altsyncram_component|                          ; 1 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|blank:CB|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; altsyncram                      ; work         ;
;             |altsyncram_39p1:auto_generated|                        ; 1 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated                                                                                                                                                                                      ; altsyncram_39p1                 ; work         ;
;                |decode_g2a:rden_decode|                             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|decode_g2a:rden_decode                                                                                                                                                               ; decode_g2a                      ; work         ;
;       |coordinator:XY|                                              ; 136 (136)         ; 68 (68)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|coordinator:XY                                                                                                                                                                                                                                               ; coordinator                     ; work         ;
;       |fade:CF|                                                     ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|fade:CF                                                                                                                                                                                                                                                      ; fade                            ; work         ;
;          |altsyncram:altsyncram_component|                          ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|fade:CF|altsyncram:altsyncram_component                                                                                                                                                                                                                      ; altsyncram                      ; work         ;
;             |altsyncram_b5p1:auto_generated|                        ; 3 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated                                                                                                                                                                                       ; altsyncram_b5p1                 ; work         ;
;                |mux_2hb:mux2|                                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|mux_2hb:mux2                                                                                                                                                                          ; mux_2hb                         ; work         ;
;       |hit:CH|                                                      ; 0 (0)             ; 4 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|hit:CH                                                                                                                                                                                                                                                       ; hit                             ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)             ; 4 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|hit:CH|altsyncram:altsyncram_component                                                                                                                                                                                                                       ; altsyncram                      ; work         ;
;             |altsyncram_03p1:auto_generated|                        ; 0 (0)             ; 4 (4)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated                                                                                                                                                                                        ; altsyncram_03p1                 ; work         ;
;       |target:CT|                                                   ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|target:CT                                                                                                                                                                                                                                                    ; target                          ; work         ;
;          |altsyncram:altsyncram_component|                          ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|target:CT|altsyncram:altsyncram_component                                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_2dp1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated                                                                                                                                                                                     ; altsyncram_2dp1                 ; work         ;
;    |LFSR:S1|                                                        ; 83 (83)           ; 57 (57)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S1                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |LFSR:S2|                                                        ; 75 (75)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S2                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |LFSR:S3|                                                        ; 75 (75)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S3                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |LFSR:S4|                                                        ; 75 (75)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S4                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |LFSR:S5|                                                        ; 75 (75)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S5                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |LFSR:S6|                                                        ; 95 (95)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|LFSR:S6                                                                                                                                                                                                                                                                 ; LFSR                            ; work         ;
;    |Sensor:SEN|                                                     ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Sensor:SEN                                                                                                                                                                                                                                                              ; Sensor                          ; work         ;
;    |TargetFSM:T1|                                                   ; 41 (41)           ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T1                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TargetFSM:T2|                                                   ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T2                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TargetFSM:T3|                                                   ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T3                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TargetFSM:T4|                                                   ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T4                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TargetFSM:T5|                                                   ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T5                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TargetFSM:T6|                                                   ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TargetFSM:T6                                                                                                                                                                                                                                                            ; TargetFSM                       ; work         ;
;    |TitleFSM:Title|                                                 ; 43 (43)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|TitleFSM:Title                                                                                                                                                                                                                                                          ; TitleFSM                        ; work         ;
;    |Trigger:TRI|                                                    ; 36 (36)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|Trigger:TRI                                                                                                                                                                                                                                                             ; Trigger                         ; work         ;
;    |countdown:CD|                                                   ; 159 (43)          ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD                                                                                                                                                                                                                                                            ; countdown                       ; work         ;
;       |hex_decoder:H0|                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|hex_decoder:H0                                                                                                                                                                                                                                             ; hex_decoder                     ; work         ;
;       |hex_decoder:H1|                                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|hex_decoder:H1                                                                                                                                                                                                                                             ; hex_decoder                     ; work         ;
;       |lpm_divide:Div0|                                             ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Div0                                                                                                                                                                                                                                            ; lpm_divide                      ; work         ;
;          |lpm_divide_5am:auto_generated|                            ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                                                              ; lpm_divide_5am                  ; work         ;
;             |sign_div_unsign_bkh:divider|                           ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                  ; sign_div_unsign_bkh             ; work         ;
;                |alt_u_div_sse:divider|                              ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                            ; alt_u_div_sse                   ; work         ;
;       |lpm_divide:Mod0|                                             ; 53 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Mod0                                                                                                                                                                                                                                            ; lpm_divide                      ; work         ;
;          |lpm_divide_82m:auto_generated|                            ; 53 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                                                                                                                                                              ; lpm_divide_82m                  ; work         ;
;             |sign_div_unsign_bkh:divider|                           ; 53 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                  ; sign_div_unsign_bkh             ; work         ;
;                |alt_u_div_sse:divider|                              ; 53 (53)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|countdown:CD|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                            ; alt_u_div_sse                   ; work         ;
;    |irDetector:comb_3|                                              ; 715 (1)           ; 363 (0)      ; 721400            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3                                                                                                                                                                                                                                                       ; irDetector                      ; work         ;
;       |DE2_Audio_Example:u56|                                       ; 335 (32)          ; 229 (0)      ; 721400            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56                                                                                                                                                                                                                                 ; DE2_Audio_Example               ; work         ;
;          |Audio_Controller:Audio_Controller|                        ; 146 (2)           ; 118 (2)      ; 2560              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;             |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 36 (4)            ; 28 (4)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;                |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                   |scfifo:Sync_FIFO|                                ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                      |scfifo_3ba1:auto_generated|                   ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated                                              ; scfifo_3ba1                     ; work         ;
;                         |a_dpfifo_m2a1:dpfifo|                      ; 16 (9)            ; 12 (5)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo                         ; a_dpfifo_m2a1                   ; work         ;
;                            |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;                |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;                   |scfifo:Sync_FIFO|                                ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                      |scfifo_3ba1:auto_generated|                   ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated                                             ; scfifo_3ba1                     ; work         ;
;                         |a_dpfifo_m2a1:dpfifo|                      ; 16 (9)            ; 12 (5)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo                        ; a_dpfifo_m2a1                   ; work         ;
;                            |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;             |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 108 (33)          ; 82 (16)      ; 2560              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;                |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 38 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                   |scfifo:Sync_FIFO|                                ; 38 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                      |scfifo_3ba1:auto_generated|                   ; 38 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated                                               ; scfifo_3ba1                     ; work         ;
;                         |a_dpfifo_m2a1:dpfifo|                      ; 38 (18)           ; 33 (13)      ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo                          ; a_dpfifo_m2a1                   ; work         ;
;                            |altsyncram_f3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram  ; altsyncram_f3i1                 ; work         ;
;                            |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                            |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                            |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;                |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 37 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                   |scfifo:Sync_FIFO|                                ; 37 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                      |scfifo_3ba1:auto_generated|                   ; 37 (0)            ; 33 (0)       ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated                                              ; scfifo_3ba1                     ; work         ;
;                         |a_dpfifo_m2a1:dpfifo|                      ; 37 (17)           ; 33 (13)      ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo                         ; a_dpfifo_m2a1                   ; work         ;
;                            |altsyncram_f3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ; altsyncram_f3i1                 ; work         ;
;                            |cntr_h2b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                            |cntr_i2b:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                            |cntr_u27:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;             |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;             |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;             |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;             |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;                |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;                   |Audio_Clock_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;          |avconf:avc|                                               ; 109 (70)          ; 75 (45)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;             |I2C_Controller:u0|                                     ; 39 (39)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;          |gunshotSound:g1|                                          ; 48 (38)           ; 36 (32)      ; 718840            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1                                                                                                                                                                                                                 ; gunshotSound                    ; work         ;
;             |gunRAM:h34|                                            ; 10 (0)            ; 4 (0)        ; 718840            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34                                                                                                                                                                                                      ; gunRAM                          ; work         ;
;                |altsyncram:altsyncram_component|                    ; 10 (0)            ; 4 (0)        ; 718840            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component                                                                                                                                                                      ; altsyncram                      ; work         ;
;                   |altsyncram_59o1:auto_generated|                  ; 10 (0)            ; 4 (4)        ; 718840            ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated                                                                                                                                       ; altsyncram_59o1                 ; work         ;
;                      |decode_h2a:rden_decode|                       ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|decode_h2a:rden_decode                                                                                                                ; decode_h2a                      ; work         ;
;       |control:u2|                                                  ; 262 (37)          ; 57 (3)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|control:u2                                                                                                                                                                                                                                            ; control                         ; work         ;
;          |aimMover:u69420|                                          ; 205 (205)         ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|control:u2|aimMover:u69420                                                                                                                                                                                                                            ; aimMover                        ; work         ;
;          |twentyBitRegister:u200|                                   ; 20 (20)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|control:u2|twentyBitRegister:u200                                                                                                                                                                                                                     ; twentyBitRegister               ; work         ;
;       |datapath:u1|                                                 ; 117 (66)          ; 77 (36)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|datapath:u1                                                                                                                                                                                                                                           ; datapath                        ; work         ;
;          |sevenBitCounter:u44|                                      ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|datapath:u1|sevenBitCounter:u44                                                                                                                                                                                                                       ; sevenBitCounter                 ; work         ;
;          |sevenBitCounter:u4|                                       ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|datapath:u1|sevenBitCounter:u4                                                                                                                                                                                                                        ; sevenBitCounter                 ; work         ;
;          |triggerDetector:u454|                                     ; 35 (9)            ; 27 (2)       ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|datapath:u1|triggerDetector:u454                                                                                                                                                                                                                      ; triggerDetector                 ; work         ;
;             |twentyFiveBitRegister:u88|                             ; 26 (26)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|irDetector:comb_3|datapath:u1|triggerDetector:u454|twentyFiveBitRegister:u88                                                                                                                                                                                            ; twentyFiveBitRegister           ; work         ;
;    |vga_adapter:VGA|                                                ; 97 (3)            ; 34 (0)       ; 230400            ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA                                                                                                                                                                                                                                                         ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                      ; 33 (0)            ; 8 (0)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                                                  ; altsyncram                      ; work         ;
;          |altsyncram_c7m1:auto_generated|                           ; 33 (0)            ; 8 (8)        ; 230400            ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated                                                                                                                                                                                                   ; altsyncram_c7m1                 ; work         ;
;             |decode_g2a:rden_decode_b|                              ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b                                                                                                                                                                          ; decode_g2a                      ; work         ;
;             |decode_nma:decode2|                                    ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2                                                                                                                                                                                ; decode_nma                      ; work         ;
;             |mux_2hb:mux3|                                          ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3                                                                                                                                                                                      ; mux_2hb                         ; work         ;
;       |vga_address_translator:user_input_translator|                ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                                            ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                   ; 43 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                                               ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|             ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                                                  ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                                           ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                                                   ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Shooter|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                                         ; altpll_80u                      ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ./memory/ending2.mif ;
; Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../memory/ending.mif ;
; Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ./memory/Title1.mif  ;
; Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ./memory/Title2.mif  ;
; Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../memory/Blank.mif  ;
; Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../memory/Fade.mif   ;
; Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../memory/Hit.mif    ;
; Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Single Port      ; 76800        ; 3            ; --           ; --           ; 230400 ; ../memory/Target.mif ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None                 ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None                 ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Single Port      ; 89855        ; 8            ; --           ; --           ; 718840 ; None                 ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; None                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T6|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T5|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T4|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T3|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T2|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TargetFSM:T1|current_state                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; Name                  ; current_state.S_TAR ; current_state.S_FADE ; current_state.S_CLEAR ; current_state.S_WAIT ; current_state.S_HIT ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+
; current_state.S_WAIT  ; 0                   ; 0                    ; 0                     ; 0                    ; 0                   ;
; current_state.S_CLEAR ; 0                   ; 0                    ; 1                     ; 1                    ; 0                   ;
; current_state.S_FADE  ; 0                   ; 1                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_TAR   ; 1                   ; 0                    ; 0                     ; 1                    ; 0                   ;
; current_state.S_HIT   ; 0                   ; 0                    ; 0                     ; 1                    ; 1                   ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|BossFSM:Boss|current_state                                                                                                                                               ;
+--------------------------+-----------------------+-------------------------+--------------------------+---------------------+---------------------+------------------------+----------------------+
; Name                     ; current_state.S_CLEAR ; current_state.S_FADEOUT ; current_state.S_HITCOUNT ; current_state.S_HIT ; current_state.S_TAR ; current_state.S_FADEIN ; current_state.S_WAIT ;
+--------------------------+-----------------------+-------------------------+--------------------------+---------------------+---------------------+------------------------+----------------------+
; current_state.S_WAIT     ; 0                     ; 0                       ; 0                        ; 0                   ; 0                   ; 0                      ; 0                    ;
; current_state.S_FADEIN   ; 0                     ; 0                       ; 0                        ; 0                   ; 0                   ; 1                      ; 1                    ;
; current_state.S_TAR      ; 0                     ; 0                       ; 0                        ; 0                   ; 1                   ; 0                      ; 1                    ;
; current_state.S_HIT      ; 0                     ; 0                       ; 0                        ; 1                   ; 0                   ; 0                      ; 1                    ;
; current_state.S_HITCOUNT ; 0                     ; 0                       ; 1                        ; 0                   ; 0                   ; 0                      ; 1                    ;
; current_state.S_FADEOUT  ; 0                     ; 1                       ; 0                        ; 0                   ; 0                   ; 0                      ; 1                    ;
; current_state.S_CLEAR    ; 1                     ; 0                       ; 0                        ; 0                   ; 0                   ; 0                      ; 1                    ;
+--------------------------+-----------------------+-------------------------+--------------------------+---------------------+---------------------+------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|TitleFSM:Title|current_state                                                                                                                                             ;
+-------------------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+
; Name                    ; current_state.S_WAIT_T1 ; current_state.S_END ; current_state.S_WAIT3 ; current_state.S_WAIT2 ; current_state.S_WAIT1 ; current_state.S_TITLE2 ; current_state.S_TITLE1 ;
+-------------------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+
; current_state.S_TITLE1  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ;
; current_state.S_TITLE2  ; 0                       ; 0                   ; 0                     ; 0                     ; 0                     ; 1                      ; 1                      ;
; current_state.S_WAIT1   ; 0                       ; 0                   ; 0                     ; 0                     ; 1                     ; 0                      ; 1                      ;
; current_state.S_WAIT2   ; 0                       ; 0                   ; 0                     ; 1                     ; 0                     ; 0                      ; 1                      ;
; current_state.S_WAIT3   ; 0                       ; 0                   ; 1                     ; 0                     ; 0                     ; 0                      ; 1                      ;
; current_state.S_END     ; 0                       ; 1                   ; 0                     ; 0                     ; 0                     ; 0                      ; 1                      ;
; current_state.S_WAIT_T1 ; 1                       ; 0                   ; 0                     ; 0                     ; 0                     ; 0                      ; 1                      ;
+-------------------------+-------------------------+---------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mSetup_ST ;
+----------------+----------------+----------------+------------------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001                     ;
+----------------+----------------+----------------+------------------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                                  ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                                  ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                                  ;
+----------------+----------------+----------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state                                                             ;
+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+
; Name                      ; current_state.PLAY_SOUND2 ; current_state.PLAY_SOUND1 ; current_state.PLAY_SOUND ; current_state.WAIT_1 ; current_state.WAIT_2 ;
+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+
; current_state.WAIT_1      ; 0                         ; 0                         ; 0                        ; 0                    ; 0                    ;
; current_state.PLAY_SOUND  ; 0                         ; 0                         ; 1                        ; 1                    ; 0                    ;
; current_state.PLAY_SOUND1 ; 0                         ; 1                         ; 0                        ; 1                    ; 0                    ;
; current_state.PLAY_SOUND2 ; 1                         ; 0                         ; 0                        ; 1                    ; 0                    ;
; current_state.WAIT_2      ; 0                         ; 0                         ; 0                        ; 1                    ; 1                    ;
+---------------------------+---------------------------+---------------------------+--------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|irDetector:comb_3|datapath:u1|triggerDetector:u454|current_state                   ;
+-------------------------------+----------------------+----------------------+-------------------------------+
; Name                          ; current_state.WAIT_1 ; current_state.WAIT_2 ; current_state.TRIGGER_PRESSED ;
+-------------------------------+----------------------+----------------------+-------------------------------+
; current_state.WAIT_1          ; 0                    ; 0                    ; 0                             ;
; current_state.TRIGGER_PRESSED ; 1                    ; 0                    ; 1                             ;
; current_state.WAIT_2          ; 1                    ; 1                    ; 0                             ;
+-------------------------------+----------------------+----------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Shooter|Trigger:TRI|current_state                                                                        ;
+-------------------------+----------------------+-------------------------+------------------------+-----------------------+
; Name                    ; current_state.S_WAIT ; current_state.S_PRESSED ; current_state.S_WAIT_P ; current_state.S_PULSE ;
+-------------------------+----------------------+-------------------------+------------------------+-----------------------+
; current_state.S_WAIT_P  ; 0                    ; 0                       ; 0                      ; 0                     ;
; current_state.S_PRESSED ; 0                    ; 1                       ; 1                      ; 0                     ;
; current_state.S_WAIT    ; 1                    ; 0                       ; 1                      ; 0                     ;
; current_state.S_PULSE   ; 0                    ; 0                       ; 1                      ; 1                     ;
+-------------------------+----------------------+-------------------------+------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; LFSR:S6|delay[0]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[1]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[2]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[3]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[4]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[5]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[6]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[7]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[8]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[9]                                     ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[10]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[11]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[12]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[13]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[14]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[15]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[16]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[17]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[18]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[19]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[20]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[21]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[22]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[23]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[24]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[25]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[26]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S6|delay[27]                                    ; Sensor:SEN|kill[6]  ; yes                    ;
; LFSR:S5|delay[0]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[1]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[2]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[3]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[4]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[5]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[6]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[7]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[8]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[9]                                     ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[10]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[11]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[12]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[13]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[14]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[15]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[16]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[17]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[18]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[19]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[20]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[21]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[22]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[23]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[24]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[25]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[26]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S5|delay[27]                                    ; Sensor:SEN|kill[5]  ; yes                    ;
; LFSR:S4|delay[0]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[1]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[2]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[3]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[4]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[5]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[6]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[7]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[8]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[9]                                     ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[10]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[11]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[12]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[13]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[14]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[15]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[16]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[17]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[18]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[19]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[20]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[21]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[22]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[23]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[24]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[25]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[26]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S4|delay[27]                                    ; Sensor:SEN|kill[4]  ; yes                    ;
; LFSR:S3|delay[0]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[1]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[2]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[3]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[4]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[5]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[6]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[7]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[8]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[9]                                     ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[10]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[11]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[12]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[13]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[14]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; LFSR:S3|delay[15]                                    ; Sensor:SEN|kill[3]  ; yes                    ;
; Number of user-specified and inferred latches = 188  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; irDetector:comb_3|control:u2|current_state[3,4]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..10]                                                                                                                                   ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|low_addressa[0..6]                         ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                                                                                                   ;
; irDetector:comb_3|vga_adapter:u3|vga_controller:controller|xCounter[0..9]                                                                                                                                                                                                                  ; Lost fanout                                                                                                   ;
; irDetector:comb_3|vga_adapter:u3|vga_controller:controller|yCounter[0..9]                                                                                                                                                                                                                  ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; irDetector:comb_3|datapath:u1|colour[1]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|datapath:u1|colour[2]                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                        ;
; irDetector:comb_3|datapath:u1|outColour[2]                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                        ;
; irDetector:comb_3|datapath:u1|outColour[1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|address_reg_a[3]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated|address_reg_a[3]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|address_reg_a[3]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|address_reg_a[3]                                                                                                                                                                                     ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|address_reg_a[3]                                                                                                                                                                                        ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[3]                                                                                                                                                                                         ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated|address_reg_a[3]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[3] ;
; Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|address_reg_a[2]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated|address_reg_a[2]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|address_reg_a[2]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|address_reg_a[2]                                                                                                                                                                                     ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|address_reg_a[2]                                                                                                                                                                                        ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[2]                                                                                                                                                                                         ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated|address_reg_a[2]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[2] ;
; Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|address_reg_a[1]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated|address_reg_a[1]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|address_reg_a[1]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|address_reg_a[1]                                                                                                                                                                                     ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|address_reg_a[1]                                                                                                                                                                                        ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[1]                                                                                                                                                                                         ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated|address_reg_a[1]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[1] ;
; Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated|address_reg_a[0]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated|address_reg_a[0]                                                                                                                                                                                      ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated|address_reg_a[0]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated|address_reg_a[0]                                                                                                                                                                                     ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated|address_reg_a[0]                                                                                                                                                                                        ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|address_reg_a[0]                                                                                                                                                                                         ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated|address_reg_a[0]                                                                                                                                                                                       ; Merged with Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated|address_reg_a[0] ;
; LFSR:S2|timer[24]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[24]                                                                                 ;
; LFSR:S3|timer[24]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[24]                                                                                 ;
; LFSR:S4|timer[24]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[24]                                                                                 ;
; LFSR:S5|timer[24]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[24]                                                                                 ;
; LFSR:S6|timer[24]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[24]                                                                                 ;
; LFSR:S2|timer[15]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[15]                                                                                 ;
; LFSR:S3|timer[15]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[15]                                                                                 ;
; LFSR:S4|timer[15]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[15]                                                                                 ;
; LFSR:S5|timer[15]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[15]                                                                                 ;
; LFSR:S6|timer[15]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[15]                                                                                 ;
; LFSR:S2|timer[13]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[13]                                                                                 ;
; LFSR:S3|timer[13]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[13]                                                                                 ;
; LFSR:S4|timer[13]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[13]                                                                                 ;
; LFSR:S5|timer[13]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[13]                                                                                 ;
; LFSR:S6|timer[13]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[13]                                                                                 ;
; LFSR:S2|timer[9]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[9]                                                                                  ;
; LFSR:S3|timer[9]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[9]                                                                                  ;
; LFSR:S4|timer[9]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[9]                                                                                  ;
; LFSR:S5|timer[9]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[9]                                                                                  ;
; LFSR:S6|timer[9]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[9]                                                                                  ;
; LFSR:S2|timer[8]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[8]                                                                                  ;
; LFSR:S3|timer[8]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[8]                                                                                  ;
; LFSR:S4|timer[8]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[8]                                                                                  ;
; LFSR:S5|timer[8]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[8]                                                                                  ;
; LFSR:S6|timer[8]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[8]                                                                                  ;
; LFSR:S2|timer[14]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[14]                                                                                 ;
; LFSR:S3|timer[14]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[14]                                                                                 ;
; LFSR:S4|timer[14]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[14]                                                                                 ;
; LFSR:S5|timer[14]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[14]                                                                                 ;
; LFSR:S6|timer[14]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[14]                                                                                 ;
; LFSR:S2|timer[12]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[12]                                                                                 ;
; LFSR:S3|timer[12]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[12]                                                                                 ;
; LFSR:S4|timer[12]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[12]                                                                                 ;
; LFSR:S5|timer[12]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[12]                                                                                 ;
; LFSR:S6|timer[12]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[12]                                                                                 ;
; LFSR:S2|timer[11]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[11]                                                                                 ;
; LFSR:S3|timer[11]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[11]                                                                                 ;
; LFSR:S4|timer[11]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[11]                                                                                 ;
; LFSR:S5|timer[11]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[11]                                                                                 ;
; LFSR:S6|timer[11]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[11]                                                                                 ;
; LFSR:S2|timer[10]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[10]                                                                                 ;
; LFSR:S3|timer[10]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[10]                                                                                 ;
; LFSR:S4|timer[10]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[10]                                                                                 ;
; LFSR:S5|timer[10]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[10]                                                                                 ;
; LFSR:S6|timer[10]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[10]                                                                                 ;
; LFSR:S2|timer[7]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[7]                                                                                  ;
; LFSR:S3|timer[7]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[7]                                                                                  ;
; LFSR:S4|timer[7]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[7]                                                                                  ;
; LFSR:S5|timer[7]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[7]                                                                                  ;
; LFSR:S6|timer[7]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[7]                                                                                  ;
; LFSR:S2|timer[6]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[6]                                                                                  ;
; LFSR:S3|timer[6]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[6]                                                                                  ;
; LFSR:S4|timer[6]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[6]                                                                                  ;
; LFSR:S5|timer[6]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[6]                                                                                  ;
; LFSR:S6|timer[6]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[6]                                                                                  ;
; LFSR:S2|timer[5]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[5]                                                                                  ;
; LFSR:S3|timer[5]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[5]                                                                                  ;
; LFSR:S4|timer[5]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[5]                                                                                  ;
; LFSR:S5|timer[5]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[5]                                                                                  ;
; LFSR:S6|timer[5]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[5]                                                                                  ;
; LFSR:S2|timer[4]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[4]                                                                                  ;
; LFSR:S3|timer[4]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[4]                                                                                  ;
; LFSR:S4|timer[4]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[4]                                                                                  ;
; LFSR:S5|timer[4]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[4]                                                                                  ;
; LFSR:S6|timer[4]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[4]                                                                                  ;
; LFSR:S2|timer[3]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[3]                                                                                  ;
; LFSR:S3|timer[3]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[3]                                                                                  ;
; LFSR:S4|timer[3]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[3]                                                                                  ;
; LFSR:S5|timer[3]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[3]                                                                                  ;
; LFSR:S6|timer[3]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[3]                                                                                  ;
; LFSR:S2|timer[2]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[2]                                                                                  ;
; LFSR:S3|timer[2]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[2]                                                                                  ;
; LFSR:S4|timer[2]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[2]                                                                                  ;
; LFSR:S5|timer[2]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[2]                                                                                  ;
; LFSR:S6|timer[2]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[2]                                                                                  ;
; LFSR:S2|timer[1]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[1]                                                                                  ;
; LFSR:S3|timer[1]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[1]                                                                                  ;
; LFSR:S4|timer[1]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[1]                                                                                  ;
; LFSR:S5|timer[1]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[1]                                                                                  ;
; LFSR:S6|timer[1]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[1]                                                                                  ;
; LFSR:S2|timer[0]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[0]                                                                                  ;
; LFSR:S3|timer[0]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[0]                                                                                  ;
; LFSR:S4|timer[0]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[0]                                                                                  ;
; LFSR:S5|timer[0]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[0]                                                                                  ;
; LFSR:S6|timer[0]                                                                                                                                                                                                                                                                           ; Merged with LFSR:S1|timer[0]                                                                                  ;
; Datapath:D|xo[1,6,7]                                                                                                                                                                                                                                                                       ; Merged with Datapath:D|xo[0]                                                                                  ;
; Datapath:D|yo[0..3]                                                                                                                                                                                                                                                                        ; Merged with Datapath:D|xo[0]                                                                                  ;
; Datapath:D|xo[4,5]                                                                                                                                                                                                                                                                         ; Merged with Datapath:D|xo[3]                                                                                  ;
; Datapath:D|yo[7]                                                                                                                                                                                                                                                                           ; Merged with Datapath:D|yo[5]                                                                                  ;
; Datapath:D|yo[6]                                                                                                                                                                                                                                                                           ; Merged with Datapath:D|yo[4]                                                                                  ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[10]                                                                                                                                                                                                                      ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[10]                            ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[6]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[6]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[5]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[5]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[3]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[3]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[2]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[2]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[0]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[0]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[9]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[9]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[8]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[8]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[7]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[7]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[4]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[4]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt[1]                                                                                                                                                                                                                       ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|delay_cnt1[1]                             ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[18]                       ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[18]                                  ;
; LFSR:S2|timer[16]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[16]                                                                                 ;
; LFSR:S3|timer[16]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[16]                                                                                 ;
; LFSR:S4|timer[16]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[16]                                                                                 ;
; LFSR:S5|timer[16]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[16]                                                                                 ;
; LFSR:S6|timer[16]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[16]                                                                                 ;
; LFSR:S2|timer[17]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[17]                                                                                 ;
; LFSR:S3|timer[17]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[17]                                                                                 ;
; LFSR:S4|timer[17]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[17]                                                                                 ;
; LFSR:S5|timer[17]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[17]                                                                                 ;
; LFSR:S6|timer[17]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[17]                                                                                 ;
; LFSR:S2|timer[18]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[18]                                                                                 ;
; LFSR:S3|timer[18]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[18]                                                                                 ;
; LFSR:S4|timer[18]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[18]                                                                                 ;
; LFSR:S5|timer[18]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[18]                                                                                 ;
; LFSR:S6|timer[18]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[18]                                                                                 ;
; LFSR:S2|timer[19]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[19]                                                                                 ;
; LFSR:S3|timer[19]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[19]                                                                                 ;
; LFSR:S4|timer[19]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[19]                                                                                 ;
; LFSR:S5|timer[19]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[19]                                                                                 ;
; LFSR:S6|timer[19]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[19]                                                                                 ;
; LFSR:S2|timer[20]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[20]                                                                                 ;
; LFSR:S3|timer[20]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[20]                                                                                 ;
; LFSR:S4|timer[20]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[20]                                                                                 ;
; LFSR:S5|timer[20]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[20]                                                                                 ;
; LFSR:S6|timer[20]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[20]                                                                                 ;
; LFSR:S2|timer[21]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[21]                                                                                 ;
; LFSR:S3|timer[21]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[21]                                                                                 ;
; LFSR:S4|timer[21]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[21]                                                                                 ;
; LFSR:S5|timer[21]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[21]                                                                                 ;
; LFSR:S6|timer[21]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[21]                                                                                 ;
; LFSR:S2|timer[22]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[22]                                                                                 ;
; LFSR:S3|timer[22]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[22]                                                                                 ;
; LFSR:S4|timer[22]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[22]                                                                                 ;
; LFSR:S5|timer[22]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[22]                                                                                 ;
; LFSR:S6|timer[22]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[22]                                                                                 ;
; LFSR:S2|timer[23]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[23]                                                                                 ;
; LFSR:S3|timer[23]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[23]                                                                                 ;
; LFSR:S4|timer[23]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[23]                                                                                 ;
; LFSR:S5|timer[23]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[23]                                                                                 ;
; LFSR:S6|timer[23]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[23]                                                                                 ;
; LFSR:S2|timer[26]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[26]                                                                                 ;
; LFSR:S3|timer[26]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[26]                                                                                 ;
; LFSR:S4|timer[26]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[26]                                                                                 ;
; LFSR:S5|timer[26]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[26]                                                                                 ;
; LFSR:S6|timer[26]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[26]                                                                                 ;
; LFSR:S2|timer[25]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[25]                                                                                 ;
; LFSR:S3|timer[25]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[25]                                                                                 ;
; LFSR:S4|timer[25]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[25]                                                                                 ;
; LFSR:S5|timer[25]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[25]                                                                                 ;
; LFSR:S6|timer[25]                                                                                                                                                                                                                                                                          ; Merged with LFSR:S1|timer[25]                                                                                 ;
; Datapath:D|xo[0]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; BossFSM:Boss|hitcount[2]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; TargetFSM:T6|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T6|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T6|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T5|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T5|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T5|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T4|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T4|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T4|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T3|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T3|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T3|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T2|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T2|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T2|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T1|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T1|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TargetFSM:T1|current_state~5                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; BossFSM:Boss|current_state~2                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; BossFSM:Boss|current_state~3                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; BossFSM:Boss|current_state~4                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                   ;
; TitleFSM:Title|current_state~2                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                   ;
; TitleFSM:Title|current_state~3                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                   ;
; TitleFSM:Title|current_state~4                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                   ;
; TitleFSM:Title|current_state~5                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state~2                                                                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state~3                                                                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state~5                                                                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; irDetector:comb_3|datapath:u1|triggerDetector:u454|current_state~4                                                                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; irDetector:comb_3|datapath:u1|triggerDetector:u454|current_state~5                                                                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; Trigger:TRI|current_state~2                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                   ;
; Trigger:TRI|current_state~3                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                   ;
; irDetector:comb_3|datapath:u1|triggerDetector:u454|current_state.WAIT_2                                                                                                                                                                                                                    ; Lost fanout                                                                                                   ;
; Trigger:TRI|current_state.S_WAIT_P                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                   ;
; TargetFSM:T2|current_state.S_WAIT                                                                                                                                                                                                                                                          ; Merged with TargetFSM:T1|current_state.S_WAIT                                                                 ;
; TargetFSM:T3|current_state.S_WAIT                                                                                                                                                                                                                                                          ; Merged with TargetFSM:T1|current_state.S_WAIT                                                                 ;
; TargetFSM:T4|current_state.S_WAIT                                                                                                                                                                                                                                                          ; Merged with TargetFSM:T1|current_state.S_WAIT                                                                 ;
; TargetFSM:T5|current_state.S_WAIT                                                                                                                                                                                                                                                          ; Merged with TargetFSM:T1|current_state.S_WAIT                                                                 ;
; TargetFSM:T6|current_state.S_WAIT                                                                                                                                                                                                                                                          ; Merged with TargetFSM:T1|current_state.S_WAIT                                                                 ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state.PLAY_SOUND1                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state.PLAY_SOUND2                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                        ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[0..16]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port sclear                                                                         ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|change2                                                                                                                                                                                                                            ; Lost fanout                                                                                                   ;
; Total Number of Removed Registers = 346                                                                                                                                                                                                                                                    ;                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state.PLAY_SOUND1                                                                    ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|current_state.PLAY_SOUND2,                                                                                                                ;
;                                                                                                                                                      ; due to stuck port data_in ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[11],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[12],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[13],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[14],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[15],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[16],                                                                                                                             ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[0],                                                                                                                              ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[4],                                                                                                                              ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[3]                                                                                                                               ;
; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts              ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2], ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                                                                      ;                           ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|datapath:u1|colour[1]                                                                                                              ; Stuck at GND              ; irDetector:comb_3|datapath:u1|outColour[1]                                                                                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|datapath:u1|colour[2]                                                                                                              ; Stuck at VCC              ; irDetector:comb_3|datapath:u1|outColour[2]                                                                                                                                                        ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                   ;
; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|address2[2]                                                                                  ; Stuck at GND              ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|change2                                                                                                                                   ;
;                                                                                                                                                      ; due to stuck port sclear  ;                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1075  ;
; Number of registers using Synchronous Clear  ; 711   ;
; Number of registers using Synchronous Load   ; 44    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 297   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Shooter|BossFSM:Boss|hitcount[1]                                                                                                                                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Shooter|irDetector:comb_3|datapath:u1|triggerDetector:u454|twentyFiveBitRegister:u88|count[4]                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S6|counter[11]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T6|fadeclk[7]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S5|counter[29]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T5|fadeclk[7]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S4|counter[11]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T4|fadeclk[7]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S3|counter[29]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T3|fadeclk[25]                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S2|counter[23]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T2|fadeclk[7]                                                                                                                                             ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Shooter|LFSR:S1|counter[11]                                                                                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|TargetFSM:T1|fadeclk[7]                                                                                                                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|BossFSM:Boss|fadeclk[25]                                                                                                                                            ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |Shooter|BossFSM:Boss|flashclk[23]                                                                                                                                           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Shooter|Trigger:TRI|triggerclk[23]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0|SD_COUNTER[1]                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Shooter|countdown:CD|countdown[4]                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Shooter|countdown:CD|counter[3]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Shooter|countdown:CD|countdown[3]                                                                                                                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Shooter|BossCondition:BC|Scounter[23]                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Shooter|TitleFSM:Title|flashclk[4]                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|datapath:u1|position_x[3]                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|datapath:u1|position_y[1]                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Shooter|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |Shooter|Datapath:D|Rcounter[12]                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|datapath:u1|sevenBitCounter:u4|count[3]                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|datapath:u1|sevenBitCounter:u44|count[3]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x_s[7]                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Shooter|Datapath:D|coordinator:XY|y_s[0]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x_t[2]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x_t[6]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|y_t[5]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|y_t[2]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x_b[8]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x_b[1]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|y_b[4]                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|y_b[0]                                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|coordinator:XY|x[1]                                                                                                                                      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|control:u2|aimMover:u69420|update_x[1]                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|control:u2|aimMover:u69420|update_x[5]                                                                                                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Shooter|irDetector:comb_3|control:u2|aimMover:u69420|update_y[4]                                                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |Shooter|Datapath:D|xo[2]                                                                                                                                                    ;
; 73:1               ; 3 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; Yes        ; |Shooter|Datapath:D|colour[1]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Shooter|BossFSM:Boss|next_state                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|mux_8hb:mux2|l2_w6_n2_mux_dataout ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Shooter|irDetector:comb_3|control:u2|aimMover:u69420|speed_x[2]                                                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Shooter|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3|l4_w2_n0_mux_dataout                                                             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Shooter|irDetector:comb_3|DE2_Audio_Example:u56|right_channel_audio_out[6]                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3 ;
+-------------------------+----------------+------------------------------------+
; Parameter Name          ; Value          ; Type                               ;
+-------------------------+----------------+------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer                     ;
; MONOCHROME              ; FALSE          ; String                             ;
; RESOLUTION              ; 320x240        ; String                             ;
; BACKGROUND_IMAGE        ; background.mif ; String                             ;
+-------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_address_translator:user_input_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; background.mif       ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_fom1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                         ;
; PLL_TYPE                      ; FAST              ; Untyped                                                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                         ;
; M                             ; 0                 ; Untyped                                                         ;
; N                             ; 1                 ; Untyped                                                         ;
; M2                            ; 1                 ; Untyped                                                         ;
; N2                            ; 1                 ; Untyped                                                         ;
; SS                            ; 1                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                         ;
; M_PH                          ; 0                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_controller:controller ;
+-------------------------+------------+------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                             ;
+-------------------------+------------+------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                                   ;
; MONOCHROME              ; FALSE      ; String                                                           ;
; RESOLUTION              ; 320x240    ; String                                                           ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                  ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                  ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                  ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                  ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                  ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                  ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                  ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                  ;
+-------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|vga_adapter:u3|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                      ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                                    ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 89855                ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; gun.mif              ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_59o1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 10    ; Signed Integer                                                                                                                                    ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                   ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                                                     ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                       ;
; lpm_width               ; 10          ; Signed Integer                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3ba1 ; Untyped                                                                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                        ;
; lpm_width               ; 10          ; Signed Integer                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3ba1 ; Untyped                                                                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 10    ; Signed Integer                                                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                      ;
; lpm_width               ; 10          ; Signed Integer                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_3ba1 ; Untyped                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 10    ; Signed Integer                                                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                       ;
; lpm_width               ; 10          ; Signed Integer                                                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_3ba1 ; Untyped                                                                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                                                   ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                                                ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                                                ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                                                ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                                                ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                                                ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                                                ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                                                ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                                                ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                                                ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                                                ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                                                ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                                                ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                                                ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                                                ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                                                ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                                                ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                                                ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                                         ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                                                ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                                                ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                                                ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                                                ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                                                ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                                                ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                                                ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                                                ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                                                ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                                         ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                                                ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                                                ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                                                ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                                                ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                                                ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                                                ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                                                ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                                                ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                                                ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                                                ;
; VCO_MIN                       ; 0                             ; Untyped                                                                                                ;
; VCO_MAX                       ; 0                             ; Untyped                                                                                                ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                                                ;
; PFD_MIN                       ; 0                             ; Untyped                                                                                                ;
; PFD_MAX                       ; 0                             ; Untyped                                                                                                ;
; M_INITIAL                     ; 0                             ; Untyped                                                                                                ;
; M                             ; 0                             ; Untyped                                                                                                ;
; N                             ; 1                             ; Untyped                                                                                                ;
; M2                            ; 1                             ; Untyped                                                                                                ;
; N2                            ; 1                             ; Untyped                                                                                                ;
; SS                            ; 1                             ; Untyped                                                                                                ;
; C0_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C1_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C2_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C3_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C4_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C5_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C6_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C7_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C8_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C9_HIGH                       ; 0                             ; Untyped                                                                                                ;
; C0_LOW                        ; 0                             ; Untyped                                                                                                ;
; C1_LOW                        ; 0                             ; Untyped                                                                                                ;
; C2_LOW                        ; 0                             ; Untyped                                                                                                ;
; C3_LOW                        ; 0                             ; Untyped                                                                                                ;
; C4_LOW                        ; 0                             ; Untyped                                                                                                ;
; C5_LOW                        ; 0                             ; Untyped                                                                                                ;
; C6_LOW                        ; 0                             ; Untyped                                                                                                ;
; C7_LOW                        ; 0                             ; Untyped                                                                                                ;
; C8_LOW                        ; 0                             ; Untyped                                                                                                ;
; C9_LOW                        ; 0                             ; Untyped                                                                                                ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                                                ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; C0_PH                         ; 0                             ; Untyped                                                                                                ;
; C1_PH                         ; 0                             ; Untyped                                                                                                ;
; C2_PH                         ; 0                             ; Untyped                                                                                                ;
; C3_PH                         ; 0                             ; Untyped                                                                                                ;
; C4_PH                         ; 0                             ; Untyped                                                                                                ;
; C5_PH                         ; 0                             ; Untyped                                                                                                ;
; C6_PH                         ; 0                             ; Untyped                                                                                                ;
; C7_PH                         ; 0                             ; Untyped                                                                                                ;
; C8_PH                         ; 0                             ; Untyped                                                                                                ;
; C9_PH                         ; 0                             ; Untyped                                                                                                ;
; L0_HIGH                       ; 1                             ; Untyped                                                                                                ;
; L1_HIGH                       ; 1                             ; Untyped                                                                                                ;
; G0_HIGH                       ; 1                             ; Untyped                                                                                                ;
; G1_HIGH                       ; 1                             ; Untyped                                                                                                ;
; G2_HIGH                       ; 1                             ; Untyped                                                                                                ;
; G3_HIGH                       ; 1                             ; Untyped                                                                                                ;
; E0_HIGH                       ; 1                             ; Untyped                                                                                                ;
; E1_HIGH                       ; 1                             ; Untyped                                                                                                ;
; E2_HIGH                       ; 1                             ; Untyped                                                                                                ;
; E3_HIGH                       ; 1                             ; Untyped                                                                                                ;
; L0_LOW                        ; 1                             ; Untyped                                                                                                ;
; L1_LOW                        ; 1                             ; Untyped                                                                                                ;
; G0_LOW                        ; 1                             ; Untyped                                                                                                ;
; G1_LOW                        ; 1                             ; Untyped                                                                                                ;
; G2_LOW                        ; 1                             ; Untyped                                                                                                ;
; G3_LOW                        ; 1                             ; Untyped                                                                                                ;
; E0_LOW                        ; 1                             ; Untyped                                                                                                ;
; E1_LOW                        ; 1                             ; Untyped                                                                                                ;
; E2_LOW                        ; 1                             ; Untyped                                                                                                ;
; E3_LOW                        ; 1                             ; Untyped                                                                                                ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                                                ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                                                ;
; L0_PH                         ; 0                             ; Untyped                                                                                                ;
; L1_PH                         ; 0                             ; Untyped                                                                                                ;
; G0_PH                         ; 0                             ; Untyped                                                                                                ;
; G1_PH                         ; 0                             ; Untyped                                                                                                ;
; G2_PH                         ; 0                             ; Untyped                                                                                                ;
; G3_PH                         ; 0                             ; Untyped                                                                                                ;
; E0_PH                         ; 0                             ; Untyped                                                                                                ;
; E1_PH                         ; 0                             ; Untyped                                                                                                ;
; E2_PH                         ; 0                             ; Untyped                                                                                                ;
; E3_PH                         ; 0                             ; Untyped                                                                                                ;
; M_PH                          ; 0                             ; Untyped                                                                                                ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                                                ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                                                ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                                                ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                                                ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                                                ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                                                ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                                                ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                                                ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                                                ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                                                ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                                                ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                                                ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                                                ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                                                ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                                                ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                                                ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                                                ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                                                ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                                                ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                                                ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                                                ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                                                ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                                                ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                                                ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                                         ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc ;
+-----------------+-----------+-------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                              ;
+-----------------+-----------+-------------------------------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                                    ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                                                   ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                                                   ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                                                   ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                                                   ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                                                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                   ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                   ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                   ;
; CLK_Freq        ; 50000000  ; Signed Integer                                                    ;
; I2C_Freq        ; 20000     ; Signed Integer                                                    ;
; LUT_SIZE        ; 50        ; Signed Integer                                                    ;
; SET_LIN_L       ; 0         ; Signed Integer                                                    ;
; SET_LIN_R       ; 1         ; Signed Integer                                                    ;
; SET_HEAD_L      ; 2         ; Signed Integer                                                    ;
; SET_HEAD_R      ; 3         ; Signed Integer                                                    ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                                    ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                                    ;
; POWER_ON        ; 6         ; Signed Integer                                                    ;
; SET_FORMAT      ; 7         ; Signed Integer                                                    ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                                    ;
; SET_ACTIVE      ; 9         ; Signed Integer                                                    ;
; SET_VIDEO       ; 10        ; Signed Integer                                                    ;
+-----------------+-----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|Title1:CT1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ./memory/Title1.mif  ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_0ap1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|Title2:CT2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ./memory/Title2.mif  ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_1ap1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|Ending:CE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ../memory/ending.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_gcp1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|Ending2:CE2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./memory/ending2.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_kcp1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|blank:CB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 3                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ../memory/Blank.mif  ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_39p1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|fade:CF|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 3                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ../memory/Fade.mif   ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_b5p1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|target:CT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ../memory/Target.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_2dp1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath:D|hit:CH|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 3                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ../memory/Hit.mif    ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_03p1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; Black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; Black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_c7m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: countdown:CD|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: countdown:CD|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                 ;
; Entity Instance                           ; irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 3                                                                                                  ;
;     -- NUMWORDS_B                         ; 76800                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 89855                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|Title1:CT1|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|Title2:CT2|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|Ending:CE|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|Ending2:CE2|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|blank:CB|altsyncram:altsyncram_component                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|fade:CF|altsyncram:altsyncram_component                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|target:CT|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; Datapath:D|hit:CH|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 3                                                                                                  ;
;     -- NUMWORDS_A                         ; 76800                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 3                                                                                                  ;
;     -- NUMWORDS_B                         ; 76800                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                                                         ;
; Entity Instance               ; irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component                                                    ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                         ;
; Entity Instance               ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                         ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                     ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                         ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                ;
; Entity Instance            ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                     ;
;     -- lpm_width           ; 10                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                               ;
; Entity Instance            ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                     ;
;     -- lpm_width           ; 10                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                               ;
; Entity Instance            ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                     ;
;     -- lpm_width           ; 10                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                               ;
; Entity Instance            ; irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                     ;
;     -- lpm_width           ; 10                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Datapath:D|hit:CH" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; data ; Input ; Info     ; Stuck at GND        ;
; wren ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|target:CT" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; data ; Input ; Info     ; Stuck at GND           ;
; wren ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|fade:CF" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; data ; Input ; Info     ; Stuck at GND         ;
; wren ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|blank:CB" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; data ; Input ; Info     ; Stuck at GND          ;
; wren ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|Ending2:CE2" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; data ; Input ; Info     ; Stuck at GND             ;
; wren ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|Ending:CE" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; data ; Input ; Info     ; Stuck at GND           ;
; wren ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|Title2:CT2" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; data ; Input ; Info     ; Stuck at GND            ;
; wren ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Datapath:D|Title1:CT1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; data ; Input ; Info     ; Stuck at GND            ;
; wren ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:D"                                                                                                                                                            ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0"                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                          ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                                           ;
; locked ; Output ; Info     ; Explicitly unconnected                                                                           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                        ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                             ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller"                                                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_in_memory   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
; clear_audio_out_memory  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
; left_channel_audio_out  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "left_channel_audio_out[10..9]" will be connected to GND.  ;
; right_channel_audio_out ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "right_channel_audio_out[10..9]" will be connected to GND. ;
; left_channel_audio_in   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "left_channel_audio_in[10..9]" have no fanouts                        ;
; left_channel_audio_in   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; right_channel_audio_in  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "right_channel_audio_in[10..9]" have no fanouts                       ;
; right_channel_audio_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34"                                                                                                                    ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data       ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren       ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                                            ;
+--------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|DE2_Audio_Example:u56" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; CLOCK_27 ; Input ; Info     ; Explicitly unconnected                ;
; KEY      ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|vga_adapter:u3"                                                                                          ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                   ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts ;
; VGA_G ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts ;
; VGA_B ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|control:u2|aimMover:u69420" ;
+-----------------+-------+----------+-------------------------------------+
; Port            ; Type  ; Severity ; Details                             ;
+-----------------+-------+----------+-------------------------------------+
; x_coordinate[3] ; Input ; Info     ; Stuck at VCC                        ;
; x_coordinate[1] ; Input ; Info     ; Stuck at VCC                        ;
; y_coordinate[0] ; Input ; Info     ; Stuck at GND                        ;
+-----------------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|control:u2|twentyBitRegister:u200" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|control:u2"                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LEDR     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; targetID ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hitID    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|datapath:u1|triggerDetector:u454|twentyFiveBitRegister:u88"                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|datapath:u1"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; triggerOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h5" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h4" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h3" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h2" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h1" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3|hex_decoder:h0" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; hex_digit[3..1] ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irDetector:comb_3"                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SW        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; KEY       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; LEDR      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX1      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX2      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX3      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX4      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; HEX5      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_HS    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_VS    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_CLK   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_R     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_G     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VGA_B     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "countdown:CD"                                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; countdown ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (5 bits) it drives; bit(s) "countdown[7..5]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1075                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 197                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 65                          ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 626                         ;
;     SLD               ; 19                          ;
;     plain             ; 123                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 2299                        ;
;     arith             ; 975                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 826                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 1267                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 116                         ;
;         4 data inputs ; 427                         ;
;         5 data inputs ; 257                         ;
;         6 data inputs ; 353                         ;
;     shared            ; 54                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 118                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 378                         ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 3.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Nov 28 16:15:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Shooter -c Shooter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 6 design units, including 6 entities, in source file shooter.v
    Info (12023): Found entity 1: Shooter File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 2
    Info (12023): Found entity 2: BossCondition File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 140
    Info (12023): Found entity 3: LFSR File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 157
    Info (12023): Found entity 4: Trigger File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 191
    Info (12023): Found entity 5: Sensor File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 263
    Info (12023): Found entity 6: countdown File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 311
Info (12021): Found 1 design units, including 1 entities, in source file memory/title2.v
    Info (12023): Found entity 1: Title2 File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/title1.v
    Info (12023): Found entity 1: Title1 File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/target.v
    Info (12023): Found entity 1: target File: //SRVA/Homes$/stanmari/Desktop/final/memory/target.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/hit.v
    Info (12023): Found entity 1: hit File: //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/fade.v
    Info (12023): Found entity 1: fade File: //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/ending2.v
    Info (12023): Found entity 1: Ending2 File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/ending.v
    Info (12023): Found entity 1: Ending File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/blank.v
    Info (12023): Found entity 1: blank File: //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v Line: 40
Warning (10229): Verilog HDL Expression warning at irDetector.v(671): truncated literal to match 25 bits File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 671
Info (12021): Found 10 design units, including 10 entities, in source file irdetect/irdetector.v
    Info (12023): Found entity 1: irDetector File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 1
    Info (12023): Found entity 2: datapath File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 238
    Info (12023): Found entity 3: control File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 351
    Info (12023): Found entity 4: sevenBitCounter File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 551
    Info (12023): Found entity 5: aimMover File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 568
    Info (12023): Found entity 6: triggerDetector File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 656
    Info (12023): Found entity 7: twentyBitRegister File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 713
    Info (12023): Found entity 8: twentyFiveBitRegister File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 730
    Info (12023): Found entity 9: gunshotSound File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 747
    Info (12023): Found entity 10: hex_decoder File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 906
Info (12021): Found 1 design units, including 1 entities, in source file irdetect/gunram.v
    Info (12023): Found entity 1: gunRAM File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file irdetect/gorillaram.v
    Info (12023): Found entity 1: gorillaRAM File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/gorillaRAM.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(153): ignored dangling comma in List of Port Connections File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file irdetect/de2_audio_example.v
    Info (12023): Found entity 1: DE2_Audio_Example File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fsms/titlefsm.v
    Info (12023): Found entity 1: TitleFSM File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TitleFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsms/targetfsm.v
    Info (12023): Found entity 1: TargetFSM File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TargetFSM.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file fsms/datapath.v
    Info (12023): Found entity 1: Datapath File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 1
    Info (12023): Found entity 2: coordinator File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file fsms/bossfsm.v
    Info (12023): Found entity 1: BossFSM File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/BossFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for "refresh" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 47
Critical Warning (10846): Verilog HDL Instantiation warning at Shooter.v(70): instance has no name File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 70
Info (12127): Elaborating entity "Shooter" for the top level hierarchy
Warning (10034): Output port "LEDR[9..5]" at Shooter.v(10) has no driver File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
Info (12128): Elaborating entity "countdown" for hierarchy "countdown:CD" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 47
Warning (10230): Verilog HDL assignment warning at Shooter.v(332): truncated value with size 8 to match size of target (4) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 332
Warning (10230): Verilog HDL assignment warning at Shooter.v(333): truncated value with size 8 to match size of target (4) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 333
Info (12128): Elaborating entity "hex_decoder" for hierarchy "countdown:CD|hex_decoder:H0" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 335
Info (12128): Elaborating entity "Trigger" for hierarchy "Trigger:TRI" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(244): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 244
Info (10264): Verilog HDL Case Statement information at Shooter.v(244): all case item expressions in this case statement are onehot File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 244
Info (12128): Elaborating entity "Sensor" for hierarchy "Sensor:SEN" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 49
Info (12128): Elaborating entity "irDetector" for hierarchy "irDetector:comb_3" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 70
Warning (10858): Verilog HDL warning at irDetector.v(23): object resetplot used but never assigned File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 23
Warning (10858): Verilog HDL warning at irDetector.v(24): object resetx used but never assigned File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 24
Warning (10858): Verilog HDL warning at irDetector.v(25): object resety used but never assigned File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 25
Warning (10858): Verilog HDL warning at irDetector.v(26): object resetColour used but never assigned File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 26
Warning (10199): Verilog HDL Case Statement warning at irDetector.v(78): case item expression never matches the case expression File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 78
Warning (10030): Net "resetx" at irDetector.v(24) has no driver or initial value, using a default initial value '0' File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 24
Warning (10030): Net "resety" at irDetector.v(25) has no driver or initial value, using a default initial value '0' File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 25
Warning (10030): Net "resetColour" at irDetector.v(26) has no driver or initial value, using a default initial value '0' File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 26
Warning (10030): Net "resetplot" at irDetector.v(23) has no driver or initial value, using a default initial value '0' File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 23
Info (12128): Elaborating entity "datapath" for hierarchy "irDetector:comb_3|datapath:u1" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 107
Info (12128): Elaborating entity "triggerDetector" for hierarchy "irDetector:comb_3|datapath:u1|triggerDetector:u454" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 281
Warning (10230): Verilog HDL assignment warning at irDetector.v(667): truncated value with size 4 to match size of target (1) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 667
Warning (10270): Verilog HDL Case Statement warning at irDetector.v(692): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 692
Info (12128): Elaborating entity "twentyFiveBitRegister" for hierarchy "irDetector:comb_3|datapath:u1|triggerDetector:u454|twentyFiveBitRegister:u88" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 672
Info (12128): Elaborating entity "sevenBitCounter" for hierarchy "irDetector:comb_3|datapath:u1|sevenBitCounter:u4" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 319
Info (12128): Elaborating entity "control" for hierarchy "irDetector:comb_3|control:u2" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at irDetector.v(369): object "clearTimer" assigned a value but never read File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 369
Warning (10036): Verilog HDL or VHDL warning at irDetector.v(369): object "enableTimer" assigned a value but never read File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 369
Warning (10036): Verilog HDL or VHDL warning at irDetector.v(473): object "hertz" assigned a value but never read File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 473
Warning (10270): Verilog HDL Case Statement warning at irDetector.v(492): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 492
Info (10264): Verilog HDL Case Statement information at irDetector.v(529): all case item expressions in this case statement are onehot File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 529
Warning (10240): Verilog HDL Always Construct warning at irDetector.v(528): inferring latch(es) for variable "hitID", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Warning (10034): Output port "LEDR[8]" at irDetector.v(360) has no driver File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 360
Warning (10034): Output port "LEDR[6..5]" at irDetector.v(360) has no driver File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 360
Info (10041): Inferred latch for "hitID[0]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (10041): Inferred latch for "hitID[1]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (10041): Inferred latch for "hitID[2]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (10041): Inferred latch for "hitID[3]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (10041): Inferred latch for "hitID[4]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (10041): Inferred latch for "hitID[5]" at irDetector.v(528) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 528
Info (12128): Elaborating entity "twentyBitRegister" for hierarchy "irDetector:comb_3|control:u2|twentyBitRegister:u200" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 378
Info (12128): Elaborating entity "aimMover" for hierarchy "irDetector:comb_3|control:u2|aimMover:u69420" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 380
Warning (10240): Verilog HDL Always Construct warning at irDetector.v(583): inferring latch(es) for variable "speed_x", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Warning (10230): Verilog HDL assignment warning at irDetector.v(598): truncated value with size 9 to match size of target (8) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 598
Warning (10240): Verilog HDL Always Construct warning at irDetector.v(597): inferring latch(es) for variable "speed_y", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[0]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[1]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[2]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[3]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[4]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[5]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[6]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_y[7]" at irDetector.v(597) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
Info (10041): Inferred latch for "speed_x[0]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[1]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[2]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[3]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[4]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[5]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[6]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[7]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (10041): Inferred latch for "speed_x[8]" at irDetector.v(583) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
Info (12128): Elaborating entity "vga_adapter" for hierarchy "irDetector:comb_3|vga_adapter:u3" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 133
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "irDetector:comb_3|vga_adapter:u3|vga_address_translator:user_input_translator" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Warning (12125): Using design file db/altsyncram_fom1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_fom1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_fom1" for hierarchy "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file db/decode_nma.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_nma File: //SRVA/Homes$/stanmari/Desktop/final/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_nma:decode2" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 47
Warning (12125): Using design file db/decode_g2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_g2a File: //SRVA/Homes$/stanmari/Desktop/final/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|decode_g2a:rden_decode_b" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 48
Warning (12125): Using design file db/mux_2hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_2hb File: //SRVA/Homes$/stanmari/Desktop/final/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|mux_2hb:mux3" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVA/Homes$/stanmari/Desktop/final/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "irDetector:comb_3|vga_adapter:u3|vga_controller:controller" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "DE2_Audio_Example" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 218
Warning (10230): Verilog HDL assignment warning at DE2_Audio_Example.v(95): truncated value with size 32 to match size of target (19) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 95
Warning (10230): Verilog HDL assignment warning at DE2_Audio_Example.v(103): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 103
Info (12128): Elaborating entity "gunshotSound" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 119
Warning (10230): Verilog HDL assignment warning at irDetector.v(776): truncated value with size 32 to match size of target (11) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 776
Warning (10230): Verilog HDL assignment warning at irDetector.v(799): truncated value with size 32 to match size of target (11) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 799
Warning (10230): Verilog HDL assignment warning at irDetector.v(806): truncated value with size 18 to match size of target (17) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 806
Warning (10230): Verilog HDL assignment warning at irDetector.v(808): truncated value with size 18 to match size of target (17) File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 808
Warning (10034): Output port "LEDR[7..4]" at irDetector.v(760) has no driver File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 760
Info (12128): Elaborating entity "gunRAM" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 882
Info (12128): Elaborating entity "altsyncram" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v Line: 86
Info (12133): Instantiated megafunction "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/gunRAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "gun.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "89855"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_59o1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_59o1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_59o1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_59o1" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file db/decode_oma.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_oma File: //SRVA/Homes$/stanmari/Desktop/final/db/decode_oma.tdf Line: 23
Info (12128): Elaborating entity "decode_oma" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|decode_oma:decode3" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_59o1.tdf Line: 44
Warning (12125): Using design file db/decode_h2a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_h2a File: //SRVA/Homes$/stanmari/Desktop/final/db/decode_h2a.tdf Line: 23
Info (12128): Elaborating entity "decode_h2a" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|decode_h2a:rden_decode" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_59o1.tdf Line: 45
Warning (12125): Using design file db/mux_8hb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_8hb File: //SRVA/Homes$/stanmari/Desktop/final/db/mux_8hb.tdf Line: 23
Info (12128): Elaborating entity "mux_8hb" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|gunshotSound:g1|gunRAM:h34|altsyncram:altsyncram_component|altsyncram_59o1:auto_generated|mux_8hb:mux2" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_59o1.tdf Line: 46
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 153
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Warning (12125): Using design file db/scfifo_3ba1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scfifo_3ba1 File: //SRVA/Homes$/stanmari/Desktop/final/db/scfifo_3ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3ba1" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Warning (12125): Using design file db/a_dpfifo_m2a1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: a_dpfifo_m2a1 File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_m2a1" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo" File: //SRVA/Homes$/stanmari/Desktop/final/db/scfifo_3ba1.tdf Line: 38
Warning (12125): Using design file db/altsyncram_f3i1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_f3i1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f3i1" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 46
Warning (12125): Using design file db/cmpr_6l8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cmpr_6l8 File: //SRVA/Homes$/stanmari/Desktop/final/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cmpr_6l8:three_comparison" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 56
Warning (12125): Using design file db/cntr_h2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_h2b File: //SRVA/Homes$/stanmari/Desktop/final/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 57
Warning (12125): Using design file db/cntr_u27.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_u27 File: //SRVA/Homes$/stanmari/Desktop/final/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_u27:usedw_counter" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 58
Warning (12125): Using design file db/cntr_i2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_i2b File: //SRVA/Homes$/stanmari/Desktop/final/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|cntr_i2b:wr_ptr" File: //SRVA/Homes$/stanmari/Desktop/final/db/a_dpfifo_m2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file db/audio_clock_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock_altpll File: //SRVA/Homes$/stanmari/Desktop/final/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc" File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/DE2_Audio_Example.v Line: 160
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|I2C_Controller:u0" File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: //SRVA/Homes$/stanmari/Desktop/final/avconf/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "BossCondition" for hierarchy "BossCondition:BC" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 80
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:S1" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(172): inferring latch(es) for variable "delay", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 172
Info (10041): Inferred latch for "delay[0]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[1]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[2]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[3]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[4]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[5]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[6]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[7]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[8]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[9]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[10]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[11]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[12]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[13]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[14]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[15]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[16]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[17]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[18]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[19]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[20]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[21]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[22]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[23]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[24]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[25]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[26]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[27]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[28]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (10041): Inferred latch for "delay[29]" at Shooter.v(173) File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 173
Info (12128): Elaborating entity "TitleFSM" for hierarchy "TitleFSM:Title" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at TitleFSM.v(76): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TitleFSM.v Line: 76
Info (10264): Verilog HDL Case Statement information at TitleFSM.v(76): all case item expressions in this case statement are onehot File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TitleFSM.v Line: 76
Info (12128): Elaborating entity "BossFSM" for hierarchy "BossFSM:Boss" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 93
Warning (10270): Verilog HDL Case Statement warning at BossFSM.v(88): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/BossFSM.v Line: 88
Info (10264): Verilog HDL Case Statement information at BossFSM.v(88): all case item expressions in this case statement are onehot File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/BossFSM.v Line: 88
Info (12128): Elaborating entity "TargetFSM" for hierarchy "TargetFSM:T1" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 94
Warning (10270): Verilog HDL Case Statement warning at TargetFSM.v(65): incomplete case statement has no default case item File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TargetFSM.v Line: 65
Info (10264): Verilog HDL Case Statement information at TargetFSM.v(65): all case item expressions in this case statement are onehot File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/TargetFSM.v Line: 65
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:D" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 103
Info (12128): Elaborating entity "coordinator" for hierarchy "Datapath:D|coordinator:XY" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 21
Info (12128): Elaborating entity "Title1" for hierarchy "Datapath:D|Title1:CT1" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|Title1:CT1|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|Title1:CT1|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|Title1:CT1|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/Title1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_0ap1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_0ap1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_0ap1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_0ap1" for hierarchy "Datapath:D|Title1:CT1|altsyncram:altsyncram_component|altsyncram_0ap1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Title2" for hierarchy "Datapath:D|Title2:CT2" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|Title2:CT2|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|Title2:CT2|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|Title2:CT2|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/Title2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/Title2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_1ap1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_1ap1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_1ap1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_1ap1" for hierarchy "Datapath:D|Title2:CT2|altsyncram:altsyncram_component|altsyncram_1ap1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Ending" for hierarchy "Datapath:D|Ending:CE" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|Ending:CE|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|Ending:CE|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|Ending:CE|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/ending.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_gcp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_gcp1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_gcp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_gcp1" for hierarchy "Datapath:D|Ending:CE|altsyncram:altsyncram_component|altsyncram_gcp1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Ending2" for hierarchy "Datapath:D|Ending2:CE2" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|Ending2:CE2|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|Ending2:CE2|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|Ending2:CE2|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/Ending2.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/ending2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_kcp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_kcp1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_kcp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_kcp1" for hierarchy "Datapath:D|Ending2:CE2|altsyncram:altsyncram_component|altsyncram_kcp1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "blank" for hierarchy "Datapath:D|blank:CB" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|blank:CB|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|blank:CB|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|blank:CB|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/blank.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/Blank.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_39p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_39p1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_39p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_39p1" for hierarchy "Datapath:D|blank:CB|altsyncram:altsyncram_component|altsyncram_39p1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fade" for hierarchy "Datapath:D|fade:CF" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 33
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|fade:CF|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|fade:CF|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|fade:CF|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/fade.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/Fade.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_b5p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_b5p1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_b5p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_b5p1" for hierarchy "Datapath:D|fade:CF|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "target" for hierarchy "Datapath:D|target:CT" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|target:CT|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/target.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|target:CT|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/target.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|target:CT|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/target.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/Target.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_2dp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_2dp1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_2dp1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2dp1" for hierarchy "Datapath:D|target:CT|altsyncram:altsyncram_component|altsyncram_2dp1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "hit" for hierarchy "Datapath:D|hit:CH" File: //SRVA/Homes$/stanmari/Desktop/final/FSMs/Datapath.v Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "Datapath:D|hit:CH|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v Line: 86
Info (12130): Elaborated megafunction instantiation "Datapath:D|hit:CH|altsyncram:altsyncram_component" File: //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v Line: 86
Info (12133): Instantiated megafunction "Datapath:D|hit:CH|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/memory/hit.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../memory/Hit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_03p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_03p1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_03p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_03p1" for hierarchy "Datapath:D|hit:CH|altsyncram:altsyncram_component|altsyncram_03p1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "Black.mif"
Warning (12125): Using design file db/altsyncram_c7m1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_c7m1 File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_c7m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_c7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[0]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 38
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[1]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 68
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[2]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 98
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[3]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 128
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[4]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 158
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[5]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 188
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[6]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 218
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[7]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 248
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[8]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 278
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[9]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 308
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[0]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 38
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[1]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 68
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[2]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 98
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[3]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 128
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[4]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 158
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[5]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 188
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[6]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 218
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[7]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 248
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[8]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 278
        Warning (14320): Synthesized away node "irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_3ba1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|q_b[9]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_f3i1.tdf Line: 308
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a0" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 51
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a1" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 86
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a2" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 121
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a3" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 156
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a4" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 191
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a5" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 226
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a6" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 261
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a7" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 296
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a8" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 331
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a9" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 366
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a10" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 401
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a11" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 436
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a12" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 471
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a13" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 506
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a14" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 541
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a15" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 576
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a16" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 611
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a17" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 646
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a18" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 681
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a19" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 716
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a20" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 751
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a21" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 786
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a22" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 821
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a23" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 856
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a24" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 891
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a25" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 926
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a26" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 961
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a27" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 996
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a28" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 1031
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ram_block1a29" File: //SRVA/Homes$/stanmari/Desktop/final/db/altsyncram_fom1.tdf Line: 1066
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "irDetector:comb_3|vga_adapter:u3|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|clk[0]" File: //SRVA/Homes$/stanmari/Desktop/final/db/altpll_80u.tdf Line: 34
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "countdown:CD|Mod0" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 333
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "countdown:CD|Div0" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 332
Info (12130): Elaborated megafunction instantiation "countdown:CD|lpm_divide:Mod0" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 333
Info (12133): Instantiated megafunction "countdown:CD|lpm_divide:Mod0" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 333
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: //SRVA/Homes$/stanmari/Desktop/final/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: //SRVA/Homes$/stanmari/Desktop/final/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: //SRVA/Homes$/stanmari/Desktop/final/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "countdown:CD|lpm_divide:Div0" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 332
Info (12133): Instantiated megafunction "countdown:CD|lpm_divide:Div0" with the following parameter: File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 332
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: //SRVA/Homes$/stanmari/Desktop/final/db/lpm_divide_5am.tdf Line: 25
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[15] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[5] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[14] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[5] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[11] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[10] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[4] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[3] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[3] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[7] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[0] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[13] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[5] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[12] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[9] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[8] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[2] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[1] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[6] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[1] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_DATA[5] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|DE2_Audio_Example:u56|avconf:avc|LUT_INDEX[4] File: //SRVA/Homes$/stanmari/Desktop/final/avconf/avconf.v Line: 97
Warning (13012): Latch irDetector:comb_3|control:u2|aimMover:u69420|speed_x[1] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|control:u2|aimMover:u69420|x[8] File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 633
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal GPIO_1[17] File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
Warning (13012): Latch irDetector:comb_3|control:u2|aimMover:u69420|speed_x[2] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 583
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|control:u2|aimMover:u69420|x[8] File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 633
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal GPIO_1[17] File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
Warning (13012): Latch irDetector:comb_3|control:u2|aimMover:u69420|speed_y[1] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|control:u2|aimMover:u69420|y[7] File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 643
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal GPIO_1[17] File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
Warning (13012): Latch irDetector:comb_3|control:u2|aimMover:u69420|speed_y[2] has unsafe behavior File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 597
    Warning (13013): Ports D and ENA on the latch are fed by the same signal irDetector:comb_3|control:u2|aimMover:u69420|y[7] File: //SRVA/Homes$/stanmari/Desktop/final/irDetect/irDetector.v Line: 643
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal GPIO_1[17] File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 33
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 115 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file //SRVA/Homes$/stanmari/Desktop/final/output_files/Shooter.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVA/Homes$/stanmari/Desktop/final/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance irDetector:comb_3|DE2_Audio_Example:u56|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVA/Homes$/stanmari/Desktop/final/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[1]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[2]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 8
    Warning (15610): No output dependent on input pin "KEY[3]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 8
    Warning (15610): No output dependent on input pin "SW[1]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[3]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[5]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[6]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[7]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[8]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 9
    Warning (15610): No output dependent on input pin "GPIO_1[0]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[2]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[3]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[4]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[5]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[6]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[7]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[8]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[9]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[10]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[11]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[12]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[13]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[14]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[15]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[16]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[18]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[19]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[20]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[22]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[23]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[24]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[26]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[28]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[29]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[30]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[32]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[33]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "GPIO_1[34]" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 5
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: //SRVA/Homes$/stanmari/Desktop/final/Shooter.v Line: 19
Info (21057): Implemented 2937 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 2439 logic cells
    Info (21064): Implemented 378 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 614 warnings
    Info: Peak virtual memory: 975 megabytes
    Info: Processing ended: Mon Nov 28 16:15:25 2016
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVA/Homes$/stanmari/Desktop/final/output_files/Shooter.map.smsg.


