#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 00:13:46 2023
# Process ID: 19588
# Current directory: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20552 C:\Users\rabia\OneDrive\Masast\vhdl\project_6_gstl_3_new\project_6_gstl_3_new.xpr
# Log file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/vivado.log
# Journal file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new\vivado.jou
# Running On: the_gokcell, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12789 MB
#-----------------------------------------------------------
start_guiopen_project C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the INFO: [Common 17-344] 'open_project' was cancelled
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WAWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalidexit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 00:15:09 2023...
:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2886.887 ; gain = 381.773
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_gstl
Compiling module xil_defaultlib.ripplecarry_adder_better_gstl_de...
Compiling module xil_defaultlib.counter_1
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2929.289 ; gain = 13.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_gstl
Compiling module xil_defaultlib.ripplecarry_adder_better_gstl_de...
Compiling module xil_defaultlib.counter_1
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4010.727 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4030.492 ; gain = 19.766
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: ripplecarry_adder_better_gstl
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4030.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4030.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4030.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4030.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4030.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4117.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 4186.910 ; gain = 156.418
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 4186.910 ; gain = 156.418
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4209.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4209.715 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4209.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4209.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4209.715 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4209.715 ; gain = 0.000
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_counter'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_counter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_gstl
Compiling module xil_defaultlib.ripplecarry_adder_better_gstl_de...
Compiling module xil_defaultlib.counter_1
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4234.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_behav -key {Behavioral:sim_1:Functional:tb_counter} -tclbatch {tb_counter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_counter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 4234.062 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 4234.062 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 8756 KB (Peak: 8756 KB), Simulation CPU Usage: 14859 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'leds' is not permitted [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4234.062 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4234.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4234.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4234.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4234.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4234.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4234.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4235.039 ; gain = 0.977
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4235.039 ; gain = 0.977
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_gstl
Compiling module xil_defaultlib.ripplecarry_adder_better_gstl_de...
Compiling module xil_defaultlib.counter_1
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Initial State - LED Value: 01
LED Value: 02
LED Value: 03
LED Value: 04
LED Value: 05
LED Value: 06
LED Value: 07
LED Value: 08
LED Value: 09
LED Value: 0a
LED Value: 0b
LED Value: 0c
LED Value: 0d
LED Value: 0e
LED Value: 0f
LED Value: 10
LED Value: 11
LED Value: 12
LED Value: 13
LED Value: 14
LED Value: 15
$finish called at time : 210 ns : File "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4247.668 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v w ]
add_files C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 5197.230 ; gain = 0.000
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 5197.230 ; gain = 0.000
close_design
set_property top counter_sw [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
INFO: [Synth 8-11241] undeclared symbol 'Borrow', assumed default net type 'wire' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:41]
WARNING: [Synth 8-689] width (32) of port connection 'Sum' does not match port width (8) of module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:43]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
WARNING: [Synth 8-689] width (8) of port connection 'Difference' does not match port width (32) of module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:33]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
WARNING: [Synth 8-3848] Net Barrow in module/entity twos_complement_subtractor_gstl does not have driver. [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:28]
WARNING: [Synth 8-7129] Port Barrow in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module twos_complement_subtractor_gstl is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module twos_complement_subtractor_gstl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5197.230 ; gain = 0.000
11 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5197.230 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
INFO: [Synth 8-11241] undeclared symbol 'Borrow', assumed default net type 'wire' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
WARNING: [Synth 8-3848] Net Barrow in module/entity twos_complement_subtractor_gstl does not have driver. [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:28]
WARNING: [Synth 8-7129] Port Barrow in module twos_complement_subtractor_gstl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5197.230 ; gain = 0.000
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5197.230 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
INFO: [Synth 8-11241] undeclared symbol 'borrow_1', assumed default net type 'wire' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5197.230 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5197.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5197.230 ; gain = 0.000
