// Seed: 1053239661
module module_0 (
    id_1
);
  input wire id_1;
  supply1 id_2;
  reg id_3;
  tri1 id_4, id_5, id_6, id_7;
  wire id_8;
  always @(posedge id_3) id_3 <= id_5 - 1;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  wire id_3;
  tri  id_4 = 1;
  wor  id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_10 = 0;
  assign id_5 = id_1;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (id_3);
endmodule
