\chapter{SystemVerilog Conventions}
\label{systemverilog_conventions}

  This chapter seeks to standardize asthetic aspects of SystemVerilog.

  \section{General File Rules}

    \subsection{File Extensions}
    \subsection{Characters}
    \subsection{Line Length}
    \subsection{No Tabs}
    \subsection{Trailing Whitespace}

  \section{Begin and End}

  \section{Indentation}

  \section{Spacing}

  \section{Parentheses}

  \section{Ternary Expressions}

  \section{Comments}

  \section{Declarations}
