TimeQuest Timing Analyzer report for MIPS
Thu May 17 13:26:38 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock'
 25. Fast Model Hold: 'clock'
 26. Fast Model Minimum Pulse Width: 'clock'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; MIPS                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MIPS.out.sdc  ; OK     ; Thu May 17 13:26:29 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 56.000 ; 17.86 MHz ; 0.000 ; 30.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 23.62 MHz ; 23.62 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 7.324 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.207 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; 23.500 ; 0.000                 ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.324  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.019     ; 22.622     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.594  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.026     ; 22.345     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.972  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.967     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 7.975  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.971     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.299  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.647     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.334  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.612     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.479  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.467     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.568  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.371     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.586  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.019     ; 21.360     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.588  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.351     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.613  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.326     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 8.741  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.026     ; 21.198     ;
; 11.493 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; 30.000       ; -0.019     ; 18.453     ;
; 11.493 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; 30.000       ; -0.019     ; 18.453     ;
; 11.493 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; 30.000       ; -0.019     ; 18.453     ;
; 11.493 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; 30.000       ; -0.019     ; 18.453     ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.207 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[2]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.524 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.790      ;
; 1.526 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.792      ;
; 1.595 ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.861      ;
; 1.615 ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.881      ;
; 1.670 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.936      ;
; 1.804 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.069      ;
; 1.874 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.139      ;
; 1.910 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.176      ;
; 1.963 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.228      ;
; 1.977 ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.243      ;
; 1.995 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.261      ;
; 2.017 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.311      ;
; 2.033 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.298      ;
; 2.034 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.299      ;
; 2.041 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.307      ;
; 2.057 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.323      ;
; 2.066 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.332      ;
; 2.069 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[3]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.334      ;
; 2.092 ; Idecode:ID|register_array[15][0]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                             ; clock        ; clock       ; 0.000        ; -0.002     ; 2.356      ;
; 2.104 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.369      ;
; 2.123 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.390      ;
; 2.127 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.393      ;
; 2.145 ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.061      ; 2.440      ;
; 2.174 ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.061      ; 2.469      ;
; 2.197 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[5]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.464      ;
; 2.237 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.502      ;
; 2.260 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.526      ;
; 2.269 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.535      ;
; 2.306 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.062      ; 2.602      ;
; 2.307 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.572      ;
; 2.317 ; Idecode:ID|register_array[21][5]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:5:dffi|q                                             ; clock        ; clock       ; 0.000        ; -0.001     ; 2.582      ;
; 2.319 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.585      ;
; 2.331 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.625      ;
; 2.342 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.609      ;
; 2.351 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.618      ;
; 2.354 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.648      ;
; 2.360 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; -0.001     ; 2.625      ;
; 2.389 ; Ifetch:IFE|PC[4]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.655      ;
; 2.393 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[8]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.659      ;
; 2.414 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.708      ;
; 2.416 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[6]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.683      ;
; 2.425 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[7]                                                                                  ; clock        ; clock       ; 0.000        ; 0.001      ; 2.692      ;
; 2.433 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.727      ;
; 2.453 ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.063      ; 2.750      ;
; 2.463 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[9]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.729      ;
; 2.468 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 0.000        ; 0.061      ; 2.763      ;
; 2.471 ; Ifetch:IFE|PC[9]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.063      ; 2.768      ;
; 2.474 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.768      ;
; 2.490 ; Idecode:ID|register_array[7][0]                                                                    ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                             ; clock        ; clock       ; 0.000        ; 0.005      ; 2.761      ;
; 2.504 ; Idecode:ID|register_array[30][12]                                                                  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:12:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.011     ; 2.759      ;
; 2.506 ; Idecode:ID|register_array[11][0]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                             ; clock        ; clock       ; 0.000        ; 0.010      ; 2.782      ;
; 2.513 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.807      ;
; 2.516 ; Ifetch:IFE|PC[3]                                                                                   ; Ifetch:IFE|PC[4]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 2.782      ;
; 2.536 ; Ifetch:IFE|PC[8]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.061      ; 2.831      ;
; 2.584 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.878      ;
; 2.587 ; Idecode:ID|register_array[15][6]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:6:dffi|q                                             ; clock        ; clock       ; 0.000        ; -0.012     ; 2.841      ;
; 2.592 ; Ifetch:IFE|PC[6]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.886      ;
; 2.596 ; Idecode:ID|register_array[31][9]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 2.862      ;
; 2.609 ; Idecode:ID|register_array[21][9]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                             ; clock        ; clock       ; 0.000        ; -0.001     ; 2.874      ;
; 2.612 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; clock        ; clock       ; 0.000        ; 0.062      ; 2.908      ;
; 2.627 ; Ifetch:IFE|PC[2]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.921      ;
; 2.635 ; Idecode:ID|register_array[10][0]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                             ; clock        ; clock       ; 0.000        ; 0.010      ; 2.911      ;
; 2.641 ; Idecode:ID|register_array[29][9]                                                                   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                             ; clock        ; clock       ; 0.000        ; -0.001     ; 2.906      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg8  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg9  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.660 ; Idecode:ID|register_array[29][11]                                                                  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:11:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.013     ; 2.913      ;
; 2.662 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; clock        ; clock       ; 0.000        ; 0.062      ; 2.958      ;
; 2.663 ; Ifetch:IFE|PC[5]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 0.000        ; 0.060      ; 2.957      ;
; 2.685 ; Ifetch:IFE|PC[7]                                                                                   ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; clock        ; clock       ; 0.000        ; 0.062      ; 2.981      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg9  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_we_reg       ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a23~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a24~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a25~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a26~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a27~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a28~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a29~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a30~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a31~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a5~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a7~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a8~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a9~porta_memory_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg2   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7   ;
; 25.000 ; 26.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                              ;
; 25.000 ; 26.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:10:dffi|q                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sevseg_sel ; clock      ; 0.560 ; 0.560 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sevseg_sel ; clock      ; -0.113 ; -0.113 ; Rise       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 9.044 ; 9.044 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 8.585 ; 8.585 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 8.636 ; 8.636 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 8.812 ; 8.812 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 9.044 ; 9.044 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 8.820 ; 8.820 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 9.005 ; 9.005 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 8.236 ; 8.236 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 8.705 ; 8.705 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 8.284 ; 8.284 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 7.755 ; 7.755 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 7.903 ; 7.903 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 8.531 ; 8.531 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 8.218 ; 8.218 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 8.705 ; 8.705 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 8.462 ; 8.462 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 8.572 ; 8.572 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 8.219 ; 8.219 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 8.222 ; 8.222 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 7.973 ; 7.973 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 8.493 ; 8.493 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 8.542 ; 8.542 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 8.572 ; 8.572 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 8.523 ; 8.523 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 8.784 ; 8.784 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 8.488 ; 8.488 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 8.655 ; 8.655 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 8.487 ; 8.487 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 7.479 ; 7.479 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 7.717 ; 7.717 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 8.004 ; 8.004 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 8.784 ; 8.784 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 7.489 ; 7.489 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 7.838 ; 7.838 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 7.890 ; 7.890 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 8.094 ; 8.094 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 8.297 ; 8.297 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 8.073 ; 8.073 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 8.258 ; 8.258 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 7.489 ; 7.489 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 7.582 ; 7.582 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 8.107 ; 8.107 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 7.582 ; 7.582 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 7.756 ; 7.756 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 8.355 ; 8.355 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 8.042 ; 8.042 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 8.528 ; 8.528 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 8.284 ; 8.284 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 7.656 ; 7.656 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 7.913 ; 7.913 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 7.916 ; 7.916 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 7.656 ; 7.656 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 8.187 ; 8.187 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 8.230 ; 8.230 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 8.258 ; 8.258 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 8.212 ; 8.212 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 7.205 ; 7.205 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 8.217 ; 8.217 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 8.380 ; 8.380 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 8.213 ; 8.213 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 7.205 ; 7.205 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 7.452 ; 7.452 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 7.721 ; 7.721 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 8.498 ; 8.498 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 19.205 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.527 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; 23.500 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.205 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.776     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.317 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.658     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.477 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.483 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.498     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.620 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.361     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.639 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.342     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.688 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.293     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.735 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.240     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ; clock        ; clock       ; 30.000       ; -0.018     ; 10.244     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.737 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.238     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.757 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.218     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 19.793 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ; clock        ; clock       ; 30.000       ; -0.024     ; 10.182     ;
; 20.832 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; Idecode:ID|register_array[16][2]                                                                   ; clock        ; clock       ; 26.000       ; -0.049     ; 5.151      ;
; 20.832 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; Idecode:ID|register_array[24][2]                                                                   ; clock        ; clock       ; 26.000       ; -0.049     ; 5.151      ;
; 20.832 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:ID|register_array[16][2]                                                                   ; clock        ; clock       ; 26.000       ; -0.049     ; 5.151      ;
; 20.832 ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:ID|register_array[16][2]                                                                   ; clock        ; clock       ; 26.000       ; -0.049     ; 5.151      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                           ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[2]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.679      ;
; 0.663 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.815      ;
; 0.663 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.815      ;
; 0.708 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.860      ;
; 0.722 ; Ifetch:IFE|PC[9]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.874      ;
; 0.731 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.883      ;
; 0.766 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.801 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.953      ;
; 0.846 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.998      ;
; 0.847 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.999      ;
; 0.853 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.853 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.005      ;
; 0.857 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.060      ;
; 0.865 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.017      ;
; 0.872 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.024      ;
; 0.885 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[3]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.037      ;
; 0.888 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.040      ;
; 0.895 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.895 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.896 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.915 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.118      ;
; 0.930 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.082      ;
; 0.932 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.084      ;
; 0.933 ; Ifetch:IFE|PC[9]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.136      ;
; 0.939 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.091      ;
; 0.956 ; Idecode:ID|register_array[15][0]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.107      ;
; 0.971 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.123      ;
; 0.973 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.176      ;
; 0.984 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.189      ;
; 0.991 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.194      ;
; 0.994 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.146      ;
; 1.002 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 1.012 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.215      ;
; 1.013 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.165      ;
; 1.016 ; Idecode:ID|register_array[21][5]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:5:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.167      ;
; 1.025 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.177      ;
; 1.029 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.181      ;
; 1.038 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.190      ;
; 1.044 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.247      ;
; 1.053 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.258      ;
; 1.057 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.260      ;
; 1.057 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.260      ;
; 1.058 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.261      ;
; 1.060 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.263      ;
; 1.060 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.212      ;
; 1.061 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.213      ;
; 1.061 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.213      ;
; 1.065 ; Ifetch:IFE|PC[9]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.270      ;
; 1.080 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[4]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.232      ;
; 1.095 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.298      ;
; 1.096 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.248      ;
; 1.099 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.302      ;
; 1.102 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.305      ;
; 1.108 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.313      ;
; 1.111 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.316      ;
; 1.115 ; Idecode:ID|register_array[30][12] ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:12:dffi|q                                           ; clock        ; clock       ; 0.000        ; -0.011     ; 1.256      ;
; 1.121 ; Idecode:ID|register_array[7][0]   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.005      ; 1.278      ;
; 1.132 ; Idecode:ID|register_array[11][0]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.009      ; 1.293      ;
; 1.141 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.344      ;
; 1.144 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.349      ;
; 1.147 ; Idecode:ID|register_array[21][9]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.298      ;
; 1.149 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.352      ;
; 1.152 ; Idecode:ID|register_array[29][9]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.303      ;
; 1.156 ; Idecode:ID|register_array[10][0]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.009      ; 1.317      ;
; 1.156 ; Ifetch:IFE|PC[7]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.361      ;
; 1.178 ; Idecode:ID|register_array[31][9]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:9:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.330      ;
; 1.182 ; Idecode:ID|register_array[15][6]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:6:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.010     ; 1.324      ;
; 1.183 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.388      ;
; 1.185 ; Idecode:ID|register_array[29][11] ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:11:dffi|q                                           ; clock        ; clock       ; 0.000        ; -0.013     ; 1.324      ;
; 1.186 ; Idecode:ID|register_array[13][0]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.337      ;
; 1.189 ; Ifetch:IFE|PC[8]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.394      ;
; 1.193 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.396      ;
; 1.198 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.403      ;
; 1.199 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.402      ;
; 1.201 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.404      ;
; 1.206 ; Idecode:ID|register_array[13][6]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:6:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.010     ; 1.348      ;
; 1.212 ; Idecode:ID|register_array[12][0]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.001     ; 1.363      ;
; 1.221 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.426      ;
; 1.223 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.426      ;
; 1.224 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.427      ;
; 1.230 ; Idecode:ID|register_array[22][12] ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:12:dffi|q                                           ; clock        ; clock       ; 0.000        ; -0.011     ; 1.371      ;
; 1.231 ; Idecode:ID|register_array[30][14] ; Idecode:ID|register_array[22][14]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.383      ;
; 1.231 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.436      ;
; 1.232 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.435      ;
; 1.234 ; Idecode:ID|register_array[21][3]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:3:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.011      ; 1.397      ;
; 1.234 ; Ifetch:IFE|PC[6]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.437      ;
; 1.240 ; Ifetch:IFE|PC[2]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.443      ;
; 1.240 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.445      ;
; 1.260 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.463      ;
; 1.261 ; Idecode:ID|register_array[22][14] ; Idecode:ID|register_array[22][14]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.413      ;
; 1.264 ; Idecode:ID|register_array[31][5]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:5:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.416      ;
; 1.268 ; Ifetch:IFE|PC[3]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.471      ;
; 1.269 ; Idecode:ID|register_array[5][0]   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.005      ; 1.426      ;
; 1.270 ; Idecode:ID|register_array[10][4]  ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:4:dffi|q                                            ; clock        ; clock       ; 0.000        ; -0.015     ; 1.407      ;
; 1.271 ; Idecode:ID|register_array[3][0]   ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                            ; clock        ; clock       ; 0.000        ; 0.010      ; 1.433      ;
; 1.271 ; Ifetch:IFE|PC[4]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.474      ;
; 1.273 ; Idecode:ID|register_array[21][11] ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:11:dffi|q                                           ; clock        ; clock       ; 0.000        ; -0.013     ; 1.412      ;
; 1.273 ; Ifetch:IFE|PC[5]                  ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.478      ;
+-------+-----------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg1 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg2 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg3 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg4 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg5 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg6 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_address_reg7 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg10 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg11 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg12 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg13 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_datain_reg9  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a18~porta_we_reg       ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a23~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a24~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a25~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a26~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a27~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a28~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a29~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a30~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a31~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a5~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a6~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a7~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a8~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a9~porta_memory_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg2   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6   ;
; 24.077 ; 26.000       ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7   ;
; 25.000 ; 26.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:0:dffi|q                                              ;
; 25.000 ; 26.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; IO_Register:IO_REG|dff_for_reg:\Array_Of_DFF:10:dffi|q                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; sevseg_sel ; clock      ; -0.142 ; -0.142 ; Rise       ; clock           ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sevseg_sel ; clock      ; 0.351 ; 0.351 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 4.963 ; 4.963 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 4.750 ; 4.750 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 4.855 ; 4.855 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 4.963 ; 4.963 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 4.850 ; 4.850 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 4.946 ; 4.946 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 4.609 ; 4.609 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 4.838 ; 4.838 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 4.607 ; 4.607 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 4.374 ; 4.374 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 4.441 ; 4.441 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 4.705 ; 4.705 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 4.596 ; 4.596 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 4.838 ; 4.838 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 4.733 ; 4.733 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 4.554 ; 4.554 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 4.485 ; 4.485 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 4.701 ; 4.701 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 4.714 ; 4.714 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 4.733 ; 4.733 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 4.708 ; 4.708 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 4.857 ; 4.857 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 4.700 ; 4.700 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 4.857 ; 4.857 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 4.800 ; 4.800 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 4.268 ; 4.268 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 4.363 ; 4.363 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 4.505 ; 4.505 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 4.835 ; 4.835 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 4.284 ; 4.284 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 4.382 ; 4.382 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 4.425 ; 4.425 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 4.639 ; 4.639 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 4.524 ; 4.524 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 4.613 ; 4.613 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 4.284 ; 4.284 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 4.527 ; 4.527 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 4.366 ; 4.366 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 4.629 ; 4.629 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 4.762 ; 4.762 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 4.351 ; 4.351 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 4.429 ; 4.429 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 4.431 ; 4.431 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 4.351 ; 4.351 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 4.576 ; 4.576 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 4.584 ; 4.584 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 4.150 ; 4.150 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 4.736 ; 4.736 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 4.150 ; 4.150 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 4.245 ; 4.245 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 4.717 ; 4.717 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 7.324 ; 0.527 ; N/A      ; N/A     ; 23.500              ;
;  clock           ; 7.324 ; 0.527 ; N/A      ; N/A     ; 23.500              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sevseg_sel ; clock      ; 0.560 ; 0.560 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; sevseg_sel ; clock      ; 0.351 ; 0.351 ; Rise       ; clock           ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 9.044 ; 9.044 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 8.585 ; 8.585 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 8.636 ; 8.636 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 8.812 ; 8.812 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 9.044 ; 9.044 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 8.820 ; 8.820 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 9.005 ; 9.005 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 8.236 ; 8.236 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 8.705 ; 8.705 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 8.284 ; 8.284 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 7.755 ; 7.755 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 7.903 ; 7.903 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 8.531 ; 8.531 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 8.218 ; 8.218 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 8.705 ; 8.705 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 8.462 ; 8.462 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 8.572 ; 8.572 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 8.219 ; 8.219 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 8.222 ; 8.222 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 7.973 ; 7.973 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 8.493 ; 8.493 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 8.542 ; 8.542 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 8.572 ; 8.572 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 8.523 ; 8.523 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 8.784 ; 8.784 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 8.488 ; 8.488 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 8.655 ; 8.655 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 8.487 ; 8.487 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 7.479 ; 7.479 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 7.717 ; 7.717 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 8.004 ; 8.004 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 8.784 ; 8.784 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; seven_seg0[*]  ; clock      ; 4.284 ; 4.284 ; Rise       ; clock           ;
;  seven_seg0[0] ; clock      ; 4.382 ; 4.382 ; Rise       ; clock           ;
;  seven_seg0[1] ; clock      ; 4.425 ; 4.425 ; Rise       ; clock           ;
;  seven_seg0[2] ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  seven_seg0[3] ; clock      ; 4.639 ; 4.639 ; Rise       ; clock           ;
;  seven_seg0[4] ; clock      ; 4.524 ; 4.524 ; Rise       ; clock           ;
;  seven_seg0[5] ; clock      ; 4.613 ; 4.613 ; Rise       ; clock           ;
;  seven_seg0[6] ; clock      ; 4.284 ; 4.284 ; Rise       ; clock           ;
; seven_seg1[*]  ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  seven_seg1[0] ; clock      ; 4.527 ; 4.527 ; Rise       ; clock           ;
;  seven_seg1[1] ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  seven_seg1[2] ; clock      ; 4.366 ; 4.366 ; Rise       ; clock           ;
;  seven_seg1[3] ; clock      ; 4.629 ; 4.629 ; Rise       ; clock           ;
;  seven_seg1[4] ; clock      ; 4.513 ; 4.513 ; Rise       ; clock           ;
;  seven_seg1[5] ; clock      ; 4.762 ; 4.762 ; Rise       ; clock           ;
;  seven_seg1[6] ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
; seven_seg2[*]  ; clock      ; 4.351 ; 4.351 ; Rise       ; clock           ;
;  seven_seg2[0] ; clock      ; 4.429 ; 4.429 ; Rise       ; clock           ;
;  seven_seg2[1] ; clock      ; 4.431 ; 4.431 ; Rise       ; clock           ;
;  seven_seg2[2] ; clock      ; 4.351 ; 4.351 ; Rise       ; clock           ;
;  seven_seg2[3] ; clock      ; 4.576 ; 4.576 ; Rise       ; clock           ;
;  seven_seg2[4] ; clock      ; 4.584 ; 4.584 ; Rise       ; clock           ;
;  seven_seg2[5] ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  seven_seg2[6] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
; seven_seg3[*]  ; clock      ; 4.150 ; 4.150 ; Rise       ; clock           ;
;  seven_seg3[0] ; clock      ; 4.582 ; 4.582 ; Rise       ; clock           ;
;  seven_seg3[1] ; clock      ; 4.736 ; 4.736 ; Rise       ; clock           ;
;  seven_seg3[2] ; clock      ; 4.677 ; 4.677 ; Rise       ; clock           ;
;  seven_seg3[3] ; clock      ; 4.150 ; 4.150 ; Rise       ; clock           ;
;  seven_seg3[4] ; clock      ; 4.245 ; 4.245 ; Rise       ; clock           ;
;  seven_seg3[5] ; clock      ; 4.387 ; 4.387 ; Rise       ; clock           ;
;  seven_seg3[6] ; clock      ; 4.717 ; 4.717 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 22467306 ; 8928     ; 96912    ; 32       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 22467306 ; 8928     ; 96912    ; 32       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu May 17 13:26:16 2018
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'MIPS.out.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.324         0.000 clock 
Info (332146): Worst-case hold slack is 1.207
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.207         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 23.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    23.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 19.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.205         0.000 clock 
Info (332146): Worst-case hold slack is 0.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.527         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 23.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    23.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Thu May 17 13:26:38 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:23


