

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:33:41 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Col_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17329|  17329|  17329|  17329|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  17328|  17328|      2888|          -|          -|     6|    no    |
        | + Row_Loop           |   2886|   2886|       222|          -|          -|    13|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |  ++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 8 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 12 
9 --> 10 8 
10 --> 11 
11 --> 9 
12 --> 13 16 
13 --> 14 12 
14 --> 15 
15 --> 13 
16 --> 17 20 
17 --> 18 16 
18 --> 19 
19 --> 17 
20 --> 21 24 
21 --> 22 20 
22 --> 23 
23 --> 21 
24 --> 25 28 
25 --> 26 24 
26 --> 27 
27 --> 25 
28 --> 29 32 
29 --> 30 28 
30 --> 31 
31 --> 29 
32 --> 33 36 
33 --> 34 32 
34 --> 35 
35 --> 33 
36 --> 37 40 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 44 
41 --> 42 40 
42 --> 43 
43 --> 41 
44 --> 45 48 
45 --> 46 44 
46 --> 47 
47 --> 45 
48 --> 49 52 
49 --> 50 48 
50 --> 51 
51 --> 49 
52 --> 53 3 
53 --> 54 52 
54 --> 55 
55 --> 53 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 60 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 61 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 63 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %29, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 66 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 67 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i10" [maxpool/max_pool.cpp:13]   --->   Operation 68 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 69 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 70 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Col_Loop_end ]"   --->   Operation 71 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Col_Loop_end ]" [maxpool/max_pool.cpp:13]   --->   Operation 72 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln13 = add i10 %phi_mul, 78" [maxpool/max_pool.cpp:13]   --->   Operation 73 'add' 'add_ln13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 74 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 76 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Col_Loop_begin" [maxpool/max_pool.cpp:13]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln36 = add i10 %phi_mul, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 80 'add' 'add_ln36' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i10 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 81 'zext' 'zext_ln36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 82 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i10 %phi_mul, 6" [maxpool/max_pool.cpp:36]   --->   Operation 83 'add' 'add_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i10 %add_ln36_1, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 84 'add' 'add_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i10 %add_ln36_2 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 85 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 86 'getelementptr' 'max_pool_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i10 %phi_mul, 12" [maxpool/max_pool.cpp:36]   --->   Operation 87 'add' 'add_ln36_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i10 %add_ln36_3, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 88 'add' 'add_ln36_4' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %add_ln36_4 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 89 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 90 'getelementptr' 'max_pool_out_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_5 = add i10 %phi_mul, 18" [maxpool/max_pool.cpp:36]   --->   Operation 91 'add' 'add_ln36_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_6 = add i10 %add_ln36_5, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 92 'add' 'add_ln36_6' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %add_ln36_6 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 93 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 94 'getelementptr' 'max_pool_out_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_7 = add i10 %phi_mul, 24" [maxpool/max_pool.cpp:36]   --->   Operation 95 'add' 'add_ln36_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_8 = add i10 %add_ln36_7, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 96 'add' 'add_ln36_8' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i10 %add_ln36_8 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 97 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_4" [maxpool/max_pool.cpp:36]   --->   Operation 98 'getelementptr' 'max_pool_out_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_9 = add i10 %phi_mul, 30" [maxpool/max_pool.cpp:36]   --->   Operation 99 'add' 'add_ln36_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_10 = add i10 %add_ln36_9, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 100 'add' 'add_ln36_10' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i10 %add_ln36_10 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 101 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 102 'getelementptr' 'max_pool_out_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_11 = add i10 %phi_mul, 36" [maxpool/max_pool.cpp:36]   --->   Operation 103 'add' 'add_ln36_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_12 = add i10 %add_ln36_11, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 104 'add' 'add_ln36_12' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i10 %add_ln36_12 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 105 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%max_pool_out_addr_6 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_6" [maxpool/max_pool.cpp:36]   --->   Operation 106 'getelementptr' 'max_pool_out_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_13 = add i10 %phi_mul, 42" [maxpool/max_pool.cpp:36]   --->   Operation 107 'add' 'add_ln36_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_14 = add i10 %add_ln36_13, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 108 'add' 'add_ln36_14' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i10 %add_ln36_14 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 109 'zext' 'zext_ln36_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%max_pool_out_addr_7 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 110 'getelementptr' 'max_pool_out_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_15 = add i10 %phi_mul, 48" [maxpool/max_pool.cpp:36]   --->   Operation 111 'add' 'add_ln36_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_16 = add i10 %add_ln36_15, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 112 'add' 'add_ln36_16' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i10 %add_ln36_16 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 113 'zext' 'zext_ln36_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%max_pool_out_addr_8 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_8" [maxpool/max_pool.cpp:36]   --->   Operation 114 'getelementptr' 'max_pool_out_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_17 = add i10 %phi_mul, 54" [maxpool/max_pool.cpp:36]   --->   Operation 115 'add' 'add_ln36_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_18 = add i10 %add_ln36_17, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 116 'add' 'add_ln36_18' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i10 %add_ln36_18 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%max_pool_out_addr_9 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 118 'getelementptr' 'max_pool_out_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_19 = add i10 %phi_mul, 60" [maxpool/max_pool.cpp:36]   --->   Operation 119 'add' 'add_ln36_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_20 = add i10 %add_ln36_19, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 120 'add' 'add_ln36_20' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i10 %add_ln36_20 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 121 'zext' 'zext_ln36_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%max_pool_out_addr_10 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_10" [maxpool/max_pool.cpp:36]   --->   Operation 122 'getelementptr' 'max_pool_out_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_21 = add i10 %phi_mul, 66" [maxpool/max_pool.cpp:36]   --->   Operation 123 'add' 'add_ln36_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_22 = add i10 %add_ln36_21, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 124 'add' 'add_ln36_22' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i10 %add_ln36_22 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 125 'zext' 'zext_ln36_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%max_pool_out_addr_11 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 126 'getelementptr' 'max_pool_out_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_23 = add i10 %phi_mul, 72" [maxpool/max_pool.cpp:36]   --->   Operation 127 'add' 'add_ln36_23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_24 = add i10 %add_ln36_23, %zext_ln13_1" [maxpool/max_pool.cpp:36]   --->   Operation 128 'add' 'add_ln36_24' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i10 %add_ln36_24 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 129 'zext' 'zext_ln36_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%max_pool_out_addr_12 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_12" [maxpool/max_pool.cpp:36]   --->   Operation 130 'getelementptr' 'max_pool_out_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 131 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.76ns)   --->   "br label %3" [maxpool/max_pool.cpp:20]   --->   Operation 132 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 133 'specregionend' 'empty_57' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 134 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%max_0_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_1_0, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 135 'phi' 'max_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%mpr_0_0 = phi i2 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Row_Loop_end ]" [maxpool/max_pool.cpp:20]   --->   Operation 136 'phi' 'mpr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0_0 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 137 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0_0, -2" [maxpool/max_pool.cpp:20]   --->   Operation 138 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.56ns)   --->   "%add_ln20 = add i2 %mpr_0_0, 1" [maxpool/max_pool.cpp:20]   --->   Operation 140 'add' 'add_ln20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop, label %Pool_Row_Loop_begin" [maxpool/max_pool.cpp:20]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 142 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 143 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln20, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 144 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %add_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 145 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 146 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.76ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 147 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_4 : Operation 148 [1/1] (3.25ns)   --->   "store float %max_0_0, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 148 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_s) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 149 'specregionend' 'empty_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 150 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.76ns)   --->   "br label %5" [maxpool/max_pool.cpp:20]   --->   Operation 151 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.80>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%max_1_0 = phi float [ %max_0_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge.0 ]" [maxpool/max_pool.cpp:29]   --->   Operation 152 'phi' 'max_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%mpc_0_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %add_ln23, %._crit_edge.0 ]" [maxpool/max_pool.cpp:23]   --->   Operation 153 'phi' 'mpc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0_0, -2" [maxpool/max_pool.cpp:23]   --->   Operation 154 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 155 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (1.56ns)   --->   "%add_ln23 = add i2 %mpc_0_0, 1" [maxpool/max_pool.cpp:23]   --->   Operation 156 'add' 'add_ln23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge.0" [maxpool/max_pool.cpp:23]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i2 %mpc_0_0 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 158 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 159 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 160 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_65 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 161 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp_65 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 162 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 163 'sub' 'sub_ln29' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %sub_ln29, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 164 'add' 'add_ln29_1' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 165 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 166 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 167 'load' 'conv_out_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 168 'specregionend' 'empty_7' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "br label %3" [maxpool/max_pool.cpp:20]   --->   Operation 169 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 170 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 170 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 171 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.10>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 173 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 174 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 175 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %max_1_0 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 176 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 177 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 178 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 179 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 180 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 181 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 182 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 183 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 184 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_1)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 185 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load, %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 186 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_1 = and i1 %and_ln29, %tmp_7" [maxpool/max_pool.cpp:29]   --->   Operation 187 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_1, float %conv_out_load, float %max_1_0" [maxpool/max_pool.cpp:29]   --->   Operation 188 'select' 'select_ln29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "br label %4" [maxpool/max_pool.cpp:23]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.56>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%max_0_1 = phi float [ 0x3810000000000000, %Col_Loop ], [ %max_1_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 190 'phi' 'max_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%mpr_0_1 = phi i2 [ 0, %Col_Loop ], [ %add_ln20_1, %Pool_Row_Loop_end1 ]" [maxpool/max_pool.cpp:20]   --->   Operation 191 'phi' 'mpr_0_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i2 %mpr_0_1 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 192 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr_0_1, -2" [maxpool/max_pool.cpp:20]   --->   Operation 193 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 194 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (1.56ns)   --->   "%add_ln20_1 = add i2 %mpr_0_1, 1" [maxpool/max_pool.cpp:20]   --->   Operation 195 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %Col_Loop1, label %Pool_Row_Loop_begin1" [maxpool/max_pool.cpp:20]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 197 'specloopname' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 198 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln20_1, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 199 'add' 'add_ln26_1' <Predicate = (!icmp_ln20_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %add_ln26_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 200 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i10 %zext_ln29_1, 26" [maxpool/max_pool.cpp:29]   --->   Operation 201 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln20_1)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (1.76ns)   --->   "br label %6" [maxpool/max_pool.cpp:23]   --->   Operation 202 'br' <Predicate = (!icmp_ln20_1)> <Delay = 1.76>
ST_8 : Operation 203 [1/1] (3.25ns)   --->   "store float %max_0_1, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 203 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 204 'specregionend' 'empty_9' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 205 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (1.76ns)   --->   "br label %7" [maxpool/max_pool.cpp:20]   --->   Operation 206 'br' <Predicate = (icmp_ln20_1)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 8.80>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%max_1_1 = phi float [ %max_0_1, %Pool_Row_Loop_begin1 ], [ %select_ln29_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:29]   --->   Operation 207 'phi' 'max_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%mpc_0_1 = phi i2 [ 0, %Pool_Row_Loop_begin1 ], [ %add_ln23_1, %._crit_edge.1 ]" [maxpool/max_pool.cpp:23]   --->   Operation 208 'phi' 'mpc_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.95ns)   --->   "%icmp_ln23_1 = icmp eq i2 %mpc_0_1, -2" [maxpool/max_pool.cpp:23]   --->   Operation 209 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 210 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (1.56ns)   --->   "%add_ln23_1 = add i2 %mpc_0_1, 1" [maxpool/max_pool.cpp:23]   --->   Operation 211 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_1, label %Pool_Row_Loop_end1, label %._crit_edge.1" [maxpool/max_pool.cpp:23]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%xor_ln27 = xor i2 %mpc_0_1, -2" [maxpool/max_pool.cpp:27]   --->   Operation 213 'xor' 'xor_ln27' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_2)   --->   "%zext_ln29_6 = zext i2 %xor_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 214 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_2 = add i10 %mul_ln29_1, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 215 'add' 'add_ln29_2' <Predicate = (!icmp_ln23_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_2, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 216 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_66 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_2, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 217 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i11 %tmp_66 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 218 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl2_cast, %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 219 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i13 %sub_ln29_1, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 220 'add' 'add_ln29_3' <Predicate = (!icmp_ln23_1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %add_ln29_3 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 221 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 222 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 223 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 223 'load' 'conv_out_load_1' <Predicate = (!icmp_ln23_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_4) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 224 'specregionend' 'empty_11' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "br label %5" [maxpool/max_pool.cpp:20]   --->   Operation 225 'br' <Predicate = (icmp_ln23_1)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 8.68>
ST_10 : Operation 226 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 226 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 227 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 7.10>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 228 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 229 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 230 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 231 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %max_1_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 232 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 233 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 234 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 235 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 236 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 237 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_11, -1" [maxpool/max_pool.cpp:29]   --->   Operation 238 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 239 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 240 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_3)   --->   "%and_ln29_2 = and i1 %or_ln29_2, %or_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 241 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_1, %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 242 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_3 = and i1 %and_ln29_2, %tmp_12" [maxpool/max_pool.cpp:29]   --->   Operation 243 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_3, float %conv_out_load_1, float %max_1_1" [maxpool/max_pool.cpp:29]   --->   Operation 244 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "br label %6" [maxpool/max_pool.cpp:23]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.56>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%max_0_2 = phi float [ 0x3810000000000000, %Col_Loop1 ], [ %max_1_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 246 'phi' 'max_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%mpr_0_2 = phi i2 [ 0, %Col_Loop1 ], [ %add_ln20_2, %Pool_Row_Loop_end2 ]" [maxpool/max_pool.cpp:20]   --->   Operation 247 'phi' 'mpr_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i2 %mpr_0_2 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 248 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln20_2 = icmp eq i2 %mpr_0_2, -2" [maxpool/max_pool.cpp:20]   --->   Operation 249 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 250 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.56ns)   --->   "%add_ln20_2 = add i2 %mpr_0_2, 1" [maxpool/max_pool.cpp:20]   --->   Operation 251 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_2, label %Col_Loop2, label %Pool_Row_Loop_begin2" [maxpool/max_pool.cpp:20]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 253 'specloopname' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 254 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln20_2, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 255 'add' 'add_ln26_2' <Predicate = (!icmp_ln20_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i5 %add_ln26_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 256 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln20_2)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (3.78ns)   --->   "%mul_ln29_2 = mul i10 %zext_ln29_5, 26" [maxpool/max_pool.cpp:29]   --->   Operation 257 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln20_2)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (1.76ns)   --->   "br label %8" [maxpool/max_pool.cpp:23]   --->   Operation 258 'br' <Predicate = (!icmp_ln20_2)> <Delay = 1.76>
ST_12 : Operation 259 [1/1] (3.25ns)   --->   "store float %max_0_2, float* %max_pool_out_addr_2, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 259 'store' <Predicate = (icmp_ln20_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_3) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 260 'specregionend' 'empty_13' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 261 'specregionbegin' 'tmp_8' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (1.76ns)   --->   "br label %9" [maxpool/max_pool.cpp:20]   --->   Operation 262 'br' <Predicate = (icmp_ln20_2)> <Delay = 1.76>

State 13 <SV = 6> <Delay = 8.80>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%max_1_2 = phi float [ %max_0_2, %Pool_Row_Loop_begin2 ], [ %select_ln29_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:29]   --->   Operation 263 'phi' 'max_1_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%mpc_0_2 = phi i2 [ 0, %Pool_Row_Loop_begin2 ], [ %add_ln23_2, %._crit_edge.2 ]" [maxpool/max_pool.cpp:23]   --->   Operation 264 'phi' 'mpc_0_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.95ns)   --->   "%icmp_ln23_2 = icmp eq i2 %mpc_0_2, -2" [maxpool/max_pool.cpp:23]   --->   Operation 265 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 266 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (1.56ns)   --->   "%add_ln23_2 = add i2 %mpc_0_2, 1" [maxpool/max_pool.cpp:23]   --->   Operation 267 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_2, label %Pool_Row_Loop_end2, label %._crit_edge.2" [maxpool/max_pool.cpp:23]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpc_0_2)" [maxpool/max_pool.cpp:27]   --->   Operation 269 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i3 %or_ln to i10" [maxpool/max_pool.cpp:29]   --->   Operation 270 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (1.73ns)   --->   "%add_ln29_4 = add i10 %mul_ln29_2, %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 271 'add' 'add_ln29_4' <Predicate = (!icmp_ln23_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_4, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 272 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_4, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 273 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i11 %tmp_67 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 274 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl4_cast, %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 275 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 276 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 %sub_ln29_2, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 276 'add' 'add_ln29_5' <Predicate = (!icmp_ln23_2)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 277 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 278 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 279 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 279 'load' 'conv_out_load_2' <Predicate = (!icmp_ln23_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_9) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 280 'specregionend' 'empty_15' <Predicate = (icmp_ln23_2)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "br label %7" [maxpool/max_pool.cpp:20]   --->   Operation 281 'br' <Predicate = (icmp_ln23_2)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 8.68>
ST_14 : Operation 282 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 282 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 283 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 283 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 7.10>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 284 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 285 'bitcast' 'bitcast_ln29_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 286 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 287 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %max_1_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 288 'bitcast' 'bitcast_ln29_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 289 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 290 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 291 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 292 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 293 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_16, -1" [maxpool/max_pool.cpp:29]   --->   Operation 294 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 295 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 296 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_5)   --->   "%and_ln29_4 = and i1 %or_ln29_4, %or_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 297 'and' 'and_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %conv_out_load_2, %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 298 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_5 = and i1 %and_ln29_4, %tmp_17" [maxpool/max_pool.cpp:29]   --->   Operation 299 'and' 'and_ln29_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_5, float %conv_out_load_2, float %max_1_2" [maxpool/max_pool.cpp:29]   --->   Operation 300 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "br label %8" [maxpool/max_pool.cpp:23]   --->   Operation 301 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 5.56>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%max_0_3 = phi float [ 0x3810000000000000, %Col_Loop2 ], [ %max_1_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 302 'phi' 'max_0_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%mpr_0_3 = phi i2 [ 0, %Col_Loop2 ], [ %add_ln20_3, %Pool_Row_Loop_end3 ]" [maxpool/max_pool.cpp:20]   --->   Operation 303 'phi' 'mpr_0_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i2 %mpr_0_3 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 304 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.95ns)   --->   "%icmp_ln20_3 = icmp eq i2 %mpr_0_3, -2" [maxpool/max_pool.cpp:20]   --->   Operation 305 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 306 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (1.56ns)   --->   "%add_ln20_3 = add i2 %mpr_0_3, 1" [maxpool/max_pool.cpp:20]   --->   Operation 307 'add' 'add_ln20_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_3, label %Col_Loop3, label %Pool_Row_Loop_begin3" [maxpool/max_pool.cpp:20]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 309 'specloopname' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 310 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln20_3, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 311 'add' 'add_ln26_3' <Predicate = (!icmp_ln20_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i5 %add_ln26_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 312 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (3.78ns)   --->   "%mul_ln29_3 = mul i10 %zext_ln29_9, 26" [maxpool/max_pool.cpp:29]   --->   Operation 313 'mul' 'mul_ln29_3' <Predicate = (!icmp_ln20_3)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (1.76ns)   --->   "br label %10" [maxpool/max_pool.cpp:23]   --->   Operation 314 'br' <Predicate = (!icmp_ln20_3)> <Delay = 1.76>
ST_16 : Operation 315 [1/1] (3.25ns)   --->   "store float %max_0_3, float* %max_pool_out_addr_3, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 315 'store' <Predicate = (icmp_ln20_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_8) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 316 'specregionend' 'empty_17' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 317 'specregionbegin' 'tmp_13' <Predicate = (icmp_ln20_3)> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (1.76ns)   --->   "br label %11" [maxpool/max_pool.cpp:20]   --->   Operation 318 'br' <Predicate = (icmp_ln20_3)> <Delay = 1.76>

State 17 <SV = 7> <Delay = 8.80>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%max_1_3 = phi float [ %max_0_3, %Pool_Row_Loop_begin3 ], [ %select_ln29_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:29]   --->   Operation 319 'phi' 'max_1_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%mpc_0_3 = phi i2 [ 0, %Pool_Row_Loop_begin3 ], [ %add_ln23_3, %._crit_edge.3 ]" [maxpool/max_pool.cpp:23]   --->   Operation 320 'phi' 'mpc_0_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (0.95ns)   --->   "%icmp_ln23_3 = icmp eq i2 %mpc_0_3, -2" [maxpool/max_pool.cpp:23]   --->   Operation 321 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 322 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (1.56ns)   --->   "%add_ln23_3 = add i2 %mpc_0_3, 1" [maxpool/max_pool.cpp:23]   --->   Operation 323 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_3, label %Pool_Row_Loop_end3, label %._crit_edge.3" [maxpool/max_pool.cpp:23]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_6)   --->   "%xor_ln27_1 = xor i2 %mpc_0_3, -2" [maxpool/max_pool.cpp:27]   --->   Operation 325 'xor' 'xor_ln27_1' <Predicate = (!icmp_ln23_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_6)   --->   "%sext_ln27 = sext i2 %xor_ln27_1 to i3" [maxpool/max_pool.cpp:27]   --->   Operation 326 'sext' 'sext_ln27' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_6)   --->   "%zext_ln29_14 = zext i3 %sext_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 327 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_6 = add i10 %mul_ln29_3, %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 328 'add' 'add_ln29_6' <Predicate = (!icmp_ln23_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_6, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 329 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_68 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_6, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 330 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i11 %tmp_68 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 331 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl6_cast, %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 332 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 333 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 %sub_ln29_3, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 333 'add' 'add_ln29_7' <Predicate = (!icmp_ln23_3)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 334 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 335 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 336 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 336 'load' 'conv_out_load_3' <Predicate = (!icmp_ln23_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_14) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 337 'specregionend' 'empty_19' <Predicate = (icmp_ln23_3)> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "br label %9" [maxpool/max_pool.cpp:20]   --->   Operation 338 'br' <Predicate = (icmp_ln23_3)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 8.68>
ST_18 : Operation 339 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 339 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 340 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 340 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 7.10>
ST_19 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 341 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 342 'bitcast' 'bitcast_ln29_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 343 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 344 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %max_1_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 345 'bitcast' 'bitcast_ln29_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 346 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 347 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 348 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 349 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 350 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 351 'icmp' 'icmp_ln29_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 352 'icmp' 'icmp_ln29_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 353 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%and_ln29_6 = and i1 %or_ln29_6, %or_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 354 'and' 'and_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_3, %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 355 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %and_ln29_6, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 356 'and' 'and_ln29_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_7, float %conv_out_load_3, float %max_1_3" [maxpool/max_pool.cpp:29]   --->   Operation 357 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "br label %10" [maxpool/max_pool.cpp:23]   --->   Operation 358 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 5.56>
ST_20 : Operation 359 [1/1] (0.00ns)   --->   "%max_0_4 = phi float [ 0x3810000000000000, %Col_Loop3 ], [ %max_1_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 359 'phi' 'max_0_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 360 [1/1] (0.00ns)   --->   "%mpr_0_4 = phi i2 [ 0, %Col_Loop3 ], [ %add_ln20_4, %Pool_Row_Loop_end4 ]" [maxpool/max_pool.cpp:20]   --->   Operation 360 'phi' 'mpr_0_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i2 %mpr_0_4 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 361 'zext' 'zext_ln20_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 362 [1/1] (0.95ns)   --->   "%icmp_ln20_4 = icmp eq i2 %mpr_0_4, -2" [maxpool/max_pool.cpp:20]   --->   Operation 362 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 363 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 363 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 364 [1/1] (1.56ns)   --->   "%add_ln20_4 = add i2 %mpr_0_4, 1" [maxpool/max_pool.cpp:20]   --->   Operation 364 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_4, label %Col_Loop4, label %Pool_Row_Loop_begin4" [maxpool/max_pool.cpp:20]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 366 'specloopname' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 367 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_20 : Operation 368 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln20_4, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 368 'add' 'add_ln26_4' <Predicate = (!icmp_ln20_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i5 %add_ln26_4 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 369 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln20_4)> <Delay = 0.00>
ST_20 : Operation 370 [1/1] (3.78ns)   --->   "%mul_ln29_4 = mul i10 %zext_ln29_13, 26" [maxpool/max_pool.cpp:29]   --->   Operation 370 'mul' 'mul_ln29_4' <Predicate = (!icmp_ln20_4)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (1.76ns)   --->   "br label %12" [maxpool/max_pool.cpp:23]   --->   Operation 371 'br' <Predicate = (!icmp_ln20_4)> <Delay = 1.76>
ST_20 : Operation 372 [1/1] (3.25ns)   --->   "store float %max_0_4, float* %max_pool_out_addr_4, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 372 'store' <Predicate = (icmp_ln20_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_13) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 373 'specregionend' 'empty_21' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 374 'specregionbegin' 'tmp_18' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (1.76ns)   --->   "br label %13" [maxpool/max_pool.cpp:20]   --->   Operation 375 'br' <Predicate = (icmp_ln20_4)> <Delay = 1.76>

State 21 <SV = 8> <Delay = 8.80>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%max_1_4 = phi float [ %max_0_4, %Pool_Row_Loop_begin4 ], [ %select_ln29_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:29]   --->   Operation 376 'phi' 'max_1_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%mpc_0_4 = phi i2 [ 0, %Pool_Row_Loop_begin4 ], [ %add_ln23_4, %._crit_edge.4 ]" [maxpool/max_pool.cpp:23]   --->   Operation 377 'phi' 'mpc_0_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.95ns)   --->   "%icmp_ln23_4 = icmp eq i2 %mpc_0_4, -2" [maxpool/max_pool.cpp:23]   --->   Operation 378 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 379 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (1.56ns)   --->   "%add_ln23_4 = add i2 %mpc_0_4, 1" [maxpool/max_pool.cpp:23]   --->   Operation 380 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_4, label %Pool_Row_Loop_end4, label %._crit_edge.4" [maxpool/max_pool.cpp:23]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%or_ln27_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpc_0_4)" [maxpool/max_pool.cpp:27]   --->   Operation 382 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i4 %or_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 383 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (1.73ns)   --->   "%add_ln29_8 = add i10 %mul_ln29_4, %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 384 'add' 'add_ln29_8' <Predicate = (!icmp_ln23_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_8, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 385 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_69 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_8, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 386 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i11 %tmp_69 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 387 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i13 %p_shl8_cast, %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 388 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 389 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_9 = add i13 %sub_ln29_4, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 389 'add' 'add_ln29_9' <Predicate = (!icmp_ln23_4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i13 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 390 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 391 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 392 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 392 'load' 'conv_out_load_4' <Predicate = (!icmp_ln23_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_19) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 393 'specregionend' 'empty_23' <Predicate = (icmp_ln23_4)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "br label %11" [maxpool/max_pool.cpp:20]   --->   Operation 394 'br' <Predicate = (icmp_ln23_4)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 8.68>
ST_22 : Operation 395 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 395 'load' 'conv_out_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 396 [2/2] (5.43ns)   --->   "%tmp_40 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 396 'fcmp' 'tmp_40' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.10>
ST_23 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 397 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 398 'bitcast' 'bitcast_ln29_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 399 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 400 'trunc' 'trunc_ln29_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %max_1_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 401 'bitcast' 'bitcast_ln29_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 402 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 403 'trunc' 'trunc_ln29_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_38, -1" [maxpool/max_pool.cpp:29]   --->   Operation 404 'icmp' 'icmp_ln29_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 405 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 405 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 406 'or' 'or_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 407 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 407 'icmp' 'icmp_ln29_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 408 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 408 'icmp' 'icmp_ln29_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 409 'or' 'or_ln29_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 410 'and' 'and_ln29_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 411 [1/2] (5.43ns)   --->   "%tmp_40 = fcmp ogt float %conv_out_load_4, %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 411 'fcmp' 'tmp_40' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_40" [maxpool/max_pool.cpp:29]   --->   Operation 412 'and' 'and_ln29_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 413 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_9, float %conv_out_load_4, float %max_1_4" [maxpool/max_pool.cpp:29]   --->   Operation 413 'select' 'select_ln29_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "br label %12" [maxpool/max_pool.cpp:23]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 5.56>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%max_0_5 = phi float [ 0x3810000000000000, %Col_Loop4 ], [ %max_1_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 415 'phi' 'max_0_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%mpr_0_5 = phi i2 [ 0, %Col_Loop4 ], [ %add_ln20_5, %Pool_Row_Loop_end5 ]" [maxpool/max_pool.cpp:20]   --->   Operation 416 'phi' 'mpr_0_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i2 %mpr_0_5 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 417 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.95ns)   --->   "%icmp_ln20_5 = icmp eq i2 %mpr_0_5, -2" [maxpool/max_pool.cpp:20]   --->   Operation 418 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 419 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (1.56ns)   --->   "%add_ln20_5 = add i2 %mpr_0_5, 1" [maxpool/max_pool.cpp:20]   --->   Operation 420 'add' 'add_ln20_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_5, label %Col_Loop5, label %Pool_Row_Loop_begin5" [maxpool/max_pool.cpp:20]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 422 'specloopname' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 423 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln20_5, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 424 'add' 'add_ln26_5' <Predicate = (!icmp_ln20_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i5 %add_ln26_5 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 425 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln20_5)> <Delay = 0.00>
ST_24 : Operation 426 [1/1] (3.78ns)   --->   "%mul_ln29_5 = mul i10 %zext_ln29_17, 26" [maxpool/max_pool.cpp:29]   --->   Operation 426 'mul' 'mul_ln29_5' <Predicate = (!icmp_ln20_5)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 427 [1/1] (1.76ns)   --->   "br label %14" [maxpool/max_pool.cpp:23]   --->   Operation 427 'br' <Predicate = (!icmp_ln20_5)> <Delay = 1.76>
ST_24 : Operation 428 [1/1] (3.25ns)   --->   "store float %max_0_5, float* %max_pool_out_addr_5, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 428 'store' <Predicate = (icmp_ln20_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 429 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_18) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 429 'specregionend' 'empty_25' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_24 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 430 'specregionbegin' 'tmp_23' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_24 : Operation 431 [1/1] (1.76ns)   --->   "br label %15" [maxpool/max_pool.cpp:20]   --->   Operation 431 'br' <Predicate = (icmp_ln20_5)> <Delay = 1.76>

State 25 <SV = 9> <Delay = 10.5>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%max_1_5 = phi float [ %max_0_5, %Pool_Row_Loop_begin5 ], [ %select_ln29_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:29]   --->   Operation 432 'phi' 'max_1_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (0.00ns)   --->   "%mpc_0_5 = phi i2 [ 0, %Pool_Row_Loop_begin5 ], [ %add_ln23_5, %._crit_edge.5 ]" [maxpool/max_pool.cpp:23]   --->   Operation 433 'phi' 'mpc_0_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0_5 to i4" [maxpool/max_pool.cpp:23]   --->   Operation 434 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 435 [1/1] (0.95ns)   --->   "%icmp_ln23_5 = icmp eq i2 %mpc_0_5, -2" [maxpool/max_pool.cpp:23]   --->   Operation 435 'icmp' 'icmp_ln23_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 436 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 436 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 437 [1/1] (1.56ns)   --->   "%add_ln23_5 = add i2 %mpc_0_5, 1" [maxpool/max_pool.cpp:23]   --->   Operation 437 'add' 'add_ln23_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_5, label %Pool_Row_Loop_end5, label %._crit_edge.5" [maxpool/max_pool.cpp:23]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 439 [1/1] (1.73ns)   --->   "%add_ln27 = add i4 -6, %zext_ln23" [maxpool/max_pool.cpp:27]   --->   Operation 439 'add' 'add_ln27' <Predicate = (!icmp_ln23_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i4 %add_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 440 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 441 [1/1] (1.73ns)   --->   "%add_ln29_10 = add i10 %mul_ln29_5, %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 441 'add' 'add_ln29_10' <Predicate = (!icmp_ln23_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 442 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_10, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 442 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_10, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 443 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i11 %tmp_70 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 444 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_5 = sub i13 %p_shl10_cast, %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 445 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 446 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_11 = add i13 %sub_ln29_5, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 446 'add' 'add_ln29_11' <Predicate = (!icmp_ln23_5)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i13 %add_ln29_11 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 447 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 448 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 448 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 449 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 449 'load' 'conv_out_load_5' <Predicate = (!icmp_ln23_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 450 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_24) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 450 'specregionend' 'empty_27' <Predicate = (icmp_ln23_5)> <Delay = 0.00>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "br label %13" [maxpool/max_pool.cpp:20]   --->   Operation 451 'br' <Predicate = (icmp_ln23_5)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 8.68>
ST_26 : Operation 452 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 452 'load' 'conv_out_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 453 [2/2] (5.43ns)   --->   "%tmp_43 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 453 'fcmp' 'tmp_43' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 7.10>
ST_27 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 454 'specloopname' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 455 'bitcast' 'bitcast_ln29_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 456 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 457 'trunc' 'trunc_ln29_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %max_1_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 458 'bitcast' 'bitcast_ln29_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 459 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 460 'trunc' 'trunc_ln29_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 461 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_41, -1" [maxpool/max_pool.cpp:29]   --->   Operation 461 'icmp' 'icmp_ln29_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 462 'icmp' 'icmp_ln29_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 463 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 464 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_42, -1" [maxpool/max_pool.cpp:29]   --->   Operation 464 'icmp' 'icmp_ln29_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 465 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 465 'icmp' 'icmp_ln29_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 466 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 467 'and' 'and_ln29_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 468 [1/2] (5.43ns)   --->   "%tmp_43 = fcmp ogt float %conv_out_load_5, %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 468 'fcmp' 'tmp_43' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 469 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_43" [maxpool/max_pool.cpp:29]   --->   Operation 469 'and' 'and_ln29_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 470 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_11, float %conv_out_load_5, float %max_1_5" [maxpool/max_pool.cpp:29]   --->   Operation 470 'select' 'select_ln29_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 471 [1/1] (0.00ns)   --->   "br label %14" [maxpool/max_pool.cpp:23]   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 5.56>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%max_0_6 = phi float [ 0x3810000000000000, %Col_Loop5 ], [ %max_1_6, %Pool_Row_Loop_end6 ]" [maxpool/max_pool.cpp:29]   --->   Operation 472 'phi' 'max_0_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%mpr_0_6 = phi i2 [ 0, %Col_Loop5 ], [ %add_ln20_6, %Pool_Row_Loop_end6 ]" [maxpool/max_pool.cpp:20]   --->   Operation 473 'phi' 'mpr_0_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i2 %mpr_0_6 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 474 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.95ns)   --->   "%icmp_ln20_6 = icmp eq i2 %mpr_0_6, -2" [maxpool/max_pool.cpp:20]   --->   Operation 475 'icmp' 'icmp_ln20_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 476 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (1.56ns)   --->   "%add_ln20_6 = add i2 %mpr_0_6, 1" [maxpool/max_pool.cpp:20]   --->   Operation 477 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_6, label %Col_Loop6, label %Pool_Row_Loop_begin6" [maxpool/max_pool.cpp:20]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 479 'specloopname' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 480 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln20_6, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 481 'add' 'add_ln26_6' <Predicate = (!icmp_ln20_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i5 %add_ln26_6 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 482 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln20_6)> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (3.78ns)   --->   "%mul_ln29_6 = mul i10 %zext_ln29_21, 26" [maxpool/max_pool.cpp:29]   --->   Operation 483 'mul' 'mul_ln29_6' <Predicate = (!icmp_ln20_6)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 484 [1/1] (1.76ns)   --->   "br label %16" [maxpool/max_pool.cpp:23]   --->   Operation 484 'br' <Predicate = (!icmp_ln20_6)> <Delay = 1.76>
ST_28 : Operation 485 [1/1] (3.25ns)   --->   "store float %max_0_6, float* %max_pool_out_addr_6, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 485 'store' <Predicate = (icmp_ln20_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_23) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 486 'specregionend' 'empty_29' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 487 'specregionbegin' 'tmp_25' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (1.76ns)   --->   "br label %17" [maxpool/max_pool.cpp:20]   --->   Operation 488 'br' <Predicate = (icmp_ln20_6)> <Delay = 1.76>

State 29 <SV = 10> <Delay = 8.80>
ST_29 : Operation 489 [1/1] (0.00ns)   --->   "%max_1_6 = phi float [ %max_0_6, %Pool_Row_Loop_begin6 ], [ %select_ln29_6, %._crit_edge.6 ]" [maxpool/max_pool.cpp:29]   --->   Operation 489 'phi' 'max_1_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 490 [1/1] (0.00ns)   --->   "%mpc_0_6 = phi i2 [ 0, %Pool_Row_Loop_begin6 ], [ %add_ln23_6, %._crit_edge.6 ]" [maxpool/max_pool.cpp:23]   --->   Operation 490 'phi' 'mpc_0_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 491 [1/1] (0.95ns)   --->   "%icmp_ln23_6 = icmp eq i2 %mpc_0_6, -2" [maxpool/max_pool.cpp:23]   --->   Operation 491 'icmp' 'icmp_ln23_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 492 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 492 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 493 [1/1] (1.56ns)   --->   "%add_ln23_6 = add i2 %mpc_0_6, 1" [maxpool/max_pool.cpp:23]   --->   Operation 493 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 494 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_6, label %Pool_Row_Loop_end6, label %._crit_edge.6" [maxpool/max_pool.cpp:23]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 495 [1/1] (0.00ns)   --->   "%or_ln27_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %mpc_0_6)" [maxpool/max_pool.cpp:27]   --->   Operation 495 'bitconcatenate' 'or_ln27_2' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i3 %or_ln27_2 to i4" [maxpool/max_pool.cpp:27]   --->   Operation 496 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i4 %sext_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 497 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (1.73ns)   --->   "%add_ln29_12 = add i10 %mul_ln29_6, %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 498 'add' 'add_ln29_12' <Predicate = (!icmp_ln23_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_12, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 499 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_71 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_12, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 500 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i11 %tmp_71 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 501 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_6 = sub i13 %p_shl12_cast, %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 502 'sub' 'sub_ln29_6' <Predicate = (!icmp_ln23_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 503 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_13 = add i13 %sub_ln29_6, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 503 'add' 'add_ln29_13' <Predicate = (!icmp_ln23_6)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i13 %add_ln29_13 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 504 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 505 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 506 [2/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 506 'load' 'conv_out_load_6' <Predicate = (!icmp_ln23_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_26) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 507 'specregionend' 'empty_31' <Predicate = (icmp_ln23_6)> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.00ns)   --->   "br label %15" [maxpool/max_pool.cpp:20]   --->   Operation 508 'br' <Predicate = (icmp_ln23_6)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 8.68>
ST_30 : Operation 509 [1/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 509 'load' 'conv_out_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 510 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_6, %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 510 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 7.10>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 511 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 512 'bitcast' 'bitcast_ln29_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 513 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 514 'trunc' 'trunc_ln29_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %max_1_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 515 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 516 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 517 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 518 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_44, -1" [maxpool/max_pool.cpp:29]   --->   Operation 518 'icmp' 'icmp_ln29_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 519 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 519 'icmp' 'icmp_ln29_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 520 'or' 'or_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 521 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_45, -1" [maxpool/max_pool.cpp:29]   --->   Operation 521 'icmp' 'icmp_ln29_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 522 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 522 'icmp' 'icmp_ln29_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 523 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 524 'and' 'and_ln29_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 525 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_6, %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 525 'fcmp' 'tmp_46' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 526 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_46" [maxpool/max_pool.cpp:29]   --->   Operation 526 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 527 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_13, float %conv_out_load_6, float %max_1_6" [maxpool/max_pool.cpp:29]   --->   Operation 527 'select' 'select_ln29_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 528 [1/1] (0.00ns)   --->   "br label %16" [maxpool/max_pool.cpp:23]   --->   Operation 528 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 10> <Delay = 5.56>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%max_0_7 = phi float [ 0x3810000000000000, %Col_Loop6 ], [ %max_1_7, %Pool_Row_Loop_end7 ]" [maxpool/max_pool.cpp:29]   --->   Operation 529 'phi' 'max_0_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%mpr_0_7 = phi i2 [ 0, %Col_Loop6 ], [ %add_ln20_7, %Pool_Row_Loop_end7 ]" [maxpool/max_pool.cpp:20]   --->   Operation 530 'phi' 'mpr_0_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i2 %mpr_0_7 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 531 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (0.95ns)   --->   "%icmp_ln20_7 = icmp eq i2 %mpr_0_7, -2" [maxpool/max_pool.cpp:20]   --->   Operation 532 'icmp' 'icmp_ln20_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 533 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 534 [1/1] (1.56ns)   --->   "%add_ln20_7 = add i2 %mpr_0_7, 1" [maxpool/max_pool.cpp:20]   --->   Operation 534 'add' 'add_ln20_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_7, label %Col_Loop7, label %Pool_Row_Loop_begin7" [maxpool/max_pool.cpp:20]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 536 'specloopname' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 537 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_32 : Operation 538 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln20_7, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 538 'add' 'add_ln26_7' <Predicate = (!icmp_ln20_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i5 %add_ln26_7 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 539 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_32 : Operation 540 [1/1] (3.78ns)   --->   "%mul_ln29_7 = mul i10 %zext_ln29_25, 26" [maxpool/max_pool.cpp:29]   --->   Operation 540 'mul' 'mul_ln29_7' <Predicate = (!icmp_ln20_7)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 541 [1/1] (1.76ns)   --->   "br label %18" [maxpool/max_pool.cpp:23]   --->   Operation 541 'br' <Predicate = (!icmp_ln20_7)> <Delay = 1.76>
ST_32 : Operation 542 [1/1] (3.25ns)   --->   "store float %max_0_7, float* %max_pool_out_addr_7, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 542 'store' <Predicate = (icmp_ln20_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_32 : Operation 543 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_25) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 543 'specregionend' 'empty_33' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_32 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 544 'specregionbegin' 'tmp_27' <Predicate = (icmp_ln20_7)> <Delay = 0.00>
ST_32 : Operation 545 [1/1] (1.76ns)   --->   "br label %19" [maxpool/max_pool.cpp:20]   --->   Operation 545 'br' <Predicate = (icmp_ln20_7)> <Delay = 1.76>

State 33 <SV = 11> <Delay = 8.80>
ST_33 : Operation 546 [1/1] (0.00ns)   --->   "%max_1_7 = phi float [ %max_0_7, %Pool_Row_Loop_begin7 ], [ %select_ln29_7, %._crit_edge.7 ]" [maxpool/max_pool.cpp:29]   --->   Operation 546 'phi' 'max_1_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 547 [1/1] (0.00ns)   --->   "%mpc_0_7 = phi i2 [ 0, %Pool_Row_Loop_begin7 ], [ %add_ln23_7, %._crit_edge.7 ]" [maxpool/max_pool.cpp:23]   --->   Operation 547 'phi' 'mpc_0_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 548 [1/1] (0.95ns)   --->   "%icmp_ln23_7 = icmp eq i2 %mpc_0_7, -2" [maxpool/max_pool.cpp:23]   --->   Operation 548 'icmp' 'icmp_ln23_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 549 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 549 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 550 [1/1] (1.56ns)   --->   "%add_ln23_7 = add i2 %mpc_0_7, 1" [maxpool/max_pool.cpp:23]   --->   Operation 550 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 551 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_7, label %Pool_Row_Loop_end7, label %._crit_edge.7" [maxpool/max_pool.cpp:23]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_14)   --->   "%xor_ln27_2 = xor i2 %mpc_0_7, -2" [maxpool/max_pool.cpp:27]   --->   Operation 552 'xor' 'xor_ln27_2' <Predicate = (!icmp_ln23_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_14)   --->   "%sext_ln27_2 = sext i2 %xor_ln27_2 to i4" [maxpool/max_pool.cpp:27]   --->   Operation 553 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_14)   --->   "%zext_ln29_30 = zext i4 %sext_ln27_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 554 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 555 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_14 = add i10 %mul_ln29_7, %zext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 555 'add' 'add_ln29_14' <Predicate = (!icmp_ln23_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 556 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_14, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 556 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_72 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_14, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 557 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i11 %tmp_72 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 558 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_7 = sub i13 %p_shl14_cast, %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 559 'sub' 'sub_ln29_7' <Predicate = (!icmp_ln23_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 560 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_15 = add i13 %sub_ln29_7, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 560 'add' 'add_ln29_15' <Predicate = (!icmp_ln23_7)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i13 %add_ln29_15 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 561 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 562 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 562 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 563 [2/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 563 'load' 'conv_out_load_7' <Predicate = (!icmp_ln23_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_28) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 564 'specregionend' 'empty_35' <Predicate = (icmp_ln23_7)> <Delay = 0.00>
ST_33 : Operation 565 [1/1] (0.00ns)   --->   "br label %17" [maxpool/max_pool.cpp:20]   --->   Operation 565 'br' <Predicate = (icmp_ln23_7)> <Delay = 0.00>

State 34 <SV = 12> <Delay = 8.68>
ST_34 : Operation 566 [1/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 566 'load' 'conv_out_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_34 : Operation 567 [2/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_7, %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 567 'fcmp' 'tmp_49' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 7.10>
ST_35 : Operation 568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 568 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_out_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 569 'bitcast' 'bitcast_ln29_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 570 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 571 'trunc' 'trunc_ln29_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %max_1_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 572 'bitcast' 'bitcast_ln29_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 573 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 574 'trunc' 'trunc_ln29_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 575 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_47, -1" [maxpool/max_pool.cpp:29]   --->   Operation 575 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 576 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 576 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 577 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 578 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_48, -1" [maxpool/max_pool.cpp:29]   --->   Operation 578 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 579 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 579 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 580 'or' 'or_ln29_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_15)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %or_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 581 'and' 'and_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 582 [1/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_7, %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 582 'fcmp' 'tmp_49' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 583 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_15 = and i1 %and_ln29_14, %tmp_49" [maxpool/max_pool.cpp:29]   --->   Operation 583 'and' 'and_ln29_15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 584 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_15, float %conv_out_load_7, float %max_1_7" [maxpool/max_pool.cpp:29]   --->   Operation 584 'select' 'select_ln29_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 585 [1/1] (0.00ns)   --->   "br label %18" [maxpool/max_pool.cpp:23]   --->   Operation 585 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 11> <Delay = 5.56>
ST_36 : Operation 586 [1/1] (0.00ns)   --->   "%max_0_8 = phi float [ 0x3810000000000000, %Col_Loop7 ], [ %max_1_8, %Pool_Row_Loop_end8 ]" [maxpool/max_pool.cpp:29]   --->   Operation 586 'phi' 'max_0_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 587 [1/1] (0.00ns)   --->   "%mpr_0_8 = phi i2 [ 0, %Col_Loop7 ], [ %add_ln20_8, %Pool_Row_Loop_end8 ]" [maxpool/max_pool.cpp:20]   --->   Operation 587 'phi' 'mpr_0_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln20_8 = zext i2 %mpr_0_8 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 588 'zext' 'zext_ln20_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 589 [1/1] (0.95ns)   --->   "%icmp_ln20_8 = icmp eq i2 %mpr_0_8, -2" [maxpool/max_pool.cpp:20]   --->   Operation 589 'icmp' 'icmp_ln20_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 590 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 590 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 591 [1/1] (1.56ns)   --->   "%add_ln20_8 = add i2 %mpr_0_8, 1" [maxpool/max_pool.cpp:20]   --->   Operation 591 'add' 'add_ln20_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 592 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_8, label %Col_Loop8, label %Pool_Row_Loop_begin8" [maxpool/max_pool.cpp:20]   --->   Operation 592 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 593 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 593 'specloopname' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_36 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 594 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_36 : Operation 595 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln20_8, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 595 'add' 'add_ln26_8' <Predicate = (!icmp_ln20_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i5 %add_ln26_8 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 596 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln20_8)> <Delay = 0.00>
ST_36 : Operation 597 [1/1] (3.78ns)   --->   "%mul_ln29_8 = mul i10 %zext_ln29_29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 597 'mul' 'mul_ln29_8' <Predicate = (!icmp_ln20_8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 598 [1/1] (1.76ns)   --->   "br label %20" [maxpool/max_pool.cpp:23]   --->   Operation 598 'br' <Predicate = (!icmp_ln20_8)> <Delay = 1.76>
ST_36 : Operation 599 [1/1] (3.25ns)   --->   "store float %max_0_8, float* %max_pool_out_addr_8, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 599 'store' <Predicate = (icmp_ln20_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_36 : Operation 600 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_27) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 600 'specregionend' 'empty_37' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_36 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 601 'specregionbegin' 'tmp_29' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_36 : Operation 602 [1/1] (1.76ns)   --->   "br label %21" [maxpool/max_pool.cpp:20]   --->   Operation 602 'br' <Predicate = (icmp_ln20_8)> <Delay = 1.76>

State 37 <SV = 12> <Delay = 8.80>
ST_37 : Operation 603 [1/1] (0.00ns)   --->   "%max_1_8 = phi float [ %max_0_8, %Pool_Row_Loop_begin8 ], [ %select_ln29_8, %._crit_edge.8 ]" [maxpool/max_pool.cpp:29]   --->   Operation 603 'phi' 'max_1_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 604 [1/1] (0.00ns)   --->   "%mpc_0_8 = phi i2 [ 0, %Pool_Row_Loop_begin8 ], [ %add_ln23_8, %._crit_edge.8 ]" [maxpool/max_pool.cpp:23]   --->   Operation 604 'phi' 'mpc_0_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 605 [1/1] (0.95ns)   --->   "%icmp_ln23_8 = icmp eq i2 %mpc_0_8, -2" [maxpool/max_pool.cpp:23]   --->   Operation 605 'icmp' 'icmp_ln23_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 606 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 606 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 607 [1/1] (1.56ns)   --->   "%add_ln23_8 = add i2 %mpc_0_8, 1" [maxpool/max_pool.cpp:23]   --->   Operation 607 'add' 'add_ln23_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_8, label %Pool_Row_Loop_end8, label %._crit_edge.8" [maxpool/max_pool.cpp:23]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 609 [1/1] (0.00ns)   --->   "%or_ln27_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -4, i2 %mpc_0_8)" [maxpool/max_pool.cpp:27]   --->   Operation 609 'bitconcatenate' 'or_ln27_3' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i5 %or_ln27_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 610 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 611 [1/1] (1.73ns)   --->   "%add_ln29_16 = add i10 %mul_ln29_8, %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 611 'add' 'add_ln29_16' <Predicate = (!icmp_ln23_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 612 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_16, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 612 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_73 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_16, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 613 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i11 %tmp_73 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 614 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_8 = sub i13 %p_shl16_cast, %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 615 'sub' 'sub_ln29_8' <Predicate = (!icmp_ln23_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 616 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_17 = add i13 %sub_ln29_8, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 616 'add' 'add_ln29_17' <Predicate = (!icmp_ln23_8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i13 %add_ln29_17 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 617 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 618 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 618 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 619 [2/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 619 'load' 'conv_out_load_8' <Predicate = (!icmp_ln23_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_37 : Operation 620 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_30) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 620 'specregionend' 'empty_39' <Predicate = (icmp_ln23_8)> <Delay = 0.00>
ST_37 : Operation 621 [1/1] (0.00ns)   --->   "br label %19" [maxpool/max_pool.cpp:20]   --->   Operation 621 'br' <Predicate = (icmp_ln23_8)> <Delay = 0.00>

State 38 <SV = 13> <Delay = 8.68>
ST_38 : Operation 622 [1/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 622 'load' 'conv_out_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_38 : Operation 623 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_8, %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 623 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.10>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 624 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %conv_out_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 625 'bitcast' 'bitcast_ln29_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 626 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 627 'trunc' 'trunc_ln29_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %max_1_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 628 'bitcast' 'bitcast_ln29_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 629 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 630 'trunc' 'trunc_ln29_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 631 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 631 'icmp' 'icmp_ln29_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 632 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 632 'icmp' 'icmp_ln29_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 633 'or' 'or_ln29_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 634 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 634 'icmp' 'icmp_ln29_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 635 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 635 'icmp' 'icmp_ln29_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 636 'or' 'or_ln29_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_17)   --->   "%and_ln29_16 = and i1 %or_ln29_16, %or_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 637 'and' 'and_ln29_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 638 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_8, %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 638 'fcmp' 'tmp_52' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 639 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_17 = and i1 %and_ln29_16, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 639 'and' 'and_ln29_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 640 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_17, float %conv_out_load_8, float %max_1_8" [maxpool/max_pool.cpp:29]   --->   Operation 640 'select' 'select_ln29_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "br label %20" [maxpool/max_pool.cpp:23]   --->   Operation 641 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 12> <Delay = 5.56>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "%max_0_9 = phi float [ 0x3810000000000000, %Col_Loop8 ], [ %max_1_9, %Pool_Row_Loop_end9 ]" [maxpool/max_pool.cpp:29]   --->   Operation 642 'phi' 'max_0_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 643 [1/1] (0.00ns)   --->   "%mpr_0_9 = phi i2 [ 0, %Col_Loop8 ], [ %add_ln20_9, %Pool_Row_Loop_end9 ]" [maxpool/max_pool.cpp:20]   --->   Operation 643 'phi' 'mpr_0_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln20_9 = zext i2 %mpr_0_9 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 644 'zext' 'zext_ln20_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 645 [1/1] (0.95ns)   --->   "%icmp_ln20_9 = icmp eq i2 %mpr_0_9, -2" [maxpool/max_pool.cpp:20]   --->   Operation 645 'icmp' 'icmp_ln20_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 646 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 646 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 647 [1/1] (1.56ns)   --->   "%add_ln20_9 = add i2 %mpr_0_9, 1" [maxpool/max_pool.cpp:20]   --->   Operation 647 'add' 'add_ln20_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_9, label %Col_Loop9, label %Pool_Row_Loop_begin9" [maxpool/max_pool.cpp:20]   --->   Operation 648 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 649 'specloopname' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_40 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 650 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_40 : Operation 651 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln20_9, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 651 'add' 'add_ln26_9' <Predicate = (!icmp_ln20_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i5 %add_ln26_9 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 652 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln20_9)> <Delay = 0.00>
ST_40 : Operation 653 [1/1] (3.78ns)   --->   "%mul_ln29_9 = mul i10 %zext_ln29_33, 26" [maxpool/max_pool.cpp:29]   --->   Operation 653 'mul' 'mul_ln29_9' <Predicate = (!icmp_ln20_9)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 654 [1/1] (1.76ns)   --->   "br label %22" [maxpool/max_pool.cpp:23]   --->   Operation 654 'br' <Predicate = (!icmp_ln20_9)> <Delay = 1.76>
ST_40 : Operation 655 [1/1] (3.25ns)   --->   "store float %max_0_9, float* %max_pool_out_addr_9, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 655 'store' <Predicate = (icmp_ln20_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_40 : Operation 656 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_29) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 656 'specregionend' 'empty_41' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 657 'specregionbegin' 'tmp_31' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_40 : Operation 658 [1/1] (1.76ns)   --->   "br label %23" [maxpool/max_pool.cpp:20]   --->   Operation 658 'br' <Predicate = (icmp_ln20_9)> <Delay = 1.76>

State 41 <SV = 13> <Delay = 10.5>
ST_41 : Operation 659 [1/1] (0.00ns)   --->   "%max_1_9 = phi float [ %max_0_9, %Pool_Row_Loop_begin9 ], [ %select_ln29_9, %._crit_edge.9 ]" [maxpool/max_pool.cpp:29]   --->   Operation 659 'phi' 'max_1_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 660 [1/1] (0.00ns)   --->   "%mpc_0_9 = phi i2 [ 0, %Pool_Row_Loop_begin9 ], [ %add_ln23_9, %._crit_edge.9 ]" [maxpool/max_pool.cpp:23]   --->   Operation 660 'phi' 'mpc_0_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %mpc_0_9 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 661 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 662 [1/1] (0.95ns)   --->   "%icmp_ln23_9 = icmp eq i2 %mpc_0_9, -2" [maxpool/max_pool.cpp:23]   --->   Operation 662 'icmp' 'icmp_ln23_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 663 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 663 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 664 [1/1] (1.56ns)   --->   "%add_ln23_9 = add i2 %mpc_0_9, 1" [maxpool/max_pool.cpp:23]   --->   Operation 664 'add' 'add_ln23_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 665 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_9, label %Pool_Row_Loop_end9, label %._crit_edge.9" [maxpool/max_pool.cpp:23]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 666 [1/1] (1.78ns)   --->   "%add_ln27_1 = add i5 -14, %zext_ln23_1" [maxpool/max_pool.cpp:27]   --->   Operation 666 'add' 'add_ln27_1' <Predicate = (!icmp_ln23_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln29_38 = zext i5 %add_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 667 'zext' 'zext_ln29_38' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 668 [1/1] (1.73ns)   --->   "%add_ln29_18 = add i10 %mul_ln29_9, %zext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 668 'add' 'add_ln29_18' <Predicate = (!icmp_ln23_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 669 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_18, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 669 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_74 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_18, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 670 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln29_39 = zext i11 %tmp_74 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 671 'zext' 'zext_ln29_39' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_9 = sub i13 %p_shl18_cast, %zext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 672 'sub' 'sub_ln29_9' <Predicate = (!icmp_ln23_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 673 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_19 = add i13 %sub_ln29_9, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 673 'add' 'add_ln29_19' <Predicate = (!icmp_ln23_9)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln29_40 = zext i13 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 674 'zext' 'zext_ln29_40' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 675 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 675 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 676 [2/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 676 'load' 'conv_out_load_9' <Predicate = (!icmp_ln23_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_41 : Operation 677 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_32) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 677 'specregionend' 'empty_43' <Predicate = (icmp_ln23_9)> <Delay = 0.00>
ST_41 : Operation 678 [1/1] (0.00ns)   --->   "br label %21" [maxpool/max_pool.cpp:20]   --->   Operation 678 'br' <Predicate = (icmp_ln23_9)> <Delay = 0.00>

State 42 <SV = 14> <Delay = 8.68>
ST_42 : Operation 679 [1/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 679 'load' 'conv_out_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_42 : Operation 680 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_9, %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 680 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 15> <Delay = 7.10>
ST_43 : Operation 681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 681 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %conv_out_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 682 'bitcast' 'bitcast_ln29_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 683 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 684 'trunc' 'trunc_ln29_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %max_1_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 685 'bitcast' 'bitcast_ln29_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 686 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 687 'trunc' 'trunc_ln29_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 688 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_53, -1" [maxpool/max_pool.cpp:29]   --->   Operation 688 'icmp' 'icmp_ln29_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 689 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 689 'icmp' 'icmp_ln29_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 690 'or' 'or_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 691 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 691 'icmp' 'icmp_ln29_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 692 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 692 'icmp' 'icmp_ln29_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 693 'or' 'or_ln29_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_19)   --->   "%and_ln29_18 = and i1 %or_ln29_18, %or_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 694 'and' 'and_ln29_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 695 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_9, %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 695 'fcmp' 'tmp_55' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 696 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_19 = and i1 %and_ln29_18, %tmp_55" [maxpool/max_pool.cpp:29]   --->   Operation 696 'and' 'and_ln29_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 697 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_19, float %conv_out_load_9, float %max_1_9" [maxpool/max_pool.cpp:29]   --->   Operation 697 'select' 'select_ln29_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 698 [1/1] (0.00ns)   --->   "br label %22" [maxpool/max_pool.cpp:23]   --->   Operation 698 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 13> <Delay = 5.56>
ST_44 : Operation 699 [1/1] (0.00ns)   --->   "%max_0_10 = phi float [ 0x3810000000000000, %Col_Loop9 ], [ %max_1_10, %Pool_Row_Loop_end10 ]" [maxpool/max_pool.cpp:29]   --->   Operation 699 'phi' 'max_0_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 700 [1/1] (0.00ns)   --->   "%mpr_0_10 = phi i2 [ 0, %Col_Loop9 ], [ %add_ln20_10, %Pool_Row_Loop_end10 ]" [maxpool/max_pool.cpp:20]   --->   Operation 700 'phi' 'mpr_0_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln20_10 = zext i2 %mpr_0_10 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 701 'zext' 'zext_ln20_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 702 [1/1] (0.95ns)   --->   "%icmp_ln20_10 = icmp eq i2 %mpr_0_10, -2" [maxpool/max_pool.cpp:20]   --->   Operation 702 'icmp' 'icmp_ln20_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 703 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 703 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 704 [1/1] (1.56ns)   --->   "%add_ln20_10 = add i2 %mpr_0_10, 1" [maxpool/max_pool.cpp:20]   --->   Operation 704 'add' 'add_ln20_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 705 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_10, label %Col_Loop10, label %Pool_Row_Loop_begin10" [maxpool/max_pool.cpp:20]   --->   Operation 705 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 706 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 706 'specloopname' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_44 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 707 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_44 : Operation 708 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln20_10, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 708 'add' 'add_ln26_10' <Predicate = (!icmp_ln20_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i5 %add_ln26_10 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 709 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln20_10)> <Delay = 0.00>
ST_44 : Operation 710 [1/1] (3.78ns)   --->   "%mul_ln29_10 = mul i10 %zext_ln29_37, 26" [maxpool/max_pool.cpp:29]   --->   Operation 710 'mul' 'mul_ln29_10' <Predicate = (!icmp_ln20_10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 711 [1/1] (1.76ns)   --->   "br label %24" [maxpool/max_pool.cpp:23]   --->   Operation 711 'br' <Predicate = (!icmp_ln20_10)> <Delay = 1.76>
ST_44 : Operation 712 [1/1] (3.25ns)   --->   "store float %max_0_10, float* %max_pool_out_addr_10, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 712 'store' <Predicate = (icmp_ln20_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_44 : Operation 713 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_31) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 713 'specregionend' 'empty_45' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_44 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 714 'specregionbegin' 'tmp_33' <Predicate = (icmp_ln20_10)> <Delay = 0.00>
ST_44 : Operation 715 [1/1] (1.76ns)   --->   "br label %25" [maxpool/max_pool.cpp:20]   --->   Operation 715 'br' <Predicate = (icmp_ln20_10)> <Delay = 1.76>

State 45 <SV = 14> <Delay = 8.80>
ST_45 : Operation 716 [1/1] (0.00ns)   --->   "%max_1_10 = phi float [ %max_0_10, %Pool_Row_Loop_begin10 ], [ %select_ln29_10, %._crit_edge.10 ]" [maxpool/max_pool.cpp:29]   --->   Operation 716 'phi' 'max_1_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 717 [1/1] (0.00ns)   --->   "%mpc_0_10 = phi i2 [ 0, %Pool_Row_Loop_begin10 ], [ %add_ln23_10, %._crit_edge.10 ]" [maxpool/max_pool.cpp:23]   --->   Operation 717 'phi' 'mpc_0_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 718 [1/1] (0.95ns)   --->   "%icmp_ln23_10 = icmp eq i2 %mpc_0_10, -2" [maxpool/max_pool.cpp:23]   --->   Operation 718 'icmp' 'icmp_ln23_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 719 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 719 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 720 [1/1] (1.56ns)   --->   "%add_ln23_10 = add i2 %mpc_0_10, 1" [maxpool/max_pool.cpp:23]   --->   Operation 720 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 721 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_10, label %Pool_Row_Loop_end10, label %._crit_edge.10" [maxpool/max_pool.cpp:23]   --->   Operation 721 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 722 [1/1] (0.00ns)   --->   "%or_ln27_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 -3, i2 %mpc_0_10)" [maxpool/max_pool.cpp:27]   --->   Operation 722 'bitconcatenate' 'or_ln27_4' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln29_42 = zext i5 %or_ln27_4 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 723 'zext' 'zext_ln29_42' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 724 [1/1] (1.73ns)   --->   "%add_ln29_20 = add i10 %mul_ln29_10, %zext_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 724 'add' 'add_ln29_20' <Predicate = (!icmp_ln23_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 725 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_20, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 725 'bitconcatenate' 'p_shl20_cast' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_75 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_20, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 726 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln29_43 = zext i11 %tmp_75 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 727 'zext' 'zext_ln29_43' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_10 = sub i13 %p_shl20_cast, %zext_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 728 'sub' 'sub_ln29_10' <Predicate = (!icmp_ln23_10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 729 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_21 = add i13 %sub_ln29_10, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 729 'add' 'add_ln29_21' <Predicate = (!icmp_ln23_10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln29_44 = zext i13 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 730 'zext' 'zext_ln29_44' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 731 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 731 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 732 [2/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 732 'load' 'conv_out_load_10' <Predicate = (!icmp_ln23_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_45 : Operation 733 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_34) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 733 'specregionend' 'empty_47' <Predicate = (icmp_ln23_10)> <Delay = 0.00>
ST_45 : Operation 734 [1/1] (0.00ns)   --->   "br label %23" [maxpool/max_pool.cpp:20]   --->   Operation 734 'br' <Predicate = (icmp_ln23_10)> <Delay = 0.00>

State 46 <SV = 15> <Delay = 8.68>
ST_46 : Operation 735 [1/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 735 'load' 'conv_out_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_46 : Operation 736 [2/2] (5.43ns)   --->   "%tmp_58 = fcmp ogt float %conv_out_load_10, %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 736 'fcmp' 'tmp_58' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 7.10>
ST_47 : Operation 737 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 737 'specloopname' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %conv_out_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 738 'bitcast' 'bitcast_ln29_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 739 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 740 'trunc' 'trunc_ln29_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %max_1_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 741 'bitcast' 'bitcast_ln29_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 742 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 743 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 743 'trunc' 'trunc_ln29_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 744 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_56, -1" [maxpool/max_pool.cpp:29]   --->   Operation 744 'icmp' 'icmp_ln29_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 745 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 745 'icmp' 'icmp_ln29_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 746 'or' 'or_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 747 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_57, -1" [maxpool/max_pool.cpp:29]   --->   Operation 747 'icmp' 'icmp_ln29_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 748 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 748 'icmp' 'icmp_ln29_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 749 'or' 'or_ln29_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_21)   --->   "%and_ln29_20 = and i1 %or_ln29_20, %or_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 750 'and' 'and_ln29_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 751 [1/2] (5.43ns)   --->   "%tmp_58 = fcmp ogt float %conv_out_load_10, %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 751 'fcmp' 'tmp_58' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 752 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_21 = and i1 %and_ln29_20, %tmp_58" [maxpool/max_pool.cpp:29]   --->   Operation 752 'and' 'and_ln29_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 753 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_21, float %conv_out_load_10, float %max_1_10" [maxpool/max_pool.cpp:29]   --->   Operation 753 'select' 'select_ln29_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 754 [1/1] (0.00ns)   --->   "br label %24" [maxpool/max_pool.cpp:23]   --->   Operation 754 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 14> <Delay = 5.56>
ST_48 : Operation 755 [1/1] (0.00ns)   --->   "%max_0_11 = phi float [ 0x3810000000000000, %Col_Loop10 ], [ %max_1_11, %Pool_Row_Loop_end11 ]" [maxpool/max_pool.cpp:29]   --->   Operation 755 'phi' 'max_0_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 756 [1/1] (0.00ns)   --->   "%mpr_0_11 = phi i2 [ 0, %Col_Loop10 ], [ %add_ln20_11, %Pool_Row_Loop_end11 ]" [maxpool/max_pool.cpp:20]   --->   Operation 756 'phi' 'mpr_0_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln20_11 = zext i2 %mpr_0_11 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 757 'zext' 'zext_ln20_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 758 [1/1] (0.95ns)   --->   "%icmp_ln20_11 = icmp eq i2 %mpr_0_11, -2" [maxpool/max_pool.cpp:20]   --->   Operation 758 'icmp' 'icmp_ln20_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 759 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 760 [1/1] (1.56ns)   --->   "%add_ln20_11 = add i2 %mpr_0_11, 1" [maxpool/max_pool.cpp:20]   --->   Operation 760 'add' 'add_ln20_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_11, label %Col_Loop11, label %Pool_Row_Loop_begin11" [maxpool/max_pool.cpp:20]   --->   Operation 761 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 762 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 762 'specloopname' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_48 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 763 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_48 : Operation 764 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln20_11, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 764 'add' 'add_ln26_11' <Predicate = (!icmp_ln20_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln29_41 = zext i5 %add_ln26_11 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 765 'zext' 'zext_ln29_41' <Predicate = (!icmp_ln20_11)> <Delay = 0.00>
ST_48 : Operation 766 [1/1] (3.78ns)   --->   "%mul_ln29_11 = mul i10 %zext_ln29_41, 26" [maxpool/max_pool.cpp:29]   --->   Operation 766 'mul' 'mul_ln29_11' <Predicate = (!icmp_ln20_11)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 767 [1/1] (1.76ns)   --->   "br label %26" [maxpool/max_pool.cpp:23]   --->   Operation 767 'br' <Predicate = (!icmp_ln20_11)> <Delay = 1.76>
ST_48 : Operation 768 [1/1] (3.25ns)   --->   "store float %max_0_11, float* %max_pool_out_addr_11, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 768 'store' <Predicate = (icmp_ln20_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_48 : Operation 769 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_33) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 769 'specregionend' 'empty_49' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_48 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 770 'specregionbegin' 'tmp_35' <Predicate = (icmp_ln20_11)> <Delay = 0.00>
ST_48 : Operation 771 [1/1] (1.76ns)   --->   "br label %27" [maxpool/max_pool.cpp:20]   --->   Operation 771 'br' <Predicate = (icmp_ln20_11)> <Delay = 1.76>

State 49 <SV = 15> <Delay = 10.5>
ST_49 : Operation 772 [1/1] (0.00ns)   --->   "%max_1_11 = phi float [ %max_0_11, %Pool_Row_Loop_begin11 ], [ %select_ln29_11, %._crit_edge.11 ]" [maxpool/max_pool.cpp:29]   --->   Operation 772 'phi' 'max_1_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 773 [1/1] (0.00ns)   --->   "%mpc_0_11 = phi i2 [ 0, %Pool_Row_Loop_begin11 ], [ %add_ln23_11, %._crit_edge.11 ]" [maxpool/max_pool.cpp:23]   --->   Operation 773 'phi' 'mpc_0_11' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i2 %mpc_0_11 to i5" [maxpool/max_pool.cpp:23]   --->   Operation 774 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 775 [1/1] (0.95ns)   --->   "%icmp_ln23_11 = icmp eq i2 %mpc_0_11, -2" [maxpool/max_pool.cpp:23]   --->   Operation 775 'icmp' 'icmp_ln23_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 776 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 776 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 777 [1/1] (1.56ns)   --->   "%add_ln23_11 = add i2 %mpc_0_11, 1" [maxpool/max_pool.cpp:23]   --->   Operation 777 'add' 'add_ln23_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_11, label %Pool_Row_Loop_end11, label %._crit_edge.11" [maxpool/max_pool.cpp:23]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 779 [1/1] (1.78ns)   --->   "%add_ln27_2 = add i5 -10, %zext_ln23_2" [maxpool/max_pool.cpp:27]   --->   Operation 779 'add' 'add_ln27_2' <Predicate = (!icmp_ln23_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln29_46 = zext i5 %add_ln27_2 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 780 'zext' 'zext_ln29_46' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 781 [1/1] (1.73ns)   --->   "%add_ln29_22 = add i10 %mul_ln29_11, %zext_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 781 'add' 'add_ln29_22' <Predicate = (!icmp_ln23_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 782 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_22, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 782 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_76 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_22, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 783 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln29_47 = zext i11 %tmp_76 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 784 'zext' 'zext_ln29_47' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_11 = sub i13 %p_shl22_cast, %zext_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 785 'sub' 'sub_ln29_11' <Predicate = (!icmp_ln23_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 786 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_23 = add i13 %sub_ln29_11, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 786 'add' 'add_ln29_23' <Predicate = (!icmp_ln23_11)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln29_48 = zext i13 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 787 'zext' 'zext_ln29_48' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 788 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 788 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 789 [2/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 789 'load' 'conv_out_load_11' <Predicate = (!icmp_ln23_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_49 : Operation 790 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_36) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 790 'specregionend' 'empty_51' <Predicate = (icmp_ln23_11)> <Delay = 0.00>
ST_49 : Operation 791 [1/1] (0.00ns)   --->   "br label %25" [maxpool/max_pool.cpp:20]   --->   Operation 791 'br' <Predicate = (icmp_ln23_11)> <Delay = 0.00>

State 50 <SV = 16> <Delay = 8.68>
ST_50 : Operation 792 [1/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 792 'load' 'conv_out_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_50 : Operation 793 [2/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %conv_out_load_11, %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 793 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 7.10>
ST_51 : Operation 794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 794 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 795 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_out_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 795 'bitcast' 'bitcast_ln29_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 796 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 797 'trunc' 'trunc_ln29_22' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %max_1_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 798 'bitcast' 'bitcast_ln29_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 799 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 800 'trunc' 'trunc_ln29_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 801 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 801 'icmp' 'icmp_ln29_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 802 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 802 'icmp' 'icmp_ln29_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 803 'or' 'or_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 804 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_60, -1" [maxpool/max_pool.cpp:29]   --->   Operation 804 'icmp' 'icmp_ln29_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 805 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 805 'icmp' 'icmp_ln29_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 806 'or' 'or_ln29_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 807 'and' 'and_ln29_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 808 [1/2] (5.43ns)   --->   "%tmp_61 = fcmp ogt float %conv_out_load_11, %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 808 'fcmp' 'tmp_61' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 809 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_61" [maxpool/max_pool.cpp:29]   --->   Operation 809 'and' 'and_ln29_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 810 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_23, float %conv_out_load_11, float %max_1_11" [maxpool/max_pool.cpp:29]   --->   Operation 810 'select' 'select_ln29_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 811 [1/1] (0.00ns)   --->   "br label %26" [maxpool/max_pool.cpp:23]   --->   Operation 811 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 15> <Delay = 5.56>
ST_52 : Operation 812 [1/1] (0.00ns)   --->   "%max_0_12 = phi float [ 0x3810000000000000, %Col_Loop11 ], [ %max_1_12, %Pool_Row_Loop_end12 ]" [maxpool/max_pool.cpp:29]   --->   Operation 812 'phi' 'max_0_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 813 [1/1] (0.00ns)   --->   "%mpr_0_12 = phi i2 [ 0, %Col_Loop11 ], [ %add_ln20_12, %Pool_Row_Loop_end12 ]" [maxpool/max_pool.cpp:20]   --->   Operation 813 'phi' 'mpr_0_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln20_12 = zext i2 %mpr_0_12 to i5" [maxpool/max_pool.cpp:20]   --->   Operation 814 'zext' 'zext_ln20_12' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 815 [1/1] (0.95ns)   --->   "%icmp_ln20_12 = icmp eq i2 %mpr_0_12, -2" [maxpool/max_pool.cpp:20]   --->   Operation 815 'icmp' 'icmp_ln20_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 816 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 816 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 817 [1/1] (1.56ns)   --->   "%add_ln20_12 = add i2 %mpr_0_12, 1" [maxpool/max_pool.cpp:20]   --->   Operation 817 'add' 'add_ln20_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 818 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_12, label %Col_Loop_end, label %Pool_Row_Loop_begin12" [maxpool/max_pool.cpp:20]   --->   Operation 818 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 819 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 819 'specloopname' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_52 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:21]   --->   Operation 820 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_52 : Operation 821 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln20_12, %shl_ln" [maxpool/max_pool.cpp:26]   --->   Operation 821 'add' 'add_ln26_12' <Predicate = (!icmp_ln20_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln29_45 = zext i5 %add_ln26_12 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 822 'zext' 'zext_ln29_45' <Predicate = (!icmp_ln20_12)> <Delay = 0.00>
ST_52 : Operation 823 [1/1] (3.78ns)   --->   "%mul_ln29_12 = mul i10 %zext_ln29_45, 26" [maxpool/max_pool.cpp:29]   --->   Operation 823 'mul' 'mul_ln29_12' <Predicate = (!icmp_ln20_12)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 824 [1/1] (1.76ns)   --->   "br label %28" [maxpool/max_pool.cpp:23]   --->   Operation 824 'br' <Predicate = (!icmp_ln20_12)> <Delay = 1.76>
ST_52 : Operation 825 [1/1] (3.25ns)   --->   "store float %max_0_12, float* %max_pool_out_addr_12, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 825 'store' <Predicate = (icmp_ln20_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_52 : Operation 826 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_35) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 826 'specregionend' 'empty_53' <Predicate = (icmp_ln20_12)> <Delay = 0.00>
ST_52 : Operation 827 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 827 'br' <Predicate = (icmp_ln20_12)> <Delay = 0.00>

State 53 <SV = 16> <Delay = 8.80>
ST_53 : Operation 828 [1/1] (0.00ns)   --->   "%max_1_12 = phi float [ %max_0_12, %Pool_Row_Loop_begin12 ], [ %select_ln29_12, %._crit_edge.12 ]" [maxpool/max_pool.cpp:29]   --->   Operation 828 'phi' 'max_1_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 829 [1/1] (0.00ns)   --->   "%mpc_0_12 = phi i2 [ 0, %Pool_Row_Loop_begin12 ], [ %add_ln23_12, %._crit_edge.12 ]" [maxpool/max_pool.cpp:23]   --->   Operation 829 'phi' 'mpc_0_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 830 [1/1] (0.95ns)   --->   "%icmp_ln23_12 = icmp eq i2 %mpc_0_12, -2" [maxpool/max_pool.cpp:23]   --->   Operation 830 'icmp' 'icmp_ln23_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 831 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 831 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 832 [1/1] (1.56ns)   --->   "%add_ln23_12 = add i2 %mpc_0_12, 1" [maxpool/max_pool.cpp:23]   --->   Operation 832 'add' 'add_ln23_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 833 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23_12, label %Pool_Row_Loop_end12, label %._crit_edge.12" [maxpool/max_pool.cpp:23]   --->   Operation 833 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln27_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %mpc_0_12)" [maxpool/max_pool.cpp:27]   --->   Operation 834 'bitconcatenate' 'or_ln27_5' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i4 %or_ln27_5 to i5" [maxpool/max_pool.cpp:27]   --->   Operation 835 'sext' 'sext_ln27_3' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln29_49 = zext i5 %sext_ln27_3 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 836 'zext' 'zext_ln29_49' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 837 [1/1] (1.73ns)   --->   "%add_ln29_24 = add i10 %mul_ln29_12, %zext_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 837 'add' 'add_ln29_24' <Predicate = (!icmp_ln23_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 838 [1/1] (0.00ns)   --->   "%p_shl24_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_24, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 838 'bitconcatenate' 'p_shl24_cast' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_77 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_24, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 839 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln29_50 = zext i11 %tmp_77 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 840 'zext' 'zext_ln29_50' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_12 = sub i13 %p_shl24_cast, %zext_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 841 'sub' 'sub_ln29_12' <Predicate = (!icmp_ln23_12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 842 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_25 = add i13 %sub_ln29_12, %zext_ln13" [maxpool/max_pool.cpp:29]   --->   Operation 842 'add' 'add_ln29_25' <Predicate = (!icmp_ln23_12)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln29_51 = zext i13 %add_ln29_25 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 843 'zext' 'zext_ln29_51' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 844 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 844 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 845 [2/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 845 'load' 'conv_out_load_12' <Predicate = (!icmp_ln23_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_53 : Operation 846 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_37) nounwind" [maxpool/max_pool.cpp:34]   --->   Operation 846 'specregionend' 'empty_55' <Predicate = (icmp_ln23_12)> <Delay = 0.00>
ST_53 : Operation 847 [1/1] (0.00ns)   --->   "br label %27" [maxpool/max_pool.cpp:20]   --->   Operation 847 'br' <Predicate = (icmp_ln23_12)> <Delay = 0.00>

State 54 <SV = 17> <Delay = 8.68>
ST_54 : Operation 848 [1/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 848 'load' 'conv_out_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_54 : Operation 849 [2/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %conv_out_load_12, %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 849 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 18> <Delay = 7.10>
ST_55 : Operation 850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [maxpool/max_pool.cpp:24]   --->   Operation 850 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 851 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_out_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 851 'bitcast' 'bitcast_ln29_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 852 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 853 'trunc' 'trunc_ln29_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 854 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %max_1_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 854 'bitcast' 'bitcast_ln29_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 855 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 856 'trunc' 'trunc_ln29_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 857 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 857 'icmp' 'icmp_ln29_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 858 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 858 'icmp' 'icmp_ln29_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 859 'or' 'or_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 860 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_63, -1" [maxpool/max_pool.cpp:29]   --->   Operation 860 'icmp' 'icmp_ln29_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 861 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 861 'icmp' 'icmp_ln29_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 862 'or' 'or_ln29_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 863 'and' 'and_ln29_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 864 [1/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %conv_out_load_12, %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 864 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 865 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_64" [maxpool/max_pool.cpp:29]   --->   Operation 865 'and' 'and_ln29_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 866 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_25, float %conv_out_load_12, float %max_1_12" [maxpool/max_pool.cpp:29]   --->   Operation 866 'select' 'select_ln29_12' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 867 [1/1] (0.00ns)   --->   "br label %28" [maxpool/max_pool.cpp:23]   --->   Operation 867 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', maxpool/max_pool.cpp:10) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [20]  (1.77 ns)

 <State 3>: 3.73ns
The critical path consists of the following:
	'phi' operation ('phi_mul', maxpool/max_pool.cpp:13) with incoming values : ('add_ln13', maxpool/max_pool.cpp:13) [21]  (0 ns)
	'add' operation ('add_ln36_1', maxpool/max_pool.cpp:36) [33]  (0 ns)
	'add' operation ('add_ln36_2', maxpool/max_pool.cpp:36) [34]  (3.73 ns)

 <State 4>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_0', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20', maxpool/max_pool.cpp:20) [85]  (0 ns)
	'add' operation ('add_ln26', maxpool/max_pool.cpp:26) [94]  (1.78 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [96]  (3.78 ns)

 <State 5>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_0', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23', maxpool/max_pool.cpp:23) [100]  (0 ns)
	'add' operation ('add_ln29', maxpool/max_pool.cpp:29) [108]  (1.73 ns)
	'sub' operation ('sub_ln29', maxpool/max_pool.cpp:29) [112]  (0 ns)
	'add' operation ('add_ln29_1', maxpool/max_pool.cpp:29) [113]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr', maxpool/max_pool.cpp:29) [115]  (0 ns)
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [116]  (3.25 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [116]  (3.25 ns)
	'fcmp' operation ('tmp_7', maxpool/max_pool.cpp:29) [130]  (5.43 ns)

 <State 7>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', maxpool/max_pool.cpp:29) [130]  (5.43 ns)
	'and' operation ('and_ln29_1', maxpool/max_pool.cpp:29) [131]  (0.978 ns)
	'select' operation ('select_ln29', maxpool/max_pool.cpp:29) [132]  (0.698 ns)

 <State 8>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_1', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_1', maxpool/max_pool.cpp:20) [144]  (0 ns)
	'add' operation ('add_ln26_1', maxpool/max_pool.cpp:26) [153]  (1.78 ns)
	'mul' operation ('mul_ln29_1', maxpool/max_pool.cpp:29) [155]  (3.78 ns)

 <State 9>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_1', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_1', maxpool/max_pool.cpp:23) [159]  (0 ns)
	'xor' operation ('xor_ln27', maxpool/max_pool.cpp:27) [166]  (0 ns)
	'add' operation ('add_ln29_2', maxpool/max_pool.cpp:29) [168]  (1.73 ns)
	'sub' operation ('sub_ln29_1', maxpool/max_pool.cpp:29) [172]  (0 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [173]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [175]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [176]  (3.25 ns)

 <State 10>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [176]  (3.25 ns)
	'fcmp' operation ('tmp_12', maxpool/max_pool.cpp:29) [190]  (5.43 ns)

 <State 11>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', maxpool/max_pool.cpp:29) [190]  (5.43 ns)
	'and' operation ('and_ln29_3', maxpool/max_pool.cpp:29) [191]  (0.978 ns)
	'select' operation ('select_ln29_1', maxpool/max_pool.cpp:29) [192]  (0.698 ns)

 <State 12>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_2', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_2', maxpool/max_pool.cpp:20) [204]  (0 ns)
	'add' operation ('add_ln26_2', maxpool/max_pool.cpp:26) [213]  (1.78 ns)
	'mul' operation ('mul_ln29_2', maxpool/max_pool.cpp:29) [215]  (3.78 ns)

 <State 13>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_2', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_2', maxpool/max_pool.cpp:23) [219]  (0 ns)
	'add' operation ('add_ln29_4', maxpool/max_pool.cpp:29) [228]  (1.73 ns)
	'sub' operation ('sub_ln29_2', maxpool/max_pool.cpp:29) [232]  (0 ns)
	'add' operation ('add_ln29_5', maxpool/max_pool.cpp:29) [233]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_2', maxpool/max_pool.cpp:29) [235]  (0 ns)
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [236]  (3.25 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [236]  (3.25 ns)
	'fcmp' operation ('tmp_17', maxpool/max_pool.cpp:29) [250]  (5.43 ns)

 <State 15>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', maxpool/max_pool.cpp:29) [250]  (5.43 ns)
	'and' operation ('and_ln29_5', maxpool/max_pool.cpp:29) [251]  (0.978 ns)
	'select' operation ('select_ln29_2', maxpool/max_pool.cpp:29) [252]  (0.698 ns)

 <State 16>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_3', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_3', maxpool/max_pool.cpp:20) [264]  (0 ns)
	'add' operation ('add_ln26_3', maxpool/max_pool.cpp:26) [273]  (1.78 ns)
	'mul' operation ('mul_ln29_3', maxpool/max_pool.cpp:29) [275]  (3.78 ns)

 <State 17>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_3', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_3', maxpool/max_pool.cpp:23) [279]  (0 ns)
	'xor' operation ('xor_ln27_1', maxpool/max_pool.cpp:27) [286]  (0 ns)
	'add' operation ('add_ln29_6', maxpool/max_pool.cpp:29) [289]  (1.73 ns)
	'sub' operation ('sub_ln29_3', maxpool/max_pool.cpp:29) [293]  (0 ns)
	'add' operation ('add_ln29_7', maxpool/max_pool.cpp:29) [294]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_3', maxpool/max_pool.cpp:29) [296]  (0 ns)
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [297]  (3.25 ns)

 <State 18>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_3', maxpool/max_pool.cpp:29) on array 'conv_out' [297]  (3.25 ns)
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [311]  (5.43 ns)

 <State 19>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [311]  (5.43 ns)
	'and' operation ('and_ln29_7', maxpool/max_pool.cpp:29) [312]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [313]  (0.698 ns)

 <State 20>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_4', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_4', maxpool/max_pool.cpp:20) [325]  (0 ns)
	'add' operation ('add_ln26_4', maxpool/max_pool.cpp:26) [334]  (1.78 ns)
	'mul' operation ('mul_ln29_4', maxpool/max_pool.cpp:29) [336]  (3.78 ns)

 <State 21>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_4', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_4', maxpool/max_pool.cpp:23) [340]  (0 ns)
	'add' operation ('add_ln29_8', maxpool/max_pool.cpp:29) [349]  (1.73 ns)
	'sub' operation ('sub_ln29_4', maxpool/max_pool.cpp:29) [353]  (0 ns)
	'add' operation ('add_ln29_9', maxpool/max_pool.cpp:29) [354]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_4', maxpool/max_pool.cpp:29) [356]  (0 ns)
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [357]  (3.25 ns)

 <State 22>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [357]  (3.25 ns)
	'fcmp' operation ('tmp_40', maxpool/max_pool.cpp:29) [371]  (5.43 ns)

 <State 23>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', maxpool/max_pool.cpp:29) [371]  (5.43 ns)
	'and' operation ('and_ln29_9', maxpool/max_pool.cpp:29) [372]  (0.978 ns)
	'select' operation ('select_ln29_4', maxpool/max_pool.cpp:29) [373]  (0.698 ns)

 <State 24>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_5', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_5', maxpool/max_pool.cpp:20) [385]  (0 ns)
	'add' operation ('add_ln26_5', maxpool/max_pool.cpp:26) [394]  (1.78 ns)
	'mul' operation ('mul_ln29_5', maxpool/max_pool.cpp:29) [396]  (3.78 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'phi' operation ('mpc_0_5', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_5', maxpool/max_pool.cpp:23) [400]  (0 ns)
	'add' operation ('add_ln27', maxpool/max_pool.cpp:27) [408]  (1.74 ns)
	'add' operation ('add_ln29_10', maxpool/max_pool.cpp:29) [410]  (1.73 ns)
	'sub' operation ('sub_ln29_5', maxpool/max_pool.cpp:29) [414]  (0 ns)
	'add' operation ('add_ln29_11', maxpool/max_pool.cpp:29) [415]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_5', maxpool/max_pool.cpp:29) [417]  (0 ns)
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [418]  (3.25 ns)

 <State 26>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [418]  (3.25 ns)
	'fcmp' operation ('tmp_43', maxpool/max_pool.cpp:29) [432]  (5.43 ns)

 <State 27>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_43', maxpool/max_pool.cpp:29) [432]  (5.43 ns)
	'and' operation ('and_ln29_11', maxpool/max_pool.cpp:29) [433]  (0.978 ns)
	'select' operation ('select_ln29_5', maxpool/max_pool.cpp:29) [434]  (0.698 ns)

 <State 28>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_6', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_6', maxpool/max_pool.cpp:20) [446]  (0 ns)
	'add' operation ('add_ln26_6', maxpool/max_pool.cpp:26) [455]  (1.78 ns)
	'mul' operation ('mul_ln29_6', maxpool/max_pool.cpp:29) [457]  (3.78 ns)

 <State 29>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_6', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_6', maxpool/max_pool.cpp:23) [461]  (0 ns)
	'add' operation ('add_ln29_12', maxpool/max_pool.cpp:29) [471]  (1.73 ns)
	'sub' operation ('sub_ln29_6', maxpool/max_pool.cpp:29) [475]  (0 ns)
	'add' operation ('add_ln29_13', maxpool/max_pool.cpp:29) [476]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_6', maxpool/max_pool.cpp:29) [478]  (0 ns)
	'load' operation ('conv_out_load_6', maxpool/max_pool.cpp:29) on array 'conv_out' [479]  (3.25 ns)

 <State 30>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_6', maxpool/max_pool.cpp:29) on array 'conv_out' [479]  (3.25 ns)
	'fcmp' operation ('tmp_46', maxpool/max_pool.cpp:29) [493]  (5.43 ns)

 <State 31>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_46', maxpool/max_pool.cpp:29) [493]  (5.43 ns)
	'and' operation ('and_ln29_13', maxpool/max_pool.cpp:29) [494]  (0.978 ns)
	'select' operation ('select_ln29_6', maxpool/max_pool.cpp:29) [495]  (0.698 ns)

 <State 32>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_7', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_7', maxpool/max_pool.cpp:20) [507]  (0 ns)
	'add' operation ('add_ln26_7', maxpool/max_pool.cpp:26) [516]  (1.78 ns)
	'mul' operation ('mul_ln29_7', maxpool/max_pool.cpp:29) [518]  (3.78 ns)

 <State 33>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_7', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_7', maxpool/max_pool.cpp:23) [522]  (0 ns)
	'xor' operation ('xor_ln27_2', maxpool/max_pool.cpp:27) [529]  (0 ns)
	'add' operation ('add_ln29_14', maxpool/max_pool.cpp:29) [532]  (1.73 ns)
	'sub' operation ('sub_ln29_7', maxpool/max_pool.cpp:29) [536]  (0 ns)
	'add' operation ('add_ln29_15', maxpool/max_pool.cpp:29) [537]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_7', maxpool/max_pool.cpp:29) [539]  (0 ns)
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [540]  (3.25 ns)

 <State 34>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [540]  (3.25 ns)
	'fcmp' operation ('tmp_49', maxpool/max_pool.cpp:29) [554]  (5.43 ns)

 <State 35>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', maxpool/max_pool.cpp:29) [554]  (5.43 ns)
	'and' operation ('and_ln29_15', maxpool/max_pool.cpp:29) [555]  (0.978 ns)
	'select' operation ('select_ln29_7', maxpool/max_pool.cpp:29) [556]  (0.698 ns)

 <State 36>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_8', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_8', maxpool/max_pool.cpp:20) [568]  (0 ns)
	'add' operation ('add_ln26_8', maxpool/max_pool.cpp:26) [577]  (1.78 ns)
	'mul' operation ('mul_ln29_8', maxpool/max_pool.cpp:29) [579]  (3.78 ns)

 <State 37>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_8', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_8', maxpool/max_pool.cpp:23) [583]  (0 ns)
	'add' operation ('add_ln29_16', maxpool/max_pool.cpp:29) [592]  (1.73 ns)
	'sub' operation ('sub_ln29_8', maxpool/max_pool.cpp:29) [596]  (0 ns)
	'add' operation ('add_ln29_17', maxpool/max_pool.cpp:29) [597]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_8', maxpool/max_pool.cpp:29) [599]  (0 ns)
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [600]  (3.25 ns)

 <State 38>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [600]  (3.25 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [614]  (5.43 ns)

 <State 39>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [614]  (5.43 ns)
	'and' operation ('and_ln29_17', maxpool/max_pool.cpp:29) [615]  (0.978 ns)
	'select' operation ('select_ln29_8', maxpool/max_pool.cpp:29) [616]  (0.698 ns)

 <State 40>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_9', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_9', maxpool/max_pool.cpp:20) [628]  (0 ns)
	'add' operation ('add_ln26_9', maxpool/max_pool.cpp:26) [637]  (1.78 ns)
	'mul' operation ('mul_ln29_9', maxpool/max_pool.cpp:29) [639]  (3.78 ns)

 <State 41>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_9', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_9', maxpool/max_pool.cpp:23) [643]  (0 ns)
	'add' operation ('add_ln27_1', maxpool/max_pool.cpp:27) [651]  (1.78 ns)
	'add' operation ('add_ln29_18', maxpool/max_pool.cpp:29) [653]  (1.73 ns)
	'sub' operation ('sub_ln29_9', maxpool/max_pool.cpp:29) [657]  (0 ns)
	'add' operation ('add_ln29_19', maxpool/max_pool.cpp:29) [658]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_9', maxpool/max_pool.cpp:29) [660]  (0 ns)
	'load' operation ('conv_out_load_9', maxpool/max_pool.cpp:29) on array 'conv_out' [661]  (3.25 ns)

 <State 42>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_9', maxpool/max_pool.cpp:29) on array 'conv_out' [661]  (3.25 ns)
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [675]  (5.43 ns)

 <State 43>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [675]  (5.43 ns)
	'and' operation ('and_ln29_19', maxpool/max_pool.cpp:29) [676]  (0.978 ns)
	'select' operation ('select_ln29_9', maxpool/max_pool.cpp:29) [677]  (0.698 ns)

 <State 44>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_10', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_10', maxpool/max_pool.cpp:20) [689]  (0 ns)
	'add' operation ('add_ln26_10', maxpool/max_pool.cpp:26) [698]  (1.78 ns)
	'mul' operation ('mul_ln29_10', maxpool/max_pool.cpp:29) [700]  (3.78 ns)

 <State 45>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_10', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_10', maxpool/max_pool.cpp:23) [704]  (0 ns)
	'add' operation ('add_ln29_20', maxpool/max_pool.cpp:29) [713]  (1.73 ns)
	'sub' operation ('sub_ln29_10', maxpool/max_pool.cpp:29) [717]  (0 ns)
	'add' operation ('add_ln29_21', maxpool/max_pool.cpp:29) [718]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_10', maxpool/max_pool.cpp:29) [720]  (0 ns)
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [721]  (3.25 ns)

 <State 46>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [721]  (3.25 ns)
	'fcmp' operation ('tmp_58', maxpool/max_pool.cpp:29) [735]  (5.43 ns)

 <State 47>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_58', maxpool/max_pool.cpp:29) [735]  (5.43 ns)
	'and' operation ('and_ln29_21', maxpool/max_pool.cpp:29) [736]  (0.978 ns)
	'select' operation ('select_ln29_10', maxpool/max_pool.cpp:29) [737]  (0.698 ns)

 <State 48>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_11', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_11', maxpool/max_pool.cpp:20) [749]  (0 ns)
	'add' operation ('add_ln26_11', maxpool/max_pool.cpp:26) [758]  (1.78 ns)
	'mul' operation ('mul_ln29_11', maxpool/max_pool.cpp:29) [760]  (3.78 ns)

 <State 49>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc_0_11', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_11', maxpool/max_pool.cpp:23) [764]  (0 ns)
	'add' operation ('add_ln27_2', maxpool/max_pool.cpp:27) [772]  (1.78 ns)
	'add' operation ('add_ln29_22', maxpool/max_pool.cpp:29) [774]  (1.73 ns)
	'sub' operation ('sub_ln29_11', maxpool/max_pool.cpp:29) [778]  (0 ns)
	'add' operation ('add_ln29_23', maxpool/max_pool.cpp:29) [779]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_11', maxpool/max_pool.cpp:29) [781]  (0 ns)
	'load' operation ('conv_out_load_11', maxpool/max_pool.cpp:29) on array 'conv_out' [782]  (3.25 ns)

 <State 50>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_11', maxpool/max_pool.cpp:29) on array 'conv_out' [782]  (3.25 ns)
	'fcmp' operation ('tmp_61', maxpool/max_pool.cpp:29) [796]  (5.43 ns)

 <State 51>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_61', maxpool/max_pool.cpp:29) [796]  (5.43 ns)
	'and' operation ('and_ln29_23', maxpool/max_pool.cpp:29) [797]  (0.978 ns)
	'select' operation ('select_ln29_11', maxpool/max_pool.cpp:29) [798]  (0.698 ns)

 <State 52>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr_0_12', maxpool/max_pool.cpp:20) with incoming values : ('add_ln20_12', maxpool/max_pool.cpp:20) [810]  (0 ns)
	'add' operation ('add_ln26_12', maxpool/max_pool.cpp:26) [819]  (1.78 ns)
	'mul' operation ('mul_ln29_12', maxpool/max_pool.cpp:29) [821]  (3.78 ns)

 <State 53>: 8.8ns
The critical path consists of the following:
	'phi' operation ('mpc_0_12', maxpool/max_pool.cpp:23) with incoming values : ('add_ln23_12', maxpool/max_pool.cpp:23) [825]  (0 ns)
	'add' operation ('add_ln29_24', maxpool/max_pool.cpp:29) [835]  (1.73 ns)
	'sub' operation ('sub_ln29_12', maxpool/max_pool.cpp:29) [839]  (0 ns)
	'add' operation ('add_ln29_25', maxpool/max_pool.cpp:29) [840]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_12', maxpool/max_pool.cpp:29) [842]  (0 ns)
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [843]  (3.25 ns)

 <State 54>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [843]  (3.25 ns)
	'fcmp' operation ('tmp_64', maxpool/max_pool.cpp:29) [857]  (5.43 ns)

 <State 55>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', maxpool/max_pool.cpp:29) [857]  (5.43 ns)
	'and' operation ('and_ln29_25', maxpool/max_pool.cpp:29) [858]  (0.978 ns)
	'select' operation ('select_ln29_12', maxpool/max_pool.cpp:29) [859]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
