{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713977103453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 11:45:03 2024 " "Processing started: Wed Apr 24 11:45:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713977103454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713977103454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713977103454 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713977104888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713977105146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713977105146 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713977105193 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1713977105193 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713977105871 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~8\|datad " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~8\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datad " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datac " "Node \"G_FETCHLOGIC\|JUMP1\|G_ADD\|\\G_NBit_Adder:27:ADDI1\|AND2\|o_F~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105892 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713977105892 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:30:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|G_RA\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713977105894 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datac " "Node \"INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datac " "Node \"INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datac " "Node \"INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|dataa " "Node \"INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datac " "Node \"INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datac " "Node \"INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""} { "Warning" "WSTA_SCC_NODE" "INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105894 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713977105894 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:13:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:16:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:19:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:22:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:25:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:28:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|ADDI2\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|ADDI2\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:1:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|dataa " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:4:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:7:ADDI1\|AND2\|o_F\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""} { "Warning" "WSTA_SCC_NODE" "G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad " "Node \"G_FETCHLOGIC\|INCREMENT_PC\|\\G_NBit_Adder:10:ADDI1\|AND2\|o_F\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977105895 ""}  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1713977105895 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713977105959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713977105980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.255 " "Worst-case setup slack is 3.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.255               0.000 iCLK  " "    3.255               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977106057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 iCLK  " "    0.331               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977106068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977106071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977106073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.629 " "Worst-case minimum pulse width slack is 9.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.629               0.000 iCLK  " "    9.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977106076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977106076 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.255 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.255" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977106179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.255  " "Path #1: Setup slack is 3.255 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      3.076  R        clock network delay " "     3.076      3.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.232     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "     3.308      0.232     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.308      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q " "     3.308      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.900      0.592 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa " "     3.900      0.592 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.300      0.400 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     4.300      0.400 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad " "     4.552      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.677      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout " "     4.677      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.228 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad " "     4.905      0.228 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.030      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout " "     5.030      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.429      0.399 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "     5.429      0.399 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.554      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "     5.554      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.809      0.255 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac " "     5.809      0.255 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.090      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "     6.090      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.338      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "     6.338      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.463      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "     6.463      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.711      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "     6.711      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.836      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "     6.836      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.095      0.259 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac " "     7.095      0.259 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.376      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "     7.376      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.630      0.254 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac " "     7.630      0.254 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.911      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "     7.911      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.160      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad " "     8.160      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.285      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout " "     8.285      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.541      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac " "     8.541      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.822      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout " "     8.822      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.072      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad " "     9.072      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.197      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout " "     9.197      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.447      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad " "     9.447      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.572      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout " "     9.572      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.822      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad " "     9.822      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.947      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout " "     9.947      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.197      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad " "    10.197      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.322      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout " "    10.322      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.572      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad " "    10.572      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.697      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout " "    10.697      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.419      0.722 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac " "    11.419      0.722 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.700      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout " "    11.700      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.949      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad " "    11.949      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.074      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout " "    12.074      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.324      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad " "    12.324      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout " "    12.449      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.700      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad " "    12.700      0.251 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.825      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout " "    12.825      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.075      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad " "    13.075      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.200      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout " "    13.200      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.450      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad " "    13.450      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.575      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout " "    13.575      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.831      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac " "    13.831      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.112      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout " "    14.112      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.362      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad " "    14.362      0.250 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.487      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout " "    14.487      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.743      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac " "    14.743      0.256 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout " "    15.024      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.273      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad " "    15.273      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.398      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout " "    15.398      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.650      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad " "    15.650      0.252 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.775      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout " "    15.775      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.023      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad " "    16.023      0.248 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.148      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout " "    16.148      0.125 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.397      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac " "    16.397      0.249 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.678      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout " "    16.678      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.935      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac " "    16.935      0.257 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.216      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout " "    17.216      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.952      0.736 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac " "    17.952      0.736 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.233      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout " "    18.233      0.281 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.479      0.246 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac " "    18.479      0.246 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.760      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout " "    18.760      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.986      0.226 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad " "    18.986      0.226 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.111      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout " "    19.111      0.125 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.346      0.235 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac " "    19.346      0.235 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.627      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout " "    19.627      0.281 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.627      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d " "    19.627      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.731      0.104 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    19.731      0.104 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      2.980  R        clock network delay " "    22.980      2.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.988      0.008           clock pessimism removed " "    22.988      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968     -0.020           clock uncertainty " "    22.968     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      0.018     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    22.986      0.018     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.731 " "Data Arrival Time  :    19.731" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.986 " "Data Required Time :    22.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.255  " "Slack              :     3.255 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106180 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977106180 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.331 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.331" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977106194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.331  " "Path #1: Hold slack is 0.331 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\] " "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      2.965  R        clock network delay " "     2.965      2.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.232     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\] " "     3.197      0.232     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[5\]\|q " "     3.197      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.699 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[0\] " "     3.896      0.699 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.968      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.447      3.447  R        clock network delay " "     3.447      3.447  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.415     -0.032           clock pessimism removed " "     3.415     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.415      0.000           clock uncertainty " "     3.415      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.637      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.637      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.968 " "Data Arrival Time  :     3.968" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.637 " "Data Required Time :     3.637" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.331  " "Slack              :     0.331 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977106194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977106194 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713977106196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713977106238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713977106912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.627 " "Worst-case setup slack is 4.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.627               0.000 iCLK  " "    4.627               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 iCLK  " "    0.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977107200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977107202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 iCLK  " "    9.647               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.627 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.627" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.627  " "Path #1: Setup slack is 4.627 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      2.792  R        clock network delay " "     2.792      2.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.005      0.213     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "     3.005      0.213     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.005      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q " "     3.005      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.534      0.529 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa " "     3.534      0.529 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.357 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     3.891      0.357 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.230 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad " "     4.121      0.230 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.134 FR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout " "     4.255      0.134 FR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.443      0.188 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad " "     4.443      0.188 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.587      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout " "     4.587      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.967      0.380 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "     4.967      0.380 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.111      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "     5.111      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.317      0.206 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac " "     5.317      0.206 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "     5.582      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.790      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "     5.790      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.934      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "     5.934      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.142      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "     6.142      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.286      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "     6.286      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.495      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac " "     6.495      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.760      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "     6.760      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.965      0.205 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac " "     6.965      0.205 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.230      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "     7.230      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.439      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad " "     7.439      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.583      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout " "     7.583      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.790      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac " "     7.790      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.055      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout " "     8.055      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.264      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad " "     8.264      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.408      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout " "     8.408      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.618      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad " "     8.618      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.762      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout " "     8.762      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.971      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad " "     8.971      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.115      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout " "     9.115      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.324      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad " "     9.324      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.468      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout " "     9.468      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.677      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad " "     9.677      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout " "     9.821      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.487      0.666 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac " "    10.487      0.666 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.752      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout " "    10.752      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.961      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad " "    10.961      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.105      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout " "    11.105      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.314      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad " "    11.314      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.458      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout " "    11.458      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.668      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad " "    11.668      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.812      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout " "    11.812      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.022      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad " "    12.022      0.210 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.166      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout " "    12.166      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.375      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad " "    12.375      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.519      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout " "    12.519      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.726      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac " "    12.726      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.991      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout " "    12.991      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.200      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad " "    13.200      0.209 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.344      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout " "    13.344      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.551      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac " "    13.551      0.207 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.816      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout " "    13.816      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.024      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad " "    14.024      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.168      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout " "    14.168      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.379      0.211 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad " "    14.379      0.211 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.523      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout " "    14.523      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.731      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad " "    14.731      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.875      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout " "    14.875      0.144 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.070      0.195 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac " "    15.070      0.195 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.335      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout " "    15.335      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.543      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac " "    15.543      0.208 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.808      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout " "    15.808      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.495      0.687 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac " "    16.495      0.687 RR    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.760      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout " "    16.760      0.265 RR  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.954      0.194 RR    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac " "    16.954      0.194 RR    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.219      0.265 RR  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout " "    17.219      0.265 RR  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.406      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad " "    17.406      0.187 RR    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.531      0.125 RF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout " "    17.531      0.125 RF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.745      0.214 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac " "    17.745      0.214 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.997      0.252 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout " "    17.997      0.252 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.997      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d " "    17.997      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.087      0.090 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    18.087      0.090 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.708      2.708  R        clock network delay " "    22.708      2.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      0.007           clock pessimism removed " "    22.715      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695     -0.020           clock uncertainty " "    22.695     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.714      0.019     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    22.714      0.019     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.087 " "Data Arrival Time  :    18.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.714 " "Data Required Time :    22.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.627  " "Slack              :     4.627 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107311 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107325 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107325 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[16\] " "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.697      2.697  R        clock network delay " "     2.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.213     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[16\] " "     2.910      0.213     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.910      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[16\]\|q " "     2.910      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.559      0.649 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a14\|portadatain\[2\] " "     3.559      0.649 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a14\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0 " "     3.632      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125  R        clock network delay " "     3.125      3.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.097     -0.028           clock pessimism removed " "     3.097     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.097      0.000           clock uncertainty " "     3.097      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0 " "     3.298      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a14~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.632 " "Data Arrival Time  :     3.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.298 " "Data Required Time :     3.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107326 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107326 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713977107328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.813 " "Worst-case setup slack is 11.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.813               0.000 iCLK  " "   11.813               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 iCLK  " "    0.131               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977107569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713977107572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713977107577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713977107577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.813 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.813" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.813  " "Path #1: Setup slack is 11.813 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "From Node    : Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "To Node      : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      1.649  R        clock network delay " "     1.649      1.649  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.105     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q " "     1.754      0.105     uTco  Decode_Execute_Reg:D_EX\|dffg:REG_Src\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q " "     1.754      0.000 FF  CELL  D_EX\|REG_Src\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.297 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa " "     2.051      0.297 FF    IC  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.193 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout " "     2.244      0.193 FF  CELL  G_ALU\|G_MUX_IMM\|\\G_NBit_MUX:0:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.365      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad " "     2.365      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.428      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout " "     2.428      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|ADDI\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.537      0.109 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad " "     2.537      0.109 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.600      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout " "     2.600      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:1:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.799      0.199 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad " "     2.799      0.199 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.862      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout " "     2.862      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:2:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac " "     2.984      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.117      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout " "     3.117      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:3:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad " "     3.235      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout " "     3.298      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:4:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad " "     3.417      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.480      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout " "     3.480      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:5:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.606      0.126 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac " "     3.606      0.126 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.739      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout " "     3.739      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:6:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac " "     3.861      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.994      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout " "     3.994      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:7:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad " "     4.113      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.176      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout " "     4.176      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:8:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.300      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac " "     4.300      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.433      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout " "     4.433      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:9:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.552      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad " "     4.552      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout " "     4.615      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:10:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.735      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad " "     4.735      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.798      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout " "     4.798      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:11:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.917      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad " "     4.917      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.980      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout " "     4.980      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:12:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad " "     5.099      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.162      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout " "     5.162      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:13:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.280      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad " "     5.280      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.343      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout " "     5.343      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:14:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.733      0.390 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac " "     5.733      0.390 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.866      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout " "     5.866      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:15:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.985      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad " "     5.985      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.048      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout " "     6.048      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:16:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.167      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad " "     6.167      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.230      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout " "     6.230      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:17:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.351      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad " "     6.351      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.414      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout " "     6.414      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:18:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.534      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad " "     6.534      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.597      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout " "     6.597      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:19:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.716      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad " "     6.716      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.779      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout " "     6.779      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:20:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.903      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac " "     6.903      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.036      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout " "     7.036      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:21:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.155      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad " "     7.155      0.119 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout " "     7.218      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:22:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.341      0.123 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac " "     7.341      0.123 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.474      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout " "     7.474      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:23:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.594      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad " "     7.594      0.120 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.657      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout " "     7.657      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:24:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.778      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad " "     7.778      0.121 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.841      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout " "     7.841      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:25:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.959      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad " "     7.959      0.118 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.022      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout " "     8.022      0.063 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:26:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.144      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac " "     8.144      0.122 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.277      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout " "     8.277      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:27:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.401      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac " "     8.401      0.124 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.534      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout " "     8.534      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:28:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.927      0.393 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac " "     8.927      0.393 FF    IC  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.060      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout " "     9.060      0.133 FF  CELL  G_ALU\|G_ADDSUB\|N_Bit_Adder\|\\G_NBit_Adder:29:ADDI1\|OR1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.180      0.120 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac " "     9.180      0.120 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~234\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.313      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout " "     9.313      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~234\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.420      0.107 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad " "     9.420      0.107 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~236\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.483      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout " "     9.483      0.063 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~236\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.595      0.112 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac " "     9.595      0.112 FF    IC  G_ALU\|G_SELECT\|o_result\[31\]~237\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.728      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout " "     9.728      0.133 FF  CELL  G_ALU\|G_SELECT\|o_result\[31\]~237\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.728      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d " "     9.728      0.000 FF    IC  EX_MEM\|REG_ALURESULT\|s_Q\[31\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.778      0.050 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "     9.778      0.050 FF  CELL  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      1.599  R        clock network delay " "    21.599      1.599  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.604      0.005           clock pessimism removed " "    21.604      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584     -0.020           clock uncertainty " "    21.584     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.591      0.007     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\] " "    21.591      0.007     uTsu  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_ALURESULT\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.778 " "Data Arrival Time  :     9.778" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.591 " "Data Required Time :    21.591" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.813  " "Slack              :    11.813 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107691 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107691 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107691 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.131  " "Path #1: Hold slack is 0.131 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\] " "From Node    : Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.590      1.590  R        clock network delay " "     1.590      1.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.105     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\] " "     1.695      0.105     uTco  Execute_Memory_Reg:EX_MEM\|Nbit_dffg:REG_DMEMDATA\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[5\]\|q " "     1.695      0.000 RR  CELL  EX_MEM\|REG_DMEMDATA\|s_Q\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.020      0.325 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[0\] " "     2.020      0.325 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.056      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     2.056      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      1.841  R        clock network delay " "     1.841      1.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821     -0.020           clock pessimism removed " "     1.821     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      0.000           clock uncertainty " "     1.821      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     1.925      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.056 " "Data Arrival Time  :     2.056" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.925 " "Data Required Time :     1.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.131  " "Slack              :     0.131 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1713977107692 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713977107692 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713977108106 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713977108117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 79 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713977108209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 11:45:08 2024 " "Processing ended: Wed Apr 24 11:45:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713977108209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713977108209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713977108209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713977108209 ""}
