#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000200a6b949c0 .scope module, "mux_tb" "mux_tb" 2 2;
 .timescale -9 -9;
v00000200a6b5ea10_0 .var "A", 0 0;
v00000200a6bec820_0 .var "B", 0 0;
v00000200a6bec8c0_0 .var "S", 0 0;
v00000200a6bec960_0 .net "Y", 0 0, L_00000200a6b73100;  1 drivers
S_00000200a6b5bbd0 .scope module, "uut" "mux" 2 13, 3 1 0, S_00000200a6b949c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
L_00000200a6b72bc0 .functor NOT 1, v00000200a6bec8c0_0, C4<0>, C4<0>, C4<0>;
L_00000200a6b72db0 .functor AND 1, v00000200a6b5ea10_0, L_00000200a6b72bc0, C4<1>, C4<1>;
L_00000200a6b72fa0 .functor AND 1, v00000200a6bec820_0, v00000200a6bec8c0_0, C4<1>, C4<1>;
L_00000200a6b73100 .functor OR 1, L_00000200a6b72db0, L_00000200a6b72fa0, C4<0>, C4<0>;
v00000200a6b5e650_0 .net "A", 0 0, v00000200a6b5ea10_0;  1 drivers
v00000200a6b72930_0 .net "ASn", 0 0, L_00000200a6b72db0;  1 drivers
v00000200a6b5e6f0_0 .net "B", 0 0, v00000200a6bec820_0;  1 drivers
v00000200a6b5e790_0 .net "BS", 0 0, L_00000200a6b72fa0;  1 drivers
v00000200a6b5e830_0 .net "S", 0 0, v00000200a6bec8c0_0;  1 drivers
v00000200a6b5e8d0_0 .net "Sn", 0 0, L_00000200a6b72bc0;  1 drivers
v00000200a6b5e970_0 .net "Y", 0 0, L_00000200a6b73100;  alias, 1 drivers
    .scope S_00000200a6b949c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6b5ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec8c0_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6b5ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec8c0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6b5ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6bec8c0_0, 0, 1;
    %delay 140, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6b5ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6bec820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6bec8c0_0, 0, 1;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000200a6b5ea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6bec820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000200a6bec8c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000200a6b949c0;
T_1 ;
    %vpi_call 2 46 "$display", "Starting Testbench..." {0 0 0};
    %delay 800, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000200a6b949c0;
T_2 ;
    %vpi_call 2 54 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\design.v";
