{
  "Top": "radix",
  "RtlTop": "radix",
  "RtlPrefix": "",
  "RtlSubPrefix": "radix_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "char const *",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top radix -name radix",
      "set_directive_top radix -name radix"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "radix"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "radix",
    "Version": "1.0",
    "DisplayName": "Radix",
    "Revision": "2112785233",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_radix_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/Code\/radix\/radix.c"],
    "Vhdl": [
      "impl\/vhdl\/radix_control_s_axi.vhd",
      "impl\/vhdl\/radix_count_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/radix_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/radix_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_9_1.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_26_2.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_30_3.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_34_4.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_38_5.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_43_6.vhd",
      "impl\/vhdl\/radix_radix_Pipeline_VITIS_LOOP_67_1.vhd",
      "impl\/vhdl\/radix_sdiv_32ns_32ns_32_36_1.vhd",
      "impl\/vhdl\/radix_sdiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/radix_srem_32ns_5ns_3_36_1.vhd",
      "impl\/vhdl\/radix_srem_32ns_5ns_5_36_seq_1.vhd",
      "impl\/vhdl\/radix_srem_32ns_5ns_32_36_1.vhd",
      "impl\/vhdl\/radix_vla13_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/radix.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/radix_control_s_axi.v",
      "impl\/verilog\/radix_count_RAM_AUTO_1R1W.v",
      "impl\/verilog\/radix_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/radix_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_9_1.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_26_2.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_30_3.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_34_4.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_38_5.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_43_6.v",
      "impl\/verilog\/radix_radix_Pipeline_VITIS_LOOP_67_1.v",
      "impl\/verilog\/radix_sdiv_32ns_32ns_32_36_1.v",
      "impl\/verilog\/radix_sdiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/radix_srem_32ns_5ns_3_36_1.v",
      "impl\/verilog\/radix_srem_32ns_5ns_5_36_seq_1.v",
      "impl\/verilog\/radix_srem_32ns_5ns_32_36_1.v",
      "impl\/verilog\/radix_vla13_RAM_AUTO_1R1W.v",
      "impl\/verilog\/radix.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/radix_v1_0\/data\/radix.mdd",
      "impl\/misc\/drivers\/radix_v1_0\/data\/radix.tcl",
      "impl\/misc\/drivers\/radix_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/radix_v1_0\/src\/xradix.c",
      "impl\/misc\/drivers\/radix_v1_0\/src\/xradix.h",
      "impl\/misc\/drivers\/radix_v1_0\/src\/xradix_hw.h",
      "impl\/misc\/drivers\/radix_v1_0\/src\/xradix_linux.c",
      "impl\/misc\/drivers\/radix_v1_0\/src\/xradix_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/radix.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_r",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "input_r",
              "access": "W",
              "description": "Bit 7 to 0 of input_r"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "output_r",
          "access": "R",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "R",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_ctrl",
          "access": "R",
          "description": "Control signal of output_r",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "output_r_ap_vld",
              "access": "R",
              "description": "Control signal output_r_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "radix",
      "Instances": [
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_67_1",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_9_1",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_20_1",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_26_2",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_30_3",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_34_4",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_38_5",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172"
        },
        {
          "ModuleName": "radix_Pipeline_VITIS_LOOP_43_6",
          "InstanceName": "grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180"
        }
      ]
    },
    "Info": {
      "radix_Pipeline_VITIS_LOOP_67_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_9_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_20_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_26_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_30_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_34_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_38_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix_Pipeline_VITIS_LOOP_43_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "radix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "radix_Pipeline_VITIS_LOOP_67_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.602"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "71",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "100",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_9_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.278"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "7",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "120",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_20_1": {
        "Latency": {
          "LatencyBest": "79",
          "LatencyAvg": "79",
          "LatencyWorst": "79",
          "PipelineII": "79",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.972"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "7",
            "Latency": "77",
            "PipelineII": "1",
            "PipelineDepth": "72"
          }],
        "Area": {
          "FF": "4906",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "3660",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_26_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_30_3": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.848"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_3",
            "TripCount": "8",
            "Latency": "79",
            "PipelineII": "1",
            "PipelineDepth": "73"
          }],
        "Area": {
          "FF": "4815",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "3653",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_34_4": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.602"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_4",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "42",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_38_5": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.848"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_5",
            "TripCount": "8",
            "Latency": "79",
            "PipelineII": "1",
            "PipelineDepth": "73"
          }],
        "Area": {
          "FF": "4911",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "3676",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix_Pipeline_VITIS_LOOP_43_6": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.460"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_6",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "radix": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.233"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "16469",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "13341",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-25 09:13:48 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
