#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Sep 10 19:08:31 2024
# Process ID: 22224
# Current directory: Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.runs/synth_1
# Command line: vivado.exe -log top_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl
# Log file: Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.runs/synth_1/top_design.vds
# Journal file: Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.runs/synth_1\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68518 MB
#-----------------------------------------------------------
source top_design.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/utils_1/imports/synth_1/hx75_hex_7seg.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_design -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1336.504 ; gain = 440.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_design' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'key44' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:86]
WARNING: [Synth 8-567] referenced signal 'key_flag' should be on the sensitivity list [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:82]
INFO: [Synth 8-6155] done synthesizing module 'key44' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:1]
INFO: [Synth 8-6157] synthesizing module 'IO_deal' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/IO_deal.v:25]
INFO: [Synth 8-6155] done synthesizing module 'IO_deal' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/IO_deal.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'recharge_money_value' does not match port width (8) of module 'IO_deal' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:57]
WARNING: [Synth 8-7071] port 'pay_money' of module 'IO_deal' is unconnected for instance 'U2' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:48]
WARNING: [Synth 8-7023] instance 'U2' of module 'IO_deal' has 13 connections declared, but only 12 given [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:48]
INFO: [Synth 8-6157] synthesizing module 'seg_dtxs' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/hx75_hex_7seg.v:2]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/hx75_hex_7seg.v:26]
INFO: [Synth 8-6155] done synthesizing module 'seg_dtxs' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/hx75_hex_7seg.v:2]
INFO: [Synth 8-6157] synthesizing module 'Select' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/Select.v:2]
WARNING: [Synth 8-567] referenced signal 'start_station_value' should be on the sensitivity list [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/Select.v:13]
WARNING: [Synth 8-567] referenced signal 'end_station_value' should be on the sensitivity list [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/Select.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Select' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/Select.v:2]
INFO: [Synth 8-6157] synthesizing module 'switch' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/switch.v:21]
INFO: [Synth 8-6155] done synthesizing module 'switch' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/switch.v:21]
INFO: [Synth 8-6157] synthesizing module 'State_one' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/State_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_one' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/State_one.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:3]
WARNING: [Synth 8-7137] Register key_flag_reg in module key44 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:18]
WARNING: [Synth 8-7137] Register col_reg_reg in module key44 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:68]
WARNING: [Synth 8-7137] Register row_reg_reg in module key44 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:69]
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/IO_deal.v:79]
WARNING: [Synth 8-6014] Unused sequential element top_state_reg was removed.  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/switch.v:42]
WARNING: [Synth 8-6014] Unused sequential element ten_unit_reg was removed.  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/State_one.v:41]
WARNING: [Synth 8-6014] Unused sequential element one_unit_reg was removed.  [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/State_one.v:42]
WARNING: [Synth 8-3848] Net pay_money in module/entity top_design does not have driver. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/new/key_7seg.v:26]
WARNING: [Synth 8-7129] Port clk in module Select is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[15] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[14] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[13] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[12] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[11] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[10] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[9] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[8] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[7] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[6] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[5] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[4] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[3] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[2] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[1] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port pay_money[0] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[15] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[14] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[13] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[12] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[11] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[10] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[9] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[8] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[7] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[6] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[5] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[4] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[3] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[2] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[1] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port recharge_money[0] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port segdisp_state[3] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port segdisp_state[2] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port segdisp_state[1] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port segdisp_state[0] in module seg_dtxs is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IO_deal is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module IO_deal is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[4]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'beep'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso_DAT0'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi_CMD'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_clk'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cs_DAT3'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT1'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT2'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_RXD'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_TXD'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vn_in'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports cam_pclk]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:122]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pwdn'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[3]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[4]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[5]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[6]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[7]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_href'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_scl'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sda'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxc'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[3]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txc'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_tx_ctl'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_txd[3]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[0]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[1]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[2]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[3]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[4]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[5]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[6]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[7]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[8]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[9]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[10]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[11]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'P1IO[12]'. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/constrs_1/imports/DSD/7A75_FPGA_IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
                  iSTATE |                           000010 |                              001
                 iSTATE0 |                           000100 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'key44'
WARNING: [Synth 8-327] inferring latch for variable 'key_value_reg' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/imports/sources_1/imports/IDES/key44_scan.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'price_reg' [Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.srcs/sources_1/new/Select.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 7     
	   6 Input    6 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	  11 Input    3 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 5     
	  17 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:16 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:26 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     7|
|4     |LUT2   |   609|
|5     |LUT3   |   280|
|6     |LUT4   |   476|
|7     |LUT5   |   537|
|8     |LUT6   |  2780|
|9     |MUXF7  |     6|
|10    |FDRE   |   151|
|11    |FDSE   |     4|
|12    |LD     |     4|
|13    |LDC    |     4|
|14    |IBUF   |     9|
|15    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:24 . Memory (MB): peak = 2295.492 ; gain = 1399.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 2295.492 ; gain = 1399.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_design' is not ideal for floorplanning, since the cellview 'IO_deal' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 4 instances

Synth Design complete | Checksum: a6cd4c08
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 159 Warnings, 104 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2295.492 ; gain = 1807.211
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2295.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/FPGA/Railway_System/Railway_System_V3/hx75_key_7seg.runs/synth_1/top_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_design_utilization_synth.rpt -pb top_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 19:10:07 2024...
