library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DisplayDemoVHDL is
    port(KEY  : in  std_logic_vector(0 downto 0);
	      SW   : in  std_logic_vector(3 downto 0);
			LEDG : out std_logic_vector(3 downto 0);
			LEDR : out std_logic_vector(6 downto 0);
			HEX0 : out std_logic_vector(6 downto 0));
end DisplayDemoVHDL;

architecture Behavioral of DisplayDemoVHDL is
begin
	inst0 : entity work.Bin7SegDecoder(Behavioral)
	        port map(KEY(0) => enable,
			           SW     => binInput,
						  LEDG   => binInput,
						  HEX0   => decOut_n,
						  LEDR   => decOut_n);
end Behavioral;