{
  "module_name": "nic3_qm1_regs.h",
  "hash_id": "926c73292e582e19e09db2e5ae73109552fd002f6fb8587b15ce5a47706e7c7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic3_qm1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC3_QM1_REGS_H_\n#define ASIC_REG_NIC3_QM1_REGS_H_\n\n \n\n#define mmNIC3_QM1_GLBL_CFG0                                         0xDA2000\n\n#define mmNIC3_QM1_GLBL_CFG1                                         0xDA2004\n\n#define mmNIC3_QM1_GLBL_PROT                                         0xDA2008\n\n#define mmNIC3_QM1_GLBL_ERR_CFG                                      0xDA200C\n\n#define mmNIC3_QM1_GLBL_SECURE_PROPS_0                               0xDA2010\n\n#define mmNIC3_QM1_GLBL_SECURE_PROPS_1                               0xDA2014\n\n#define mmNIC3_QM1_GLBL_SECURE_PROPS_2                               0xDA2018\n\n#define mmNIC3_QM1_GLBL_SECURE_PROPS_3                               0xDA201C\n\n#define mmNIC3_QM1_GLBL_SECURE_PROPS_4                               0xDA2020\n\n#define mmNIC3_QM1_GLBL_NON_SECURE_PROPS_0                           0xDA2024\n\n#define mmNIC3_QM1_GLBL_NON_SECURE_PROPS_1                           0xDA2028\n\n#define mmNIC3_QM1_GLBL_NON_SECURE_PROPS_2                           0xDA202C\n\n#define mmNIC3_QM1_GLBL_NON_SECURE_PROPS_3                           0xDA2030\n\n#define mmNIC3_QM1_GLBL_NON_SECURE_PROPS_4                           0xDA2034\n\n#define mmNIC3_QM1_GLBL_STS0                                         0xDA2038\n\n#define mmNIC3_QM1_GLBL_STS1_0                                       0xDA2040\n\n#define mmNIC3_QM1_GLBL_STS1_1                                       0xDA2044\n\n#define mmNIC3_QM1_GLBL_STS1_2                                       0xDA2048\n\n#define mmNIC3_QM1_GLBL_STS1_3                                       0xDA204C\n\n#define mmNIC3_QM1_GLBL_STS1_4                                       0xDA2050\n\n#define mmNIC3_QM1_GLBL_MSG_EN_0                                     0xDA2054\n\n#define mmNIC3_QM1_GLBL_MSG_EN_1                                     0xDA2058\n\n#define mmNIC3_QM1_GLBL_MSG_EN_2                                     0xDA205C\n\n#define mmNIC3_QM1_GLBL_MSG_EN_3                                     0xDA2060\n\n#define mmNIC3_QM1_GLBL_MSG_EN_4                                     0xDA2068\n\n#define mmNIC3_QM1_PQ_BASE_LO_0                                      0xDA2070\n\n#define mmNIC3_QM1_PQ_BASE_LO_1                                      0xDA2074\n\n#define mmNIC3_QM1_PQ_BASE_LO_2                                      0xDA2078\n\n#define mmNIC3_QM1_PQ_BASE_LO_3                                      0xDA207C\n\n#define mmNIC3_QM1_PQ_BASE_HI_0                                      0xDA2080\n\n#define mmNIC3_QM1_PQ_BASE_HI_1                                      0xDA2084\n\n#define mmNIC3_QM1_PQ_BASE_HI_2                                      0xDA2088\n\n#define mmNIC3_QM1_PQ_BASE_HI_3                                      0xDA208C\n\n#define mmNIC3_QM1_PQ_SIZE_0                                         0xDA2090\n\n#define mmNIC3_QM1_PQ_SIZE_1                                         0xDA2094\n\n#define mmNIC3_QM1_PQ_SIZE_2                                         0xDA2098\n\n#define mmNIC3_QM1_PQ_SIZE_3                                         0xDA209C\n\n#define mmNIC3_QM1_PQ_PI_0                                           0xDA20A0\n\n#define mmNIC3_QM1_PQ_PI_1                                           0xDA20A4\n\n#define mmNIC3_QM1_PQ_PI_2                                           0xDA20A8\n\n#define mmNIC3_QM1_PQ_PI_3                                           0xDA20AC\n\n#define mmNIC3_QM1_PQ_CI_0                                           0xDA20B0\n\n#define mmNIC3_QM1_PQ_CI_1                                           0xDA20B4\n\n#define mmNIC3_QM1_PQ_CI_2                                           0xDA20B8\n\n#define mmNIC3_QM1_PQ_CI_3                                           0xDA20BC\n\n#define mmNIC3_QM1_PQ_CFG0_0                                         0xDA20C0\n\n#define mmNIC3_QM1_PQ_CFG0_1                                         0xDA20C4\n\n#define mmNIC3_QM1_PQ_CFG0_2                                         0xDA20C8\n\n#define mmNIC3_QM1_PQ_CFG0_3                                         0xDA20CC\n\n#define mmNIC3_QM1_PQ_CFG1_0                                         0xDA20D0\n\n#define mmNIC3_QM1_PQ_CFG1_1                                         0xDA20D4\n\n#define mmNIC3_QM1_PQ_CFG1_2                                         0xDA20D8\n\n#define mmNIC3_QM1_PQ_CFG1_3                                         0xDA20DC\n\n#define mmNIC3_QM1_PQ_ARUSER_31_11_0                                 0xDA20E0\n\n#define mmNIC3_QM1_PQ_ARUSER_31_11_1                                 0xDA20E4\n\n#define mmNIC3_QM1_PQ_ARUSER_31_11_2                                 0xDA20E8\n\n#define mmNIC3_QM1_PQ_ARUSER_31_11_3                                 0xDA20EC\n\n#define mmNIC3_QM1_PQ_STS0_0                                         0xDA20F0\n\n#define mmNIC3_QM1_PQ_STS0_1                                         0xDA20F4\n\n#define mmNIC3_QM1_PQ_STS0_2                                         0xDA20F8\n\n#define mmNIC3_QM1_PQ_STS0_3                                         0xDA20FC\n\n#define mmNIC3_QM1_PQ_STS1_0                                         0xDA2100\n\n#define mmNIC3_QM1_PQ_STS1_1                                         0xDA2104\n\n#define mmNIC3_QM1_PQ_STS1_2                                         0xDA2108\n\n#define mmNIC3_QM1_PQ_STS1_3                                         0xDA210C\n\n#define mmNIC3_QM1_CQ_CFG0_0                                         0xDA2110\n\n#define mmNIC3_QM1_CQ_CFG0_1                                         0xDA2114\n\n#define mmNIC3_QM1_CQ_CFG0_2                                         0xDA2118\n\n#define mmNIC3_QM1_CQ_CFG0_3                                         0xDA211C\n\n#define mmNIC3_QM1_CQ_CFG0_4                                         0xDA2120\n\n#define mmNIC3_QM1_CQ_CFG1_0                                         0xDA2124\n\n#define mmNIC3_QM1_CQ_CFG1_1                                         0xDA2128\n\n#define mmNIC3_QM1_CQ_CFG1_2                                         0xDA212C\n\n#define mmNIC3_QM1_CQ_CFG1_3                                         0xDA2130\n\n#define mmNIC3_QM1_CQ_CFG1_4                                         0xDA2134\n\n#define mmNIC3_QM1_CQ_ARUSER_31_11_0                                 0xDA2138\n\n#define mmNIC3_QM1_CQ_ARUSER_31_11_1                                 0xDA213C\n\n#define mmNIC3_QM1_CQ_ARUSER_31_11_2                                 0xDA2140\n\n#define mmNIC3_QM1_CQ_ARUSER_31_11_3                                 0xDA2144\n\n#define mmNIC3_QM1_CQ_ARUSER_31_11_4                                 0xDA2148\n\n#define mmNIC3_QM1_CQ_STS0_0                                         0xDA214C\n\n#define mmNIC3_QM1_CQ_STS0_1                                         0xDA2150\n\n#define mmNIC3_QM1_CQ_STS0_2                                         0xDA2154\n\n#define mmNIC3_QM1_CQ_STS0_3                                         0xDA2158\n\n#define mmNIC3_QM1_CQ_STS0_4                                         0xDA215C\n\n#define mmNIC3_QM1_CQ_STS1_0                                         0xDA2160\n\n#define mmNIC3_QM1_CQ_STS1_1                                         0xDA2164\n\n#define mmNIC3_QM1_CQ_STS1_2                                         0xDA2168\n\n#define mmNIC3_QM1_CQ_STS1_3                                         0xDA216C\n\n#define mmNIC3_QM1_CQ_STS1_4                                         0xDA2170\n\n#define mmNIC3_QM1_CQ_PTR_LO_0                                       0xDA2174\n\n#define mmNIC3_QM1_CQ_PTR_HI_0                                       0xDA2178\n\n#define mmNIC3_QM1_CQ_TSIZE_0                                        0xDA217C\n\n#define mmNIC3_QM1_CQ_CTL_0                                          0xDA2180\n\n#define mmNIC3_QM1_CQ_PTR_LO_1                                       0xDA2184\n\n#define mmNIC3_QM1_CQ_PTR_HI_1                                       0xDA2188\n\n#define mmNIC3_QM1_CQ_TSIZE_1                                        0xDA218C\n\n#define mmNIC3_QM1_CQ_CTL_1                                          0xDA2190\n\n#define mmNIC3_QM1_CQ_PTR_LO_2                                       0xDA2194\n\n#define mmNIC3_QM1_CQ_PTR_HI_2                                       0xDA2198\n\n#define mmNIC3_QM1_CQ_TSIZE_2                                        0xDA219C\n\n#define mmNIC3_QM1_CQ_CTL_2                                          0xDA21A0\n\n#define mmNIC3_QM1_CQ_PTR_LO_3                                       0xDA21A4\n\n#define mmNIC3_QM1_CQ_PTR_HI_3                                       0xDA21A8\n\n#define mmNIC3_QM1_CQ_TSIZE_3                                        0xDA21AC\n\n#define mmNIC3_QM1_CQ_CTL_3                                          0xDA21B0\n\n#define mmNIC3_QM1_CQ_PTR_LO_4                                       0xDA21B4\n\n#define mmNIC3_QM1_CQ_PTR_HI_4                                       0xDA21B8\n\n#define mmNIC3_QM1_CQ_TSIZE_4                                        0xDA21BC\n\n#define mmNIC3_QM1_CQ_CTL_4                                          0xDA21C0\n\n#define mmNIC3_QM1_CQ_PTR_LO_STS_0                                   0xDA21C4\n\n#define mmNIC3_QM1_CQ_PTR_LO_STS_1                                   0xDA21C8\n\n#define mmNIC3_QM1_CQ_PTR_LO_STS_2                                   0xDA21CC\n\n#define mmNIC3_QM1_CQ_PTR_LO_STS_3                                   0xDA21D0\n\n#define mmNIC3_QM1_CQ_PTR_LO_STS_4                                   0xDA21D4\n\n#define mmNIC3_QM1_CQ_PTR_HI_STS_0                                   0xDA21D8\n\n#define mmNIC3_QM1_CQ_PTR_HI_STS_1                                   0xDA21DC\n\n#define mmNIC3_QM1_CQ_PTR_HI_STS_2                                   0xDA21E0\n\n#define mmNIC3_QM1_CQ_PTR_HI_STS_3                                   0xDA21E4\n\n#define mmNIC3_QM1_CQ_PTR_HI_STS_4                                   0xDA21E8\n\n#define mmNIC3_QM1_CQ_TSIZE_STS_0                                    0xDA21EC\n\n#define mmNIC3_QM1_CQ_TSIZE_STS_1                                    0xDA21F0\n\n#define mmNIC3_QM1_CQ_TSIZE_STS_2                                    0xDA21F4\n\n#define mmNIC3_QM1_CQ_TSIZE_STS_3                                    0xDA21F8\n\n#define mmNIC3_QM1_CQ_TSIZE_STS_4                                    0xDA21FC\n\n#define mmNIC3_QM1_CQ_CTL_STS_0                                      0xDA2200\n\n#define mmNIC3_QM1_CQ_CTL_STS_1                                      0xDA2204\n\n#define mmNIC3_QM1_CQ_CTL_STS_2                                      0xDA2208\n\n#define mmNIC3_QM1_CQ_CTL_STS_3                                      0xDA220C\n\n#define mmNIC3_QM1_CQ_CTL_STS_4                                      0xDA2210\n\n#define mmNIC3_QM1_CQ_IFIFO_CNT_0                                    0xDA2214\n\n#define mmNIC3_QM1_CQ_IFIFO_CNT_1                                    0xDA2218\n\n#define mmNIC3_QM1_CQ_IFIFO_CNT_2                                    0xDA221C\n\n#define mmNIC3_QM1_CQ_IFIFO_CNT_3                                    0xDA2220\n\n#define mmNIC3_QM1_CQ_IFIFO_CNT_4                                    0xDA2224\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_LO_0                            0xDA2228\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_LO_1                            0xDA222C\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_LO_2                            0xDA2230\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_LO_3                            0xDA2234\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_LO_4                            0xDA2238\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_HI_0                            0xDA223C\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_HI_1                            0xDA2240\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_HI_2                            0xDA2244\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_HI_3                            0xDA2248\n\n#define mmNIC3_QM1_CP_MSG_BASE0_ADDR_HI_4                            0xDA224C\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_LO_0                            0xDA2250\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_LO_1                            0xDA2254\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_LO_2                            0xDA2258\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_LO_3                            0xDA225C\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_LO_4                            0xDA2260\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_HI_0                            0xDA2264\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_HI_1                            0xDA2268\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_HI_2                            0xDA226C\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_HI_3                            0xDA2270\n\n#define mmNIC3_QM1_CP_MSG_BASE1_ADDR_HI_4                            0xDA2274\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_LO_0                            0xDA2278\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_LO_1                            0xDA227C\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_LO_2                            0xDA2280\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_LO_3                            0xDA2284\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_LO_4                            0xDA2288\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_HI_0                            0xDA228C\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_HI_1                            0xDA2290\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_HI_2                            0xDA2294\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_HI_3                            0xDA2298\n\n#define mmNIC3_QM1_CP_MSG_BASE2_ADDR_HI_4                            0xDA229C\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_LO_0                            0xDA22A0\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_LO_1                            0xDA22A4\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_LO_2                            0xDA22A8\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_LO_3                            0xDA22AC\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_LO_4                            0xDA22B0\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_HI_0                            0xDA22B4\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_HI_1                            0xDA22B8\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_HI_2                            0xDA22BC\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_HI_3                            0xDA22C0\n\n#define mmNIC3_QM1_CP_MSG_BASE3_ADDR_HI_4                            0xDA22C4\n\n#define mmNIC3_QM1_CP_LDMA_TSIZE_OFFSET_0                            0xDA22C8\n\n#define mmNIC3_QM1_CP_LDMA_TSIZE_OFFSET_1                            0xDA22CC\n\n#define mmNIC3_QM1_CP_LDMA_TSIZE_OFFSET_2                            0xDA22D0\n\n#define mmNIC3_QM1_CP_LDMA_TSIZE_OFFSET_3                            0xDA22D4\n\n#define mmNIC3_QM1_CP_LDMA_TSIZE_OFFSET_4                            0xDA22D8\n\n#define mmNIC3_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xDA22E0\n\n#define mmNIC3_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xDA22E4\n\n#define mmNIC3_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xDA22E8\n\n#define mmNIC3_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xDA22EC\n\n#define mmNIC3_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xDA22F0\n\n#define mmNIC3_QM1_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xDA22F4\n\n#define mmNIC3_QM1_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xDA22F8\n\n#define mmNIC3_QM1_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xDA22FC\n\n#define mmNIC3_QM1_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xDA2300\n\n#define mmNIC3_QM1_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xDA2304\n\n#define mmNIC3_QM1_CP_FENCE0_RDATA_0                                 0xDA2308\n\n#define mmNIC3_QM1_CP_FENCE0_RDATA_1                                 0xDA230C\n\n#define mmNIC3_QM1_CP_FENCE0_RDATA_2                                 0xDA2310\n\n#define mmNIC3_QM1_CP_FENCE0_RDATA_3                                 0xDA2314\n\n#define mmNIC3_QM1_CP_FENCE0_RDATA_4                                 0xDA2318\n\n#define mmNIC3_QM1_CP_FENCE1_RDATA_0                                 0xDA231C\n\n#define mmNIC3_QM1_CP_FENCE1_RDATA_1                                 0xDA2320\n\n#define mmNIC3_QM1_CP_FENCE1_RDATA_2                                 0xDA2324\n\n#define mmNIC3_QM1_CP_FENCE1_RDATA_3                                 0xDA2328\n\n#define mmNIC3_QM1_CP_FENCE1_RDATA_4                                 0xDA232C\n\n#define mmNIC3_QM1_CP_FENCE2_RDATA_0                                 0xDA2330\n\n#define mmNIC3_QM1_CP_FENCE2_RDATA_1                                 0xDA2334\n\n#define mmNIC3_QM1_CP_FENCE2_RDATA_2                                 0xDA2338\n\n#define mmNIC3_QM1_CP_FENCE2_RDATA_3                                 0xDA233C\n\n#define mmNIC3_QM1_CP_FENCE2_RDATA_4                                 0xDA2340\n\n#define mmNIC3_QM1_CP_FENCE3_RDATA_0                                 0xDA2344\n\n#define mmNIC3_QM1_CP_FENCE3_RDATA_1                                 0xDA2348\n\n#define mmNIC3_QM1_CP_FENCE3_RDATA_2                                 0xDA234C\n\n#define mmNIC3_QM1_CP_FENCE3_RDATA_3                                 0xDA2350\n\n#define mmNIC3_QM1_CP_FENCE3_RDATA_4                                 0xDA2354\n\n#define mmNIC3_QM1_CP_FENCE0_CNT_0                                   0xDA2358\n\n#define mmNIC3_QM1_CP_FENCE0_CNT_1                                   0xDA235C\n\n#define mmNIC3_QM1_CP_FENCE0_CNT_2                                   0xDA2360\n\n#define mmNIC3_QM1_CP_FENCE0_CNT_3                                   0xDA2364\n\n#define mmNIC3_QM1_CP_FENCE0_CNT_4                                   0xDA2368\n\n#define mmNIC3_QM1_CP_FENCE1_CNT_0                                   0xDA236C\n\n#define mmNIC3_QM1_CP_FENCE1_CNT_1                                   0xDA2370\n\n#define mmNIC3_QM1_CP_FENCE1_CNT_2                                   0xDA2374\n\n#define mmNIC3_QM1_CP_FENCE1_CNT_3                                   0xDA2378\n\n#define mmNIC3_QM1_CP_FENCE1_CNT_4                                   0xDA237C\n\n#define mmNIC3_QM1_CP_FENCE2_CNT_0                                   0xDA2380\n\n#define mmNIC3_QM1_CP_FENCE2_CNT_1                                   0xDA2384\n\n#define mmNIC3_QM1_CP_FENCE2_CNT_2                                   0xDA2388\n\n#define mmNIC3_QM1_CP_FENCE2_CNT_3                                   0xDA238C\n\n#define mmNIC3_QM1_CP_FENCE2_CNT_4                                   0xDA2390\n\n#define mmNIC3_QM1_CP_FENCE3_CNT_0                                   0xDA2394\n\n#define mmNIC3_QM1_CP_FENCE3_CNT_1                                   0xDA2398\n\n#define mmNIC3_QM1_CP_FENCE3_CNT_2                                   0xDA239C\n\n#define mmNIC3_QM1_CP_FENCE3_CNT_3                                   0xDA23A0\n\n#define mmNIC3_QM1_CP_FENCE3_CNT_4                                   0xDA23A4\n\n#define mmNIC3_QM1_CP_STS_0                                          0xDA23A8\n\n#define mmNIC3_QM1_CP_STS_1                                          0xDA23AC\n\n#define mmNIC3_QM1_CP_STS_2                                          0xDA23B0\n\n#define mmNIC3_QM1_CP_STS_3                                          0xDA23B4\n\n#define mmNIC3_QM1_CP_STS_4                                          0xDA23B8\n\n#define mmNIC3_QM1_CP_CURRENT_INST_LO_0                              0xDA23BC\n\n#define mmNIC3_QM1_CP_CURRENT_INST_LO_1                              0xDA23C0\n\n#define mmNIC3_QM1_CP_CURRENT_INST_LO_2                              0xDA23C4\n\n#define mmNIC3_QM1_CP_CURRENT_INST_LO_3                              0xDA23C8\n\n#define mmNIC3_QM1_CP_CURRENT_INST_LO_4                              0xDA23CC\n\n#define mmNIC3_QM1_CP_CURRENT_INST_HI_0                              0xDA23D0\n\n#define mmNIC3_QM1_CP_CURRENT_INST_HI_1                              0xDA23D4\n\n#define mmNIC3_QM1_CP_CURRENT_INST_HI_2                              0xDA23D8\n\n#define mmNIC3_QM1_CP_CURRENT_INST_HI_3                              0xDA23DC\n\n#define mmNIC3_QM1_CP_CURRENT_INST_HI_4                              0xDA23E0\n\n#define mmNIC3_QM1_CP_BARRIER_CFG_0                                  0xDA23F4\n\n#define mmNIC3_QM1_CP_BARRIER_CFG_1                                  0xDA23F8\n\n#define mmNIC3_QM1_CP_BARRIER_CFG_2                                  0xDA23FC\n\n#define mmNIC3_QM1_CP_BARRIER_CFG_3                                  0xDA2400\n\n#define mmNIC3_QM1_CP_BARRIER_CFG_4                                  0xDA2404\n\n#define mmNIC3_QM1_CP_DBG_0_0                                        0xDA2408\n\n#define mmNIC3_QM1_CP_DBG_0_1                                        0xDA240C\n\n#define mmNIC3_QM1_CP_DBG_0_2                                        0xDA2410\n\n#define mmNIC3_QM1_CP_DBG_0_3                                        0xDA2414\n\n#define mmNIC3_QM1_CP_DBG_0_4                                        0xDA2418\n\n#define mmNIC3_QM1_CP_ARUSER_31_11_0                                 0xDA241C\n\n#define mmNIC3_QM1_CP_ARUSER_31_11_1                                 0xDA2420\n\n#define mmNIC3_QM1_CP_ARUSER_31_11_2                                 0xDA2424\n\n#define mmNIC3_QM1_CP_ARUSER_31_11_3                                 0xDA2428\n\n#define mmNIC3_QM1_CP_ARUSER_31_11_4                                 0xDA242C\n\n#define mmNIC3_QM1_CP_AWUSER_31_11_0                                 0xDA2430\n\n#define mmNIC3_QM1_CP_AWUSER_31_11_1                                 0xDA2434\n\n#define mmNIC3_QM1_CP_AWUSER_31_11_2                                 0xDA2438\n\n#define mmNIC3_QM1_CP_AWUSER_31_11_3                                 0xDA243C\n\n#define mmNIC3_QM1_CP_AWUSER_31_11_4                                 0xDA2440\n\n#define mmNIC3_QM1_ARB_CFG_0                                         0xDA2A00\n\n#define mmNIC3_QM1_ARB_CHOISE_Q_PUSH                                 0xDA2A04\n\n#define mmNIC3_QM1_ARB_WRR_WEIGHT_0                                  0xDA2A08\n\n#define mmNIC3_QM1_ARB_WRR_WEIGHT_1                                  0xDA2A0C\n\n#define mmNIC3_QM1_ARB_WRR_WEIGHT_2                                  0xDA2A10\n\n#define mmNIC3_QM1_ARB_WRR_WEIGHT_3                                  0xDA2A14\n\n#define mmNIC3_QM1_ARB_CFG_1                                         0xDA2A18\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_0                              0xDA2A20\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_1                              0xDA2A24\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_2                              0xDA2A28\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_3                              0xDA2A2C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_4                              0xDA2A30\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_5                              0xDA2A34\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_6                              0xDA2A38\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_7                              0xDA2A3C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_8                              0xDA2A40\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_9                              0xDA2A44\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_10                             0xDA2A48\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_11                             0xDA2A4C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_12                             0xDA2A50\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_13                             0xDA2A54\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_14                             0xDA2A58\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_15                             0xDA2A5C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_16                             0xDA2A60\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_17                             0xDA2A64\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_18                             0xDA2A68\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_19                             0xDA2A6C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_20                             0xDA2A70\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_21                             0xDA2A74\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_22                             0xDA2A78\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_23                             0xDA2A7C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_24                             0xDA2A80\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_25                             0xDA2A84\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_26                             0xDA2A88\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_27                             0xDA2A8C\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_28                             0xDA2A90\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_29                             0xDA2A94\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_30                             0xDA2A98\n\n#define mmNIC3_QM1_ARB_MST_AVAIL_CRED_31                             0xDA2A9C\n\n#define mmNIC3_QM1_ARB_MST_CRED_INC                                  0xDA2AA0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_0                        0xDA2AA4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_1                        0xDA2AA8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_2                        0xDA2AAC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_3                        0xDA2AB0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_4                        0xDA2AB4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_5                        0xDA2AB8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_6                        0xDA2ABC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_7                        0xDA2AC0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_8                        0xDA2AC4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_9                        0xDA2AC8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_10                       0xDA2ACC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_11                       0xDA2AD0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_12                       0xDA2AD4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_13                       0xDA2AD8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_14                       0xDA2ADC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_15                       0xDA2AE0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_16                       0xDA2AE4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_17                       0xDA2AE8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_18                       0xDA2AEC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_19                       0xDA2AF0\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_20                       0xDA2AF4\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_21                       0xDA2AF8\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_22                       0xDA2AFC\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_23                       0xDA2B00\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_24                       0xDA2B04\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_25                       0xDA2B08\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_26                       0xDA2B0C\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_27                       0xDA2B10\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_28                       0xDA2B14\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_29                       0xDA2B18\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_30                       0xDA2B1C\n\n#define mmNIC3_QM1_ARB_MST_CHOISE_PUSH_OFST_31                       0xDA2B20\n\n#define mmNIC3_QM1_ARB_SLV_MASTER_INC_CRED_OFST                      0xDA2B28\n\n#define mmNIC3_QM1_ARB_MST_SLAVE_EN                                  0xDA2B2C\n\n#define mmNIC3_QM1_ARB_MST_QUIET_PER                                 0xDA2B34\n\n#define mmNIC3_QM1_ARB_SLV_CHOISE_WDT                                0xDA2B38\n\n#define mmNIC3_QM1_ARB_SLV_ID                                        0xDA2B3C\n\n#define mmNIC3_QM1_ARB_MSG_MAX_INFLIGHT                              0xDA2B44\n\n#define mmNIC3_QM1_ARB_MSG_AWUSER_31_11                              0xDA2B48\n\n#define mmNIC3_QM1_ARB_MSG_AWUSER_SEC_PROP                           0xDA2B4C\n\n#define mmNIC3_QM1_ARB_MSG_AWUSER_NON_SEC_PROP                       0xDA2B50\n\n#define mmNIC3_QM1_ARB_BASE_LO                                       0xDA2B54\n\n#define mmNIC3_QM1_ARB_BASE_HI                                       0xDA2B58\n\n#define mmNIC3_QM1_ARB_STATE_STS                                     0xDA2B80\n\n#define mmNIC3_QM1_ARB_CHOISE_FULLNESS_STS                           0xDA2B84\n\n#define mmNIC3_QM1_ARB_MSG_STS                                       0xDA2B88\n\n#define mmNIC3_QM1_ARB_SLV_CHOISE_Q_HEAD                             0xDA2B8C\n\n#define mmNIC3_QM1_ARB_ERR_CAUSE                                     0xDA2B9C\n\n#define mmNIC3_QM1_ARB_ERR_MSG_EN                                    0xDA2BA0\n\n#define mmNIC3_QM1_ARB_ERR_STS_DRP                                   0xDA2BA8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_0                                0xDA2BB0\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_1                                0xDA2BB4\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_2                                0xDA2BB8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_3                                0xDA2BBC\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_4                                0xDA2BC0\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_5                                0xDA2BC4\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_6                                0xDA2BC8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_7                                0xDA2BCC\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_8                                0xDA2BD0\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_9                                0xDA2BD4\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_10                               0xDA2BD8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_11                               0xDA2BDC\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_12                               0xDA2BE0\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_13                               0xDA2BE4\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_14                               0xDA2BE8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_15                               0xDA2BEC\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_16                               0xDA2BF0\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_17                               0xDA2BF4\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_18                               0xDA2BF8\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_19                               0xDA2BFC\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_20                               0xDA2C00\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_21                               0xDA2C04\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_22                               0xDA2C08\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_23                               0xDA2C0C\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_24                               0xDA2C10\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_25                               0xDA2C14\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_26                               0xDA2C18\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_27                               0xDA2C1C\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_28                               0xDA2C20\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_29                               0xDA2C24\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_30                               0xDA2C28\n\n#define mmNIC3_QM1_ARB_MST_CRED_STS_31                               0xDA2C2C\n\n#define mmNIC3_QM1_CGM_CFG                                           0xDA2C70\n\n#define mmNIC3_QM1_CGM_STS                                           0xDA2C74\n\n#define mmNIC3_QM1_CGM_CFG1                                          0xDA2C78\n\n#define mmNIC3_QM1_LOCAL_RANGE_BASE                                  0xDA2C80\n\n#define mmNIC3_QM1_LOCAL_RANGE_SIZE                                  0xDA2C84\n\n#define mmNIC3_QM1_CSMR_STRICT_PRIO_CFG                              0xDA2C90\n\n#define mmNIC3_QM1_HBW_RD_RATE_LIM_CFG_1                             0xDA2C94\n\n#define mmNIC3_QM1_LBW_WR_RATE_LIM_CFG_0                             0xDA2C98\n\n#define mmNIC3_QM1_LBW_WR_RATE_LIM_CFG_1                             0xDA2C9C\n\n#define mmNIC3_QM1_HBW_RD_RATE_LIM_CFG_0                             0xDA2CA0\n\n#define mmNIC3_QM1_GLBL_AXCACHE                                      0xDA2CA4\n\n#define mmNIC3_QM1_IND_GW_APB_CFG                                    0xDA2CB0\n\n#define mmNIC3_QM1_IND_GW_APB_WDATA                                  0xDA2CB4\n\n#define mmNIC3_QM1_IND_GW_APB_RDATA                                  0xDA2CB8\n\n#define mmNIC3_QM1_IND_GW_APB_STATUS                                 0xDA2CBC\n\n#define mmNIC3_QM1_GLBL_ERR_ADDR_LO                                  0xDA2CD0\n\n#define mmNIC3_QM1_GLBL_ERR_ADDR_HI                                  0xDA2CD4\n\n#define mmNIC3_QM1_GLBL_ERR_WDATA                                    0xDA2CD8\n\n#define mmNIC3_QM1_GLBL_MEM_INIT_BUSY                                0xDA2D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}