Library IEEE;
Use IEEE.std_logic_1164.all;


entity registrador_1bit is
port(
	clock,reset, carga : in std_logic;
	dado: in std_logic_vector ;

	q,q_not: out std_logic_vector 
);

end registrador_1bit;

architecture arc_registrador_4_bits of registrador_1bit is

signal qtemp: std_logic_vector(3 downto 0);
begin
	
		process(clock,reset)
		begin
			if (reset ='1') then
			 q<='0';
			 --q_not<='1';
			
			 
			elsif (clock'event and clock ='1') then
				if carga = '1' then
					q<=dado;
					
				--q_not<=not(dado);
				
				else
					qtemp<=q;
					
				end if;				
			end if;
	end process;