

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Thu Nov  8 15:46:59 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1114625|  1114625|  1114625|  1114625|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1114624|  1114624|      4354|          -|          -|   256|    no    |
        | + Loop 1.1  |     4352|     4352|        17|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|     99|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|     982|   2064|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    238|
|Register         |        -|      -|     463|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     16|    1445|   2401|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      7|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dft_fadd_32ns_32neOg_U2  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_faddfsub_32nsdEe_U1  |dft_faddfsub_32nsdEe  |        0|      2|  205|  390|
    |dft_fmul_32ns_32nfYi_U3  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U4  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U5  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U6  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16|  982| 2064|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |cos_coefficients_tab_U  |dft_cos_coefficiebkb  |        1|  0|   0|   256|   32|     1|         8192|
    |sin_coefficients_tab_U  |dft_sin_coefficiecud  |        1|  0|   0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        2|  0|   0|   512|   64|     2|        16384|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_228_p2      |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_200_p2        |     +    |      0|  0|  16|           1|           9|
    |j_1_fu_222_p2        |     +    |      0|  0|  16|           1|           9|
    |exitcond1_fu_194_p2  |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_216_p2   |   icmp   |      0|  0|  13|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  99|          28|          46|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  97|         20|    1|         20|
    |grp_fu_151_opcode     |  15|          3|    2|          6|
    |grp_fu_151_p0         |  15|          3|   32|         96|
    |grp_fu_151_p1         |  15|          3|   32|         96|
    |grp_fu_155_p0         |  15|          3|   32|         96|
    |grp_fu_155_p1         |  15|          3|   32|         96|
    |i_reg_104             |   9|          2|    9|         18|
    |j_reg_140             |   9|          2|    9|         18|
    |outReal_address0      |  15|          3|    8|         24|
    |outReal_d0            |  15|          3|   32|         96|
    |outReal_load_reg_128  |   9|          2|   32|         64|
    |storemerge_reg_115    |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 238|         49|  253|        694|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  19|   0|   19|          0|
    |c_reg_296                 |  32|   0|   32|          0|
    |i_1_reg_253               |   9|   0|    9|          0|
    |i_reg_104                 |   9|   0|    9|          0|
    |imag_sample_load_reg_314  |  32|   0|   32|          0|
    |j_1_reg_271               |   9|   0|    9|          0|
    |j_reg_140                 |   9|   0|    9|          0|
    |outImag_addr_reg_263      |   8|   0|    8|          0|
    |outReal_addr_reg_258      |   8|   0|    8|          0|
    |outReal_load_reg_128      |  32|   0|   32|          0|
    |real_sample_load_reg_308  |  32|   0|   32|          0|
    |reg_177                   |  32|   0|   32|          0|
    |reg_184                   |  32|   0|   32|          0|
    |s_reg_302                 |  32|   0|   32|          0|
    |storemerge_reg_115        |  32|   0|   32|          0|
    |tmp_11_reg_245            |   8|   0|    8|          0|
    |tmp_1_reg_335             |  32|   0|   32|          0|
    |tmp_6_reg_320             |  32|   0|   32|          0|
    |tmp_7_reg_325             |  32|   0|   32|          0|
    |tmp_s_reg_330             |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 463|   0|  463|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|outReal_address0      | out |    8|  ap_memory |    outReal   |     array    |
|outReal_ce0           | out |    1|  ap_memory |    outReal   |     array    |
|outReal_we0           | out |    1|  ap_memory |    outReal   |     array    |
|outReal_d0            | out |   32|  ap_memory |    outReal   |     array    |
|outImag_address0      | out |    8|  ap_memory |    outImag   |     array    |
|outImag_ce0           | out |    1|  ap_memory |    outImag   |     array    |
|outImag_we0           | out |    1|  ap_memory |    outImag   |     array    |
|outImag_d0            | out |   32|  ap_memory |    outImag   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

