Date: Thu, 21 Nov 2002 14:25:54 +0100
From: Margit Schubert-While <>
Subject: L1_CACHE_SHIFT value for P4 ?
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2002/11/21/62

Andi,
L2 cache lines = L2 cache size ?
This P4 has got 512KB L2 cache.
processor         : 0
vendor_id          : GenuineIntel
cpu family          : 15
model                : 2
model name      : Intel(R) Pentium(R) 4 CPU 2.40GHz
stepping            : 4
cpu MHz            : 2400.143
cache size         : 512 KB
fdiv_bug            : no
hlt_bug              : no
f00f_bug           : no
coma_bug        : no
fpu                     : yes
fpu_exception   : yes
cpuid level         : 2
wp                      : yes
flags                  : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr 
pge mca cmov pat pse36
                             clflush dts acpi mmx fxsr sse sse2 ss ht tm
bogomips         : 4784.12
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/