// Seed: 657642728
module module_0 (
    input  tri0  id_0#(.id_11(1'b0), .id_12(id_1 - id_4), .id_13(1 + id_11)),
    input  tri   id_1,
    output wire  id_2,
    output tri0  id_3,
    input  tri   id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  uwire id_7,
    output tri0  id_8,
    output wire  id_9
);
  assign id_13 = id_7 - 1'b0;
  assign id_8  = 1;
  assign id_3  = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4,
    output wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    input tri id_16
    , id_46,
    output wire id_17,
    output tri0 id_18,
    input wor id_19,
    output wand id_20,
    input tri0 id_21,
    output wire id_22,
    input wor id_23,
    input wor id_24,
    output supply0 id_25,
    output wor id_26,
    input wor id_27,
    input supply0 id_28,
    input tri1 id_29,
    input supply1 id_30,
    input tri0 id_31,
    input supply0 id_32,
    input tri id_33,
    output tri1 id_34,
    output tri1 id_35,
    output supply1 id_36,
    output uwire id_37,
    input tri1 id_38,
    input supply1 id_39,
    input tri1 id_40,
    input uwire id_41,
    input wor id_42,
    output uwire id_43,
    output tri0 id_44
);
  wire id_47;
  or (
      id_20,
      id_19,
      id_9,
      id_39,
      id_15,
      id_40,
      id_14,
      id_1,
      id_48,
      id_2,
      id_13,
      id_30,
      id_27,
      id_11,
      id_8,
      id_28,
      id_46,
      id_42,
      id_12,
      id_6,
      id_38,
      id_29,
      id_47,
      id_23,
      id_24,
      id_10,
      id_16,
      id_31,
      id_41,
      id_32,
      id_21
  );
  wire id_48;
  module_0(
      id_14, id_11, id_35, id_22, id_21, id_17, id_9, id_1, id_5, id_20
  );
  wire id_49;
endmodule
