Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Nov  8 02:33:43 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            sine_750/phase_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.704ns (24.209%)  route 2.204ns (75.791%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 8.532 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=72, estimated)       1.607    -0.983    audio_clk
    SLICE_X4Y71          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  counter_reg[2]/Q
                         net (fo=2, estimated)        1.009     0.482    sine_440/counter_reg[2]
    SLICE_X5Y71          LUT6 (Prop_lut6_I0_O)        0.124     0.606 f  sine_440/phase[1]_i_4/O
                         net (fo=1, estimated)        0.435     1.041    sine_440/phase[1]_i_4_n_0
    SLICE_X5Y73          LUT2 (Prop_lut2_I1_O)        0.124     1.165 r  sine_440/phase[1]_i_1/O
                         net (fo=35, estimated)       0.760     1.925    sine_750/phase_reg[28]_0
    SLICE_X8Y72          FDRE                                         r  sine_750/phase_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=72, estimated)       1.422     8.532    sine_750/clk_out
    SLICE_X8Y72          FDRE                                         r  sine_750/phase_reg[28]/C
                         clock pessimism              0.554     9.085    
                         clock uncertainty           -0.107     8.978    
    SLICE_X8Y72          FDRE (Setup_fdre_C_CE)      -0.169     8.809    sine_750/phase_reg[28]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                  6.884    




