sequential: 32194060us [230us] (95.66%; 95.66%)
	RemoveUnusedFunctions: 298us [298us] (0.00%; 0.00%)
	ToBasicBlockNormalForm: 4421us [4421us] (0.01%; 0.01%)
	sequential: 77327us [32us] (0.23%; 0.24%)
		InferType: 17180us [17180us] (0.05%; 22.22%)
		Legalize: 21480us [3781us] (0.06%; 27.78%)
			InferType: 17699us [17699us] (0.05%; 82.40%)
		InferType: 17634us [17634us] (0.05%; 22.80%)
		Legalize: 21000us [3652us] (0.06%; 27.16%)
			InferType: 17348us [17348us] (0.05%; 82.61%)
	InferType: 18203us [18203us] (0.05%; 0.06%)
	Legalize: 27351us [9743us] (0.08%; 0.08%)
		InferType: 17608us [17608us] (0.05%; 64.38%)
	InferType: 16912us [16912us] (0.05%; 0.05%)
	SimplifyInference: 40662us [8776us] (0.12%; 0.13%)
		InferType: 31886us [31886us] (0.09%; 78.42%)
	InferType: 34451us [34451us] (0.10%; 0.11%)
	EliminateCommonSubexpr: 64549us [30891us] (0.19%; 0.20%)
		InferType: 33658us [33658us] (0.10%; 52.14%)
	FoldConstant: 15663274us [15647859us] (46.54%; 48.65%)
		InferType: 15415us [15415us] (0.05%; 0.10%)
	FoldScaleAxis: 5925802us [47us] (17.61%; 18.41%)
		InferType: 18658us [18658us] (0.06%; 0.31%)
		BackwardFoldScaleAxis: 26625us [9864us] (0.08%; 0.45%)
			InferType: 16761us [16761us] (0.05%; 62.95%)
		InferType: 19373us [19373us] (0.06%; 0.33%)
		ForwardFoldScaleAxis: 25076us [8042us] (0.07%; 0.42%)
			InferType: 17034us [17034us] (0.05%; 67.93%)
		FoldConstant: 5836022us [5822986us] (17.34%; 98.48%)
			InferType: 13036us [13036us] (0.04%; 0.22%)
	InferType: 13169us [13169us] (0.04%; 0.04%)
	SimplifyExpr: 529669us [65757us] (1.57%; 1.65%)
		InferType: 27701us [27701us] (0.08%; 5.23%)
		InferType: 25242us [25242us] (0.08%; 4.77%)
		InferType: 27333us [27333us] (0.08%; 5.16%)
		InferType: 25918us [25918us] (0.08%; 4.89%)
		InferType: 26257us [26257us] (0.08%; 4.96%)
		InferType: 26268us [26268us] (0.08%; 4.96%)
		InferType: 26251us [26251us] (0.08%; 4.96%)
		InferType: 27347us [27347us] (0.08%; 5.16%)
		InferType: 26133us [26133us] (0.08%; 4.93%)
		InferType: 26063us [26063us] (0.08%; 4.92%)
		InferType: 27889us [27889us] (0.08%; 5.27%)
		InferType: 28020us [28020us] (0.08%; 5.29%)
		InferType: 27566us [27566us] (0.08%; 5.20%)
		InferType: 25087us [25087us] (0.07%; 4.74%)
		InferType: 25087us [25087us] (0.07%; 4.74%)
		InferType: 26083us [26083us] (0.08%; 4.92%)
		InferType: 25825us [25825us] (0.08%; 4.88%)
		InferType: 13842us [13842us] (0.04%; 2.61%)
	InferType: 12942us [12942us] (0.04%; 0.04%)
	CanonicalizeCast: 14588us [2090us] (0.04%; 0.05%)
		InferType: 12498us [12498us] (0.04%; 85.68%)
	InferType: 13896us [13896us] (0.04%; 0.04%)
	CanonicalizeOps: 15132us [2497us] (0.04%; 0.05%)
		InferType: 12635us [12635us] (0.04%; 83.50%)
	InferType: 12782us [12782us] (0.04%; 0.04%)
	FlattenAtrousConv: 15121us [2437us] (0.04%; 0.05%)
		InferType: 12684us [12684us] (0.04%; 83.88%)
	InferType: 13761us [13761us] (0.04%; 0.04%)
	InferType: 14349us [14349us] (0.04%; 0.04%)
	AlterOpLayout: 274932us [244255us] (0.82%; 0.85%)
		InferType: 30677us [30677us] (0.09%; 11.16%)
	FoldConstant: 9247030us [9228161us] (27.48%; 28.72%)
		InferType: 18869us [18869us] (0.06%; 0.20%)
	InferType: 21518us [21518us] (0.06%; 0.07%)
	SplitArgs: 22227us [2814us] (0.07%; 0.07%)
		InferType: 19413us [19413us] (0.06%; 87.34%)
	PlanDevices: 43066us [11us] (0.13%; 0.13%)
		PlanDevicesRewrite: 23847us [2757us] (0.07%; 55.37%)
			InferType: 21090us [21090us] (0.06%; 88.44%)
		PlanDevicesCore: 19208us [19208us] (0.06%; 44.60%)
	InferType: 20300us [20300us] (0.06%; 0.06%)
	FuseOps: 36100us [7718us] (0.11%; 0.11%)
		InferType: 28383us [28383us] (0.08%; 78.62%)
InferType: 33876us [33876us] (0.10%; 0.10%)
InlineGlobals: 653us [653us] (0.00%; 0.00%)
InferType: 30985us [30985us] (0.09%; 0.09%)
LabelOps: 62724us [31652us] (0.19%; 0.19%)
	InferType: 31071us [31071us] (0.09%; 49.54%)
AnnotateMemoryScope: 36614us [5052us] (0.11%; 0.11%)
	InferType: 31562us [31562us] (0.09%; 86.20%)
sequential: 1186193us [35us] (3.52%; 3.52%)
	RelayToTIRTargetHook: 777us [777us] (0.00%; 0.07%)
	InferType: 29909us [29909us] (0.09%; 2.52%)
	LowerTE: 1146328us [1840us] (3.41%; 96.64%)
		LowerTensorExpr: 1144488us [588226us] (3.40%; 99.84%)
			sequential: 1624us [24us] (0.00%; 0.14%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.83%)
				tir.TextureFlatten: 151us [151us] (0.00%; 9.31%)
				tir.StorageFlatten: 504us [26us] (0.00%; 31.03%)
					tir.StorageFlatten_impl: 478us [9us] (0.00%; 94.80%)
						tir.BufferShapeLegalize: 89us [89us] (0.00%; 18.71%)
						tir.BufferStrideLegalize: 74us [74us] (0.00%; 15.41%)
						tir.ThreadScopePropagate: 10us [10us] (0.00%; 2.03%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 12.39%)
						tir.ApplyLayoutTransforms: 3us [3us] (0.00%; 0.72%)
						tir.StorageFlattener: 177us [177us] (0.00%; 37.00%)
						tir.AssertSimplifier: 57us [57us] (0.00%; 11.85%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.31%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.29%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.25%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.24%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.24%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.35%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.25%)
				tir.LowerMatchBuffer: 44us [44us] (0.00%; 2.69%)
				tir.InjectSoftwarePipeline: 20us [20us] (0.00%; 1.23%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.24%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.23%)
				tir.BF16Legalize: 57us [29us] (0.00%; 3.53%)
					tir.BF16Promote: 11us [11us] (0.00%; 18.71%)
					tir.BF16CastElimination: 7us [7us] (0.00%; 12.24%)
					tir.BF16TypeLowering: 10us [10us] (0.00%; 17.71%)
				tir.NarrowDataType: 75us [75us] (0.00%; 4.64%)
				tir.Simplify: 131us [131us] (0.00%; 8.04%)
				tir.LoopPartition: 16us [16us] (0.00%; 0.98%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.97%)
				tir.InjectVirtualThread: 12us [12us] (0.00%; 0.72%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.36%)
				tir.StorageRewrite: 28us [28us] (0.00%; 1.72%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.30%)
				tir.UnrollLoop: 7us [7us] (0.00%; 0.43%)
				tir.RenormalizeSplitPattern: 49us [49us] (0.00%; 3.00%)
				tir.Simplify: 60us [60us] (0.00%; 3.68%)
				tir.RemoveNoOp: 12us [12us] (0.00%; 0.76%)
				tir.RewriteUnsafeSelect: 4us [4us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 88us [5us] (0.00%; 5.43%)
					tir.InsertHoistIfThenElse: 19us [19us] (0.00%; 21.51%)
					tir.Simplify: 55us [55us] (0.00%; 62.63%)
					tir.RemoveNoOp: 9us [9us] (0.00%; 10.73%)
				tir.CommonSubexprElimTIR: 262us [262us] (0.00%; 16.15%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 15717us [28us] (0.05%; 1.37%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.15%)
				tir.TextureFlatten: 262us [262us] (0.00%; 1.67%)
				tir.StorageFlatten: 2081us [24us] (0.01%; 13.24%)
					tir.StorageFlatten_impl: 2056us [10us] (0.01%; 98.83%)
						tir.BufferShapeLegalize: 275us [275us] (0.00%; 13.36%)
						tir.BufferStrideLegalize: 244us [244us] (0.00%; 11.86%)
						tir.ThreadScopePropagate: 83us [83us] (0.00%; 4.06%)
						tir.BufferBindUnwrapper: 308us [308us] (0.00%; 14.96%)
						tir.ApplyLayoutTransforms: 6us [6us] (0.00%; 0.29%)
						tir.StorageFlattener: 916us [916us] (0.00%; 44.56%)
						tir.AssertSimplifier: 214us [214us] (0.00%; 10.42%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 50us [50us] (0.00%; 0.32%)
				tir.InjectSoftwarePipeline: 62us [62us] (0.00%; 0.40%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 78us [5us] (0.00%; 0.49%)
					tir.BF16Promote: 26us [26us] (0.00%; 33.51%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 25.38%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 34.51%)
				tir.NarrowDataType: 282us [282us] (0.00%; 1.80%)
				tir.Simplify: 1196us [1196us] (0.00%; 7.61%)
				tir.LoopPartition: 51us [51us] (0.00%; 0.32%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.31%)
				tir.InjectVirtualThread: 210us [210us] (0.00%; 1.34%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.06%)
				tir.StorageRewrite: 158us [158us] (0.00%; 1.01%)
				tir.LowerVtcmAlloc: 40us [40us] (0.00%; 0.25%)
				tir.UnrollLoop: 162us [162us] (0.00%; 1.03%)
				tir.RenormalizeSplitPattern: 506us [506us] (0.00%; 3.22%)
				tir.Simplify: 1366us [1366us] (0.00%; 8.69%)
				tir.RemoveNoOp: 48us [48us] (0.00%; 0.31%)
				tir.RewriteUnsafeSelect: 38us [38us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 1425us [5us] (0.00%; 9.07%)
					tir.InsertHoistIfThenElse: 288us [288us] (0.00%; 20.20%)
					tir.Simplify: 1090us [1090us] (0.00%; 76.52%)
					tir.RemoveNoOp: 42us [42us] (0.00%; 2.92%)
				tir.CommonSubexprElimTIR: 7543us [7543us] (0.02%; 47.99%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 7523us [34us] (0.02%; 0.66%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.21%)
				tir.TextureFlatten: 209us [209us] (0.00%; 2.78%)
				tir.StorageFlatten: 1308us [22us] (0.00%; 17.39%)
					tir.StorageFlatten_impl: 1286us [9us] (0.00%; 98.29%)
						tir.BufferShapeLegalize: 192us [192us] (0.00%; 14.95%)
						tir.BufferStrideLegalize: 180us [180us] (0.00%; 14.01%)
						tir.ThreadScopePropagate: 17us [17us] (0.00%; 1.32%)
						tir.BufferBindUnwrapper: 177us [177us] (0.00%; 13.74%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.31%)
						tir.StorageFlattener: 519us [519us] (0.00%; 40.40%)
						tir.AssertSimplifier: 187us [187us] (0.00%; 14.56%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.08%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.08%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 23us [23us] (0.00%; 0.30%)
				tir.InjectSoftwarePipeline: 31us [31us] (0.00%; 0.42%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.06%)
				tir.BF16Legalize: 45us [4us] (0.00%; 0.60%)
					tir.BF16Promote: 15us [15us] (0.00%; 33.47%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 23.65%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 32.97%)
				tir.NarrowDataType: 140us [140us] (0.00%; 1.86%)
				tir.Simplify: 754us [754us] (0.00%; 10.03%)
				tir.LoopPartition: 27us [27us] (0.00%; 0.36%)
				tir.VectorizeLoop: 35us [35us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 166us [166us] (0.00%; 2.21%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.12%)
				tir.StorageRewrite: 60us [60us] (0.00%; 0.80%)
				tir.LowerVtcmAlloc: 10us [10us] (0.00%; 0.14%)
				tir.UnrollLoop: 13us [13us] (0.00%; 0.17%)
				tir.RenormalizeSplitPattern: 259us [259us] (0.00%; 3.45%)
				tir.Simplify: 698us [698us] (0.00%; 9.28%)
				tir.RemoveNoOp: 20us [20us] (0.00%; 0.27%)
				tir.RewriteUnsafeSelect: 10us [10us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 797us [5us] (0.00%; 10.59%)
					tir.InsertHoistIfThenElse: 166us [166us] (0.00%; 20.82%)
					tir.Simplify: 609us [609us] (0.00%; 76.47%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 2.05%)
				tir.CommonSubexprElimTIR: 2815us [2815us] (0.01%; 37.42%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 2809us [25us] (0.01%; 0.25%)
				tir.InjectPrefetch: 16us [16us] (0.00%; 0.55%)
				tir.TextureFlatten: 156us [156us] (0.00%; 5.54%)
				tir.StorageFlatten: 1005us [24us] (0.00%; 35.77%)
					tir.StorageFlatten_impl: 981us [8us] (0.00%; 97.64%)
						tir.BufferShapeLegalize: 130us [130us] (0.00%; 13.26%)
						tir.BufferStrideLegalize: 162us [162us] (0.00%; 16.47%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.36%)
						tir.BufferBindUnwrapper: 117us [117us] (0.00%; 11.94%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 436us [436us] (0.00%; 44.45%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 11.25%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.20%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.16%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.16%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.25%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.95%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.16%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.16%)
				tir.BF16Legalize: 43us [5us] (0.00%; 1.53%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.27%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.44%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.12%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.94%)
				tir.Simplify: 213us [213us] (0.00%; 7.59%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.66%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.62%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.24%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.29%)
				tir.Simplify: 81us [81us] (0.00%; 2.90%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.49%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 120us [5us] (0.00%; 4.27%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.86%)
					tir.Simplify: 80us [80us] (0.00%; 66.53%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.34%)
				tir.CommonSubexprElimTIR: 759us [759us] (0.00%; 27.04%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 30395us [39us] (0.09%; 2.66%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.07%)
				tir.TextureFlatten: 59us [59us] (0.00%; 0.20%)
				tir.StorageFlatten: 911us [21us] (0.00%; 3.00%)
					tir.StorageFlatten_impl: 890us [8us] (0.00%; 97.66%)
						tir.BufferShapeLegalize: 83us [83us] (0.00%; 9.38%)
						tir.BufferStrideLegalize: 61us [61us] (0.00%; 6.82%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.95%)
						tir.BufferBindUnwrapper: 58us [58us] (0.00%; 6.55%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 607us [607us] (0.00%; 68.26%)
						tir.AssertSimplifier: 33us [33us] (0.00%; 3.75%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 40us [40us] (0.00%; 0.13%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.16%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.19%)
					tir.BF16Promote: 17us [17us] (0.00%; 28.72%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.84%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.30%)
				tir.NarrowDataType: 204us [204us] (0.00%; 0.67%)
				tir.Simplify: 478us [478us] (0.00%; 1.57%)
				tir.LoopPartition: 41us [41us] (0.00%; 0.13%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.15%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.03%)
				tir.StorageRewrite: 123us [123us] (0.00%; 0.41%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.05%)
				tir.UnrollLoop: 240us [240us] (0.00%; 0.79%)
				tir.RenormalizeSplitPattern: 276us [276us] (0.00%; 0.91%)
				tir.Simplify: 1139us [1139us] (0.00%; 3.75%)
				tir.RemoveNoOp: 45us [45us] (0.00%; 0.15%)
				tir.RewriteUnsafeSelect: 56us [56us] (0.00%; 0.18%)
				tir.HoistIfThenElse: 885us [4us] (0.00%; 2.91%)
					tir.InsertHoistIfThenElse: 157us [157us] (0.00%; 17.78%)
					tir.Simplify: 692us [692us] (0.00%; 78.17%)
					tir.RemoveNoOp: 32us [32us] (0.00%; 3.57%)
				tir.CommonSubexprElimTIR: 25578us [25578us] (0.08%; 84.15%)
			tir.BindParams: 24us [24us] (0.00%; 0.00%)
			sequential: 2303us [20us] (0.01%; 0.20%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.58%)
				tir.TextureFlatten: 125us [125us] (0.00%; 5.45%)
				tir.StorageFlatten: 691us [21us] (0.00%; 30.00%)
					tir.StorageFlatten_impl: 670us [8us] (0.00%; 96.98%)
						tir.BufferShapeLegalize: 104us [104us] (0.00%; 15.53%)
						tir.BufferStrideLegalize: 97us [97us] (0.00%; 14.50%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.95%)
						tir.BufferBindUnwrapper: 94us [94us] (0.00%; 14.08%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.60%)
						tir.StorageFlattener: 260us [260us] (0.00%; 38.76%)
						tir.AssertSimplifier: 90us [90us] (0.00%; 13.39%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.23%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.22%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.17%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.17%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.27%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.17%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.81%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.10%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.18%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 38us [4us] (0.00%; 1.66%)
					tir.BF16Promote: 13us [13us] (0.00%; 34.08%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.50%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 32.14%)
				tir.NarrowDataType: 103us [103us] (0.00%; 4.49%)
				tir.Simplify: 195us [195us] (0.00%; 8.46%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.83%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.70%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.68%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.26%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.42%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.28%)
				tir.UnrollLoop: 13us [13us] (0.00%; 0.55%)
				tir.RenormalizeSplitPattern: 140us [140us] (0.00%; 6.10%)
				tir.Simplify: 94us [94us] (0.00%; 4.10%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.72%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 139us [4us] (0.00%; 6.02%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 19.27%)
					tir.Simplify: 93us [93us] (0.00%; 67.14%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.62%)
				tir.CommonSubexprElimTIR: 528us [528us] (0.00%; 22.91%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 23398us [21us] (0.07%; 2.04%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.10%)
				tir.TextureFlatten: 329us [329us] (0.00%; 1.41%)
				tir.StorageFlatten: 2024us [42us] (0.01%; 8.65%)
					tir.StorageFlatten_impl: 1981us [8us] (0.01%; 97.92%)
						tir.BufferShapeLegalize: 263us [263us] (0.00%; 13.28%)
						tir.BufferStrideLegalize: 237us [237us] (0.00%; 11.98%)
						tir.ThreadScopePropagate: 44us [44us] (0.00%; 2.20%)
						tir.BufferBindUnwrapper: 235us [235us] (0.00%; 11.87%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 890us [890us] (0.00%; 44.93%)
						tir.AssertSimplifier: 300us [300us] (0.00%; 15.12%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 60us [60us] (0.00%; 0.26%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 75us [4us] (0.00%; 0.32%)
					tir.BF16Promote: 25us [25us] (0.00%; 33.82%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.49%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 35.06%)
				tir.NarrowDataType: 260us [260us] (0.00%; 1.11%)
				tir.Simplify: 1183us [1183us] (0.00%; 5.06%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.21%)
				tir.VectorizeLoop: 51us [51us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 204us [204us] (0.00%; 0.87%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 154us [154us] (0.00%; 0.66%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.07%)
				tir.UnrollLoop: 331us [331us] (0.00%; 1.42%)
				tir.RenormalizeSplitPattern: 533us [533us] (0.00%; 2.28%)
				tir.Simplify: 2105us [2105us] (0.01%; 9.00%)
				tir.RemoveNoOp: 45us [45us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 69us [69us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 2143us [5us] (0.01%; 9.16%)
					tir.InsertHoistIfThenElse: 364us [364us] (0.00%; 16.97%)
					tir.Simplify: 1733us [1733us] (0.01%; 80.86%)
					tir.RemoveNoOp: 42us [42us] (0.00%; 1.94%)
				tir.CommonSubexprElimTIR: 13618us [13618us] (0.04%; 58.20%)
			tir.BindParams: 55us [55us] (0.00%; 0.00%)
			sequential: 2872us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.52%)
				tir.TextureFlatten: 193us [193us] (0.00%; 6.73%)
				tir.StorageFlatten: 958us [21us] (0.00%; 33.36%)
					tir.StorageFlatten_impl: 937us [8us] (0.00%; 97.81%)
						tir.BufferShapeLegalize: 146us [146us] (0.00%; 15.58%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.57%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.40%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.28%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 424us [424us] (0.00%; 45.26%)
						tir.AssertSimplifier: 109us [109us] (0.00%; 11.64%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.86%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.39%)
					tir.BF16Promote: 13us [13us] (0.00%; 32.95%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.35%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.30%)
				tir.NarrowDataType: 107us [107us] (0.00%; 3.72%)
				tir.Simplify: 226us [226us] (0.00%; 7.88%)
				tir.LoopPartition: 43us [43us] (0.00%; 1.51%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.16%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 66us [66us] (0.00%; 2.29%)
				tir.Simplify: 87us [87us] (0.00%; 3.02%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.18%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.48%)
					tir.Simplify: 81us [81us] (0.00%; 67.61%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.39%)
				tir.CommonSubexprElimTIR: 811us [811us] (0.00%; 28.23%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 14227us [52us] (0.04%; 1.24%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.15%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.43%)
				tir.StorageFlatten: 962us [22us] (0.00%; 6.76%)
					tir.StorageFlatten_impl: 940us [8us] (0.00%; 97.76%)
						tir.BufferShapeLegalize: 91us [91us] (0.00%; 9.66%)
						tir.BufferStrideLegalize: 63us [63us] (0.00%; 6.69%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.80%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 6.24%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 645us [645us] (0.00%; 68.55%)
						tir.AssertSimplifier: 35us [35us] (0.00%; 3.76%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 0.34%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 57us [4us] (0.00%; 0.40%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.63%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.02%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.01%)
				tir.NarrowDataType: 200us [200us] (0.00%; 1.41%)
				tir.Simplify: 504us [504us] (0.00%; 3.54%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.29%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.28%)
				tir.InjectVirtualThread: 47us [47us] (0.00%; 0.33%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.06%)
				tir.StorageRewrite: 125us [125us] (0.00%; 0.88%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.10%)
				tir.UnrollLoop: 141us [141us] (0.00%; 0.99%)
				tir.RenormalizeSplitPattern: 251us [251us] (0.00%; 1.77%)
				tir.Simplify: 773us [773us] (0.00%; 5.43%)
				tir.RemoveNoOp: 44us [44us] (0.00%; 0.31%)
				tir.RewriteUnsafeSelect: 31us [31us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 579us [4us] (0.00%; 4.07%)
					tir.InsertHoistIfThenElse: 98us [98us] (0.00%; 16.89%)
					tir.Simplify: 448us [448us] (0.00%; 77.32%)
					tir.RemoveNoOp: 29us [29us] (0.00%; 5.02%)
				tir.CommonSubexprElimTIR: 10141us [10141us] (0.03%; 71.28%)
			tir.BindParams: 15us [15us] (0.00%; 0.00%)
			sequential: 15833us [22us] (0.05%; 1.38%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.13%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.39%)
				tir.StorageFlatten: 982us [21us] (0.00%; 6.20%)
					tir.StorageFlatten_impl: 960us [8us] (0.00%; 97.84%)
						tir.BufferShapeLegalize: 90us [90us] (0.00%; 9.41%)
						tir.BufferStrideLegalize: 65us [65us] (0.00%; 6.79%)
						tir.ThreadScopePropagate: 37us [37us] (0.00%; 3.89%)
						tir.BufferBindUnwrapper: 61us [61us] (0.00%; 6.34%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 661us [661us] (0.00%; 68.82%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 3.51%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.26%)
				tir.InjectSoftwarePipeline: 50us [50us] (0.00%; 0.31%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 62us [4us] (0.00%; 0.39%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.49%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.95%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 39.03%)
				tir.NarrowDataType: 217us [217us] (0.00%; 1.37%)
				tir.Simplify: 497us [497us] (0.00%; 3.14%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.26%)
				tir.VectorizeLoop: 43us [43us] (0.00%; 0.27%)
				tir.InjectVirtualThread: 49us [49us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.05%)
				tir.StorageRewrite: 132us [132us] (0.00%; 0.84%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.10%)
				tir.UnrollLoop: 160us [160us] (0.00%; 1.01%)
				tir.RenormalizeSplitPattern: 273us [273us] (0.00%; 1.73%)
				tir.Simplify: 697us [697us] (0.00%; 4.40%)
				tir.RemoveNoOp: 40us [40us] (0.00%; 0.25%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 663us [28us] (0.00%; 4.19%)
					tir.InsertHoistIfThenElse: 98us [98us] (0.00%; 14.86%)
					tir.Simplify: 508us [508us] (0.00%; 76.67%)
					tir.RemoveNoOp: 28us [28us] (0.00%; 4.25%)
				tir.CommonSubexprElimTIR: 11684us [11684us] (0.03%; 73.79%)
			tir.BindParams: 19us [19us] (0.00%; 0.00%)
			sequential: 2753us [20us] (0.01%; 0.24%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.49%)
				tir.TextureFlatten: 143us [143us] (0.00%; 5.18%)
				tir.StorageFlatten: 840us [22us] (0.00%; 30.52%)
					tir.StorageFlatten_impl: 818us [8us] (0.00%; 97.39%)
						tir.BufferShapeLegalize: 114us [114us] (0.00%; 13.90%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 12.91%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.59%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 12.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.50%)
						tir.StorageFlattener: 368us [368us] (0.00%; 45.00%)
						tir.AssertSimplifier: 101us [101us] (0.00%; 12.32%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.70%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.96%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.48%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.11%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.10%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.29%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.96%)
				tir.Simplify: 219us [219us] (0.00%; 7.95%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.76%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.63%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.63%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.25%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.33%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.33%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 3.11%)
				tir.Simplify: 103us [103us] (0.00%; 3.73%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.64%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 5.42%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.27%)
					tir.Simplify: 102us [102us] (0.00%; 68.24%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 10.56%)
				tir.CommonSubexprElimTIR: 806us [806us] (0.00%; 29.27%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 13322us [21us] (0.04%; 1.16%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.17%)
				tir.TextureFlatten: 58us [58us] (0.00%; 0.44%)
				tir.StorageFlatten: 863us [21us] (0.00%; 6.48%)
					tir.StorageFlatten_impl: 842us [8us] (0.00%; 97.56%)
						tir.BufferShapeLegalize: 80us [80us] (0.00%; 9.55%)
						tir.BufferStrideLegalize: 83us [83us] (0.00%; 9.86%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 4.01%)
						tir.BufferBindUnwrapper: 78us [78us] (0.00%; 9.28%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 524us [524us] (0.00%; 62.16%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.79%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.07%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 39us [39us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.34%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 57us [4us] (0.00%; 0.43%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.57%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.78%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.32%)
				tir.NarrowDataType: 197us [197us] (0.00%; 1.48%)
				tir.Simplify: 494us [494us] (0.00%; 3.71%)
				tir.LoopPartition: 39us [39us] (0.00%; 0.29%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.30%)
				tir.InjectVirtualThread: 43us [43us] (0.00%; 0.33%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.06%)
				tir.StorageRewrite: 122us [122us] (0.00%; 0.92%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.11%)
				tir.UnrollLoop: 131us [131us] (0.00%; 0.99%)
				tir.RenormalizeSplitPattern: 214us [214us] (0.00%; 1.61%)
				tir.Simplify: 676us [676us] (0.00%; 5.07%)
				tir.RemoveNoOp: 40us [40us] (0.00%; 0.30%)
				tir.RewriteUnsafeSelect: 57us [57us] (0.00%; 0.43%)
				tir.HoistIfThenElse: 495us [4us] (0.00%; 3.72%)
					tir.InsertHoistIfThenElse: 96us [96us] (0.00%; 19.47%)
					tir.Simplify: 369us [369us] (0.00%; 74.57%)
					tir.RemoveNoOp: 25us [25us] (0.00%; 5.08%)
				tir.CommonSubexprElimTIR: 9599us [9599us] (0.03%; 72.06%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 2823us [18us] (0.01%; 0.25%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.47%)
				tir.TextureFlatten: 135us [135us] (0.00%; 4.78%)
				tir.StorageFlatten: 878us [21us] (0.00%; 31.10%)
					tir.StorageFlatten_impl: 857us [8us] (0.00%; 97.64%)
						tir.BufferShapeLegalize: 114us [114us] (0.00%; 13.35%)
						tir.BufferStrideLegalize: 152us [152us] (0.00%; 17.71%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.53%)
						tir.BufferBindUnwrapper: 106us [106us] (0.00%; 12.35%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.49%)
						tir.StorageFlattener: 362us [362us] (0.00%; 42.21%)
						tir.AssertSimplifier: 98us [98us] (0.00%; 11.41%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.17%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.41%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.75%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.35%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.37%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.85%)
				tir.Simplify: 219us [219us] (0.00%; 7.75%)
				tir.LoopPartition: 50us [50us] (0.00%; 1.76%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.61%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.60%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 112us [112us] (0.00%; 3.98%)
				tir.Simplify: 103us [103us] (0.00%; 3.65%)
				tir.RemoveNoOp: 31us [31us] (0.00%; 1.10%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 147us [4us] (0.00%; 5.20%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.12%)
					tir.Simplify: 101us [101us] (0.00%; 68.87%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.05%)
				tir.CommonSubexprElimTIR: 788us [788us] (0.00%; 27.90%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 2806us [19us] (0.01%; 0.25%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.43%)
				tir.TextureFlatten: 143us [143us] (0.00%; 5.09%)
				tir.StorageFlatten: 932us [20us] (0.00%; 33.21%)
					tir.StorageFlatten_impl: 912us [8us] (0.00%; 97.85%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 13.79%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.85%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.41%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 12.51%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 419us [419us] (0.00%; 45.94%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 12.20%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 17us [17us] (0.00%; 0.60%)
				tir.InjectSoftwarePipeline: 24us [24us] (0.00%; 0.86%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.41%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.27%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.31%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.85%)
				tir.NarrowDataType: 107us [107us] (0.00%; 3.83%)
				tir.Simplify: 203us [203us] (0.00%; 7.23%)
				tir.LoopPartition: 17us [17us] (0.00%; 0.61%)
				tir.VectorizeLoop: 14us [14us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 5us [5us] (0.00%; 0.19%)
				tir.StorageRewrite: 30us [30us] (0.00%; 1.07%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.24%)
				tir.Simplify: 81us [81us] (0.00%; 2.89%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 117us [4us] (0.00%; 4.16%)
					tir.InsertHoistIfThenElse: 21us [21us] (0.00%; 18.07%)
					tir.Simplify: 80us [80us] (0.00%; 68.28%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.86%)
				tir.CommonSubexprElimTIR: 894us [894us] (0.00%; 31.87%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 78387us [38us] (0.23%; 6.85%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.03%)
				tir.TextureFlatten: 89us [89us] (0.00%; 0.11%)
				tir.StorageFlatten: 1109us [35us] (0.00%; 1.42%)
					tir.StorageFlatten_impl: 1074us [11us] (0.00%; 96.81%)
						tir.BufferShapeLegalize: 100us [100us] (0.00%; 9.32%)
						tir.BufferStrideLegalize: 62us [62us] (0.00%; 5.79%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.39%)
						tir.BufferBindUnwrapper: 59us [59us] (0.00%; 5.49%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 707us [707us] (0.00%; 65.87%)
						tir.AssertSimplifier: 94us [94us] (0.00%; 8.75%)
				tir.LowerCrossThreadReduction: 22us [22us] (0.00%; 0.03%)
				tir.LowerInitBlock: 7us [7us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 6us [6us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 6us [6us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 6us [6us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 14us [14us] (0.00%; 0.02%)
				tir.CompactBufferAllocation: 6us [6us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 81us [81us] (0.00%; 0.10%)
				tir.InjectSoftwarePipeline: 87us [87us] (0.00%; 0.11%)
				tir.LowerOpaqueBlock: 8us [8us] (0.00%; 0.01%)
				tir.FlattenBuffer: 6us [6us] (0.00%; 0.01%)
				tir.BF16Legalize: 68us [6us] (0.00%; 0.09%)
					tir.BF16Promote: 20us [20us] (0.00%; 29.48%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 23.22%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 39.14%)
				tir.NarrowDataType: 232us [232us] (0.00%; 0.30%)
				tir.Simplify: 803us [803us] (0.00%; 1.02%)
				tir.LoopPartition: 78us [78us] (0.00%; 0.10%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.06%)
				tir.InjectVirtualThread: 59us [59us] (0.00%; 0.08%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.01%)
				tir.StorageRewrite: 142us [142us] (0.00%; 0.18%)
				tir.LowerVtcmAlloc: 21us [21us] (0.00%; 0.03%)
				tir.UnrollLoop: 501us [501us] (0.00%; 0.64%)
				tir.RenormalizeSplitPattern: 408us [408us] (0.00%; 0.52%)
				tir.Simplify: 2711us [2711us] (0.01%; 3.46%)
				tir.RemoveNoOp: 68us [68us] (0.00%; 0.09%)
				tir.RewriteUnsafeSelect: 123us [123us] (0.00%; 0.16%)
				tir.HoistIfThenElse: 1585us [5us] (0.00%; 2.02%)
					tir.InsertHoistIfThenElse: 280us [280us] (0.00%; 17.68%)
					tir.Simplify: 1259us [1259us] (0.00%; 79.46%)
					tir.RemoveNoOp: 40us [40us] (0.00%; 2.52%)
				tir.CommonSubexprElimTIR: 70021us [70021us] (0.21%; 89.33%)
			tir.BindParams: 32us [32us] (0.00%; 0.00%)
			sequential: 31618us [28us] (0.09%; 2.76%)
				tir.InjectPrefetch: 25us [25us] (0.00%; 0.08%)
				tir.TextureFlatten: 186us [186us] (0.00%; 0.59%)
				tir.StorageFlatten: 1991us [25us] (0.01%; 6.30%)
					tir.StorageFlatten_impl: 1966us [36us] (0.01%; 98.74%)
						tir.BufferShapeLegalize: 255us [255us] (0.00%; 12.98%)
						tir.BufferStrideLegalize: 168us [168us] (0.00%; 8.54%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.15%)
						tir.BufferBindUnwrapper: 292us [292us] (0.00%; 14.87%)
						tir.ApplyLayoutTransforms: 7us [7us] (0.00%; 0.37%)
						tir.StorageFlattener: 1022us [1022us] (0.00%; 51.98%)
						tir.AssertSimplifier: 143us [143us] (0.00%; 7.26%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.15%)
				tir.InjectSoftwarePipeline: 60us [60us] (0.00%; 0.19%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 76us [5us] (0.00%; 0.24%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.64%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 24.81%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.15%)
				tir.NarrowDataType: 318us [318us] (0.00%; 1.00%)
				tir.Simplify: 897us [897us] (0.00%; 2.84%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.15%)
				tir.VectorizeLoop: 73us [73us] (0.00%; 0.23%)
				tir.InjectVirtualThread: 133us [133us] (0.00%; 0.42%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.03%)
				tir.StorageRewrite: 148us [148us] (0.00%; 0.47%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.05%)
				tir.UnrollLoop: 544us [544us] (0.00%; 1.72%)
				tir.RenormalizeSplitPattern: 487us [487us] (0.00%; 1.54%)
				tir.Simplify: 2249us [2249us] (0.01%; 7.11%)
				tir.RemoveNoOp: 58us [58us] (0.00%; 0.18%)
				tir.RewriteUnsafeSelect: 163us [163us] (0.00%; 0.52%)
				tir.HoistIfThenElse: 2016us [7us] (0.01%; 6.38%)
					tir.InsertHoistIfThenElse: 457us [457us] (0.00%; 22.65%)
					tir.Simplify: 1481us [1481us] (0.00%; 73.48%)
					tir.RemoveNoOp: 71us [71us] (0.00%; 3.52%)
				tir.CommonSubexprElimTIR: 21998us [21998us] (0.07%; 69.57%)
			tir.BindParams: 28us [28us] (0.00%; 0.00%)
			sequential: 8693us [141us] (0.03%; 0.76%)
				tir.InjectPrefetch: 25us [25us] (0.00%; 0.29%)
				tir.TextureFlatten: 64us [64us] (0.00%; 0.73%)
				tir.StorageFlatten: 902us [23us] (0.00%; 10.38%)
					tir.StorageFlatten_impl: 879us [8us] (0.00%; 97.43%)
						tir.BufferShapeLegalize: 84us [84us] (0.00%; 9.51%)
						tir.BufferStrideLegalize: 80us [80us] (0.00%; 9.07%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 4.08%)
						tir.BufferBindUnwrapper: 57us [57us] (0.00%; 6.49%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 577us [577us] (0.00%; 65.70%)
						tir.AssertSimplifier: 33us [33us] (0.00%; 3.80%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 42us [42us] (0.00%; 0.48%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 0.56%)
				tir.LowerOpaqueBlock: 6us [6us] (0.00%; 0.07%)
				tir.FlattenBuffer: 6us [6us] (0.00%; 0.07%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.66%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.49%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.50%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.39%)
				tir.NarrowDataType: 258us [258us] (0.00%; 2.97%)
				tir.Simplify: 444us [444us] (0.00%; 5.11%)
				tir.LoopPartition: 64us [64us] (0.00%; 0.73%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 44us [44us] (0.00%; 0.50%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 123us [123us] (0.00%; 1.42%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.16%)
				tir.UnrollLoop: 89us [89us] (0.00%; 1.02%)
				tir.RenormalizeSplitPattern: 200us [200us] (0.00%; 2.31%)
				tir.Simplify: 438us [438us] (0.00%; 5.04%)
				tir.RemoveNoOp: 39us [39us] (0.00%; 0.45%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 421us [5us] (0.00%; 4.85%)
					tir.InsertHoistIfThenElse: 97us [97us] (0.00%; 22.98%)
					tir.Simplify: 295us [295us] (0.00%; 69.94%)
					tir.RemoveNoOp: 25us [25us] (0.00%; 5.92%)
				tir.CommonSubexprElimTIR: 5163us [5163us] (0.02%; 59.39%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 4173us [21us] (0.01%; 0.36%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.31%)
				tir.TextureFlatten: 190us [190us] (0.00%; 4.55%)
				tir.StorageFlatten: 1277us [21us] (0.00%; 30.61%)
					tir.StorageFlatten_impl: 1256us [8us] (0.00%; 98.36%)
						tir.BufferShapeLegalize: 163us [163us] (0.00%; 12.98%)
						tir.BufferStrideLegalize: 186us [186us] (0.00%; 14.83%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.20%)
						tir.BufferBindUnwrapper: 190us [190us] (0.00%; 15.09%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.31%)
						tir.StorageFlattener: 542us [542us] (0.00%; 43.11%)
						tir.AssertSimplifier: 149us [149us] (0.00%; 11.85%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.13%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.13%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.10%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.10%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.10%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.15%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.10%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 0.49%)
				tir.InjectSoftwarePipeline: 29us [29us] (0.00%; 0.70%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.10%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.10%)
				tir.BF16Legalize: 46us [4us] (0.00%; 1.09%)
					tir.BF16Promote: 15us [15us] (0.00%; 33.72%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 24.44%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 32.64%)
				tir.NarrowDataType: 130us [130us] (0.00%; 3.12%)
				tir.Simplify: 349us [349us] (0.00%; 8.35%)
				tir.LoopPartition: 22us [22us] (0.00%; 0.52%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.43%)
				tir.InjectVirtualThread: 19us [19us] (0.00%; 0.46%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.15%)
				tir.StorageRewrite: 37us [37us] (0.00%; 0.89%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.17%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.23%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 2.09%)
				tir.Simplify: 129us [129us] (0.00%; 3.09%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.41%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.16%)
				tir.HoistIfThenElse: 157us [4us] (0.00%; 3.77%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.13%)
					tir.Simplify: 110us [110us] (0.00%; 69.84%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.34%)
				tir.CommonSubexprElimTIR: 1539us [1539us] (0.00%; 36.88%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 15533us [21us] (0.05%; 1.36%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.13%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.39%)
				tir.StorageFlatten: 961us [20us] (0.00%; 6.19%)
					tir.StorageFlatten_impl: 941us [7us] (0.00%; 97.88%)
						tir.BufferShapeLegalize: 86us [86us] (0.00%; 9.17%)
						tir.BufferStrideLegalize: 63us [63us] (0.00%; 6.69%)
						tir.ThreadScopePropagate: 38us [38us] (0.00%; 4.01%)
						tir.BufferBindUnwrapper: 60us [60us] (0.00%; 6.33%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.39%)
						tir.StorageFlattener: 650us [650us] (0.00%; 69.14%)
						tir.AssertSimplifier: 33us [33us] (0.00%; 3.49%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.26%)
				tir.InjectSoftwarePipeline: 50us [50us] (0.00%; 0.32%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 63us [4us] (0.00%; 0.40%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.20%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.71%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 39.45%)
				tir.NarrowDataType: 317us [317us] (0.00%; 2.04%)
				tir.Simplify: 479us [479us] (0.00%; 3.08%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.27%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.27%)
				tir.InjectVirtualThread: 48us [48us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.05%)
				tir.StorageRewrite: 130us [130us] (0.00%; 0.84%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.10%)
				tir.UnrollLoop: 140us [140us] (0.00%; 0.90%)
				tir.RenormalizeSplitPattern: 237us [237us] (0.00%; 1.52%)
				tir.Simplify: 704us [704us] (0.00%; 4.53%)
				tir.RemoveNoOp: 58us [58us] (0.00%; 0.37%)
				tir.RewriteUnsafeSelect: 32us [32us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 572us [4us] (0.00%; 3.69%)
					tir.InsertHoistIfThenElse: 97us [97us] (0.00%; 17.01%)
					tir.Simplify: 442us [442us] (0.00%; 77.30%)
					tir.RemoveNoOp: 28us [28us] (0.00%; 4.94%)
				tir.CommonSubexprElimTIR: 11446us [11446us] (0.03%; 73.69%)
			tir.BindParams: 17us [17us] (0.00%; 0.00%)
			sequential: 2882us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.47%)
				tir.TextureFlatten: 159us [159us] (0.00%; 5.50%)
				tir.StorageFlatten: 876us [21us] (0.00%; 30.40%)
					tir.StorageFlatten_impl: 855us [8us] (0.00%; 97.63%)
						tir.BufferShapeLegalize: 112us [112us] (0.00%; 13.04%)
						tir.BufferStrideLegalize: 134us [134us] (0.00%; 15.65%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.51%)
						tir.BufferBindUnwrapper: 125us [125us] (0.00%; 14.60%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 360us [360us] (0.00%; 42.03%)
						tir.AssertSimplifier: 101us [101us] (0.00%; 11.81%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.17%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.66%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 67us [4us] (0.00%; 2.32%)
					tir.BF16Promote: 14us [14us] (0.00%; 21.11%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 14.08%)
					tir.BF16TypeLowering: 39us [39us] (0.00%; 58.52%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.74%)
				tir.Simplify: 237us [237us] (0.00%; 8.22%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.70%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.59%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.25%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.23%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 85us [85us] (0.00%; 2.94%)
				tir.Simplify: 102us [102us] (0.00%; 3.54%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.60%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 176us [4us] (0.00%; 6.12%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 15.44%)
					tir.Simplify: 105us [105us] (0.00%; 59.31%)
					tir.RemoveNoOp: 40us [40us] (0.00%; 22.76%)
				tir.CommonSubexprElimTIR: 815us [815us] (0.00%; 28.27%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 8354us [21us] (0.02%; 0.73%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.26%)
				tir.TextureFlatten: 59us [59us] (0.00%; 0.71%)
				tir.StorageFlatten: 830us [22us] (0.00%; 9.93%)
					tir.StorageFlatten_impl: 808us [8us] (0.00%; 97.34%)
						tir.BufferShapeLegalize: 90us [90us] (0.00%; 11.11%)
						tir.BufferStrideLegalize: 60us [60us] (0.00%; 7.39%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 4.24%)
						tir.BufferBindUnwrapper: 56us [56us] (0.00%; 6.98%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 525us [525us] (0.00%; 65.01%)
						tir.AssertSimplifier: 31us [31us] (0.00%; 3.84%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 37us [37us] (0.00%; 0.44%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.55%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 57us [4us] (0.00%; 0.68%)
					tir.BF16Promote: 17us [17us] (0.00%; 29.29%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.52%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.84%)
				tir.NarrowDataType: 197us [197us] (0.00%; 2.36%)
				tir.Simplify: 434us [434us] (0.00%; 5.20%)
				tir.LoopPartition: 40us [40us] (0.00%; 0.48%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 45us [45us] (0.00%; 0.54%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.10%)
				tir.StorageRewrite: 122us [122us] (0.00%; 1.47%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.17%)
				tir.UnrollLoop: 90us [90us] (0.00%; 1.08%)
				tir.RenormalizeSplitPattern: 207us [207us] (0.00%; 2.48%)
				tir.Simplify: 478us [478us] (0.00%; 5.73%)
				tir.RemoveNoOp: 55us [55us] (0.00%; 0.65%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 375us [4us] (0.00%; 4.49%)
					tir.InsertHoistIfThenElse: 65us [65us] (0.00%; 17.39%)
					tir.Simplify: 283us [283us] (0.00%; 75.37%)
					tir.RemoveNoOp: 23us [23us] (0.00%; 6.09%)
				tir.CommonSubexprElimTIR: 5112us [5112us] (0.02%; 61.19%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 2952us [22us] (0.01%; 0.26%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.42%)
				tir.TextureFlatten: 168us [168us] (0.00%; 5.70%)
				tir.StorageFlatten: 835us [22us] (0.00%; 28.30%)
					tir.StorageFlatten_impl: 813us [8us] (0.00%; 97.35%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 14.15%)
						tir.BufferStrideLegalize: 105us [105us] (0.00%; 12.90%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.54%)
						tir.BufferBindUnwrapper: 103us [103us] (0.00%; 12.67%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 366us [366us] (0.00%; 44.97%)
						tir.AssertSimplifier: 100us [100us] (0.00%; 12.30%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.63%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.85%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.34%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.12%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.94%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.74%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.61%)
				tir.Simplify: 271us [271us] (0.00%; 9.16%)
				tir.LoopPartition: 26us [26us] (0.00%; 0.89%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 44us [44us] (0.00%; 1.49%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.17%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 89us [89us] (0.00%; 3.00%)
				tir.Simplify: 184us [184us] (0.00%; 6.23%)
				tir.RemoveNoOp: 19us [19us] (0.00%; 0.65%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 161us [4us] (0.00%; 5.45%)
					tir.InsertHoistIfThenElse: 30us [30us] (0.00%; 18.89%)
					tir.Simplify: 111us [111us] (0.00%; 69.28%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.22%)
				tir.CommonSubexprElimTIR: 812us [812us] (0.00%; 27.50%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 23355us [24us] (0.07%; 2.04%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.10%)
				tir.TextureFlatten: 291us [291us] (0.00%; 1.25%)
				tir.StorageFlatten: 2180us [24us] (0.01%; 9.33%)
					tir.StorageFlatten_impl: 2156us [8us] (0.01%; 98.90%)
						tir.BufferShapeLegalize: 290us [290us] (0.00%; 13.44%)
						tir.BufferStrideLegalize: 234us [234us] (0.00%; 10.84%)
						tir.ThreadScopePropagate: 44us [44us] (0.00%; 2.02%)
						tir.BufferBindUnwrapper: 230us [230us] (0.00%; 10.66%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.20%)
						tir.StorageFlattener: 1135us [1135us] (0.00%; 52.66%)
						tir.AssertSimplifier: 211us [211us] (0.00%; 9.80%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 50us [50us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 61us [61us] (0.00%; 0.26%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 76us [4us] (0.00%; 0.33%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.34%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.11%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 35.37%)
				tir.NarrowDataType: 262us [262us] (0.00%; 1.12%)
				tir.Simplify: 1165us [1165us] (0.00%; 4.99%)
				tir.LoopPartition: 49us [49us] (0.00%; 0.21%)
				tir.VectorizeLoop: 51us [51us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 210us [210us] (0.00%; 0.90%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.04%)
				tir.StorageRewrite: 177us [177us] (0.00%; 0.76%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.08%)
				tir.UnrollLoop: 332us [332us] (0.00%; 1.42%)
				tir.RenormalizeSplitPattern: 525us [525us] (0.00%; 2.25%)
				tir.Simplify: 1966us [1966us] (0.01%; 8.42%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.20%)
				tir.RewriteUnsafeSelect: 68us [68us] (0.00%; 0.29%)
				tir.HoistIfThenElse: 2042us [5us] (0.01%; 8.75%)
					tir.InsertHoistIfThenElse: 356us [356us] (0.00%; 17.42%)
					tir.Simplify: 1641us [1641us] (0.00%; 80.34%)
					tir.RemoveNoOp: 41us [41us] (0.00%; 1.98%)
				tir.CommonSubexprElimTIR: 13683us [13683us] (0.04%; 58.58%)
			tir.BindParams: 29us [29us] (0.00%; 0.00%)
			sequential: 2879us [22us] (0.01%; 0.25%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.40%)
				tir.TextureFlatten: 145us [145us] (0.00%; 5.04%)
				tir.StorageFlatten: 969us [21us] (0.00%; 33.66%)
					tir.StorageFlatten_impl: 948us [8us] (0.00%; 97.86%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 13.42%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.42%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.38%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.10%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 451us [451us] (0.00%; 47.59%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 11.83%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.62%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.87%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.39%)
					tir.BF16Promote: 13us [13us] (0.00%; 32.84%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.42%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.15%)
				tir.NarrowDataType: 165us [165us] (0.00%; 5.74%)
				tir.Simplify: 209us [209us] (0.00%; 7.25%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.61%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 33us [33us] (0.00%; 1.16%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.20%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.19%)
				tir.Simplify: 82us [82us] (0.00%; 2.84%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.45%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 129us [4us] (0.00%; 4.49%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 17.14%)
					tir.Simplify: 92us [92us] (0.00%; 70.84%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 8.73%)
				tir.CommonSubexprElimTIR: 841us [841us] (0.00%; 29.20%)
			tir.BindParams: 38us [38us] (0.00%; 0.00%)
			sequential: 3133us [30us] (0.01%; 0.27%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.47%)
				tir.TextureFlatten: 178us [178us] (0.00%; 5.69%)
				tir.StorageFlatten: 1148us [22us] (0.00%; 36.64%)
					tir.StorageFlatten_impl: 1126us [9us] (0.00%; 98.08%)
						tir.BufferShapeLegalize: 177us [177us] (0.00%; 15.69%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 10.53%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.21%)
						tir.BufferBindUnwrapper: 132us [132us] (0.00%; 11.69%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.35%)
						tir.StorageFlattener: 552us [552us] (0.00%; 49.06%)
						tir.AssertSimplifier: 120us [120us] (0.00%; 10.70%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.58%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 1.55%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.32%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.80%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.23%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.41%)
				tir.NarrowDataType: 118us [118us] (0.00%; 3.75%)
				tir.Simplify: 233us [233us] (0.00%; 7.44%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.63%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 66us [66us] (0.00%; 2.12%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 2.77%)
				tir.Simplify: 83us [83us] (0.00%; 2.64%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.45%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 3.84%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.31%)
					tir.Simplify: 81us [81us] (0.00%; 67.19%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.90%)
				tir.CommonSubexprElimTIR: 809us [809us] (0.00%; 25.83%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 20682us [23us] (0.06%; 1.81%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.11%)
				tir.TextureFlatten: 77us [77us] (0.00%; 0.37%)
				tir.StorageFlatten: 843us [20us] (0.00%; 4.08%)
					tir.StorageFlatten_impl: 823us [8us] (0.00%; 97.58%)
						tir.BufferShapeLegalize: 75us [75us] (0.00%; 9.13%)
						tir.BufferStrideLegalize: 55us [55us] (0.00%; 6.67%)
						tir.ThreadScopePropagate: 32us [32us] (0.00%; 3.94%)
						tir.BufferBindUnwrapper: 81us [81us] (0.00%; 9.88%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 540us [540us] (0.00%; 65.66%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.33%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 22us [22us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 33us [33us] (0.00%; 0.16%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.19%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 52us [4us] (0.00%; 0.25%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.48%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 24.85%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.63%)
				tir.NarrowDataType: 166us [166us] (0.00%; 0.80%)
				tir.Simplify: 377us [377us] (0.00%; 1.82%)
				tir.LoopPartition: 35us [35us] (0.00%; 0.17%)
				tir.VectorizeLoop: 38us [38us] (0.00%; 0.18%)
				tir.InjectVirtualThread: 36us [36us] (0.00%; 0.17%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.04%)
				tir.StorageRewrite: 111us [111us] (0.00%; 0.54%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.06%)
				tir.UnrollLoop: 384us [384us] (0.00%; 1.86%)
				tir.RenormalizeSplitPattern: 252us [252us] (0.00%; 1.22%)
				tir.Simplify: 1257us [1257us] (0.00%; 6.08%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.21%)
				tir.RewriteUnsafeSelect: 80us [80us] (0.00%; 0.39%)
				tir.HoistIfThenElse: 1117us [5us] (0.00%; 5.40%)
					tir.InsertHoistIfThenElse: 209us [209us] (0.00%; 18.74%)
					tir.Simplify: 871us [871us] (0.00%; 77.93%)
					tir.RemoveNoOp: 33us [33us] (0.00%; 2.93%)
				tir.CommonSubexprElimTIR: 15620us [15620us] (0.05%; 75.53%)
			tir.BindParams: 28us [28us] (0.00%; 0.00%)
			sequential: 19550us [22us] (0.06%; 1.71%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.12%)
				tir.TextureFlatten: 190us [190us] (0.00%; 0.97%)
				tir.StorageFlatten: 1636us [23us] (0.00%; 8.37%)
					tir.StorageFlatten_impl: 1613us [8us] (0.00%; 98.62%)
						tir.BufferShapeLegalize: 191us [191us] (0.00%; 11.83%)
						tir.BufferStrideLegalize: 164us [164us] (0.00%; 10.17%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.62%)
						tir.BufferBindUnwrapper: 158us [158us] (0.00%; 9.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.26%)
						tir.StorageFlattener: 910us [910us] (0.00%; 56.44%)
						tir.AssertSimplifier: 136us [136us] (0.00%; 8.40%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.24%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.29%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 74us [4us] (0.00%; 0.38%)
					tir.BF16Promote: 25us [25us] (0.00%; 33.98%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.54%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.84%)
				tir.NarrowDataType: 248us [248us] (0.00%; 1.27%)
				tir.Simplify: 839us [839us] (0.00%; 4.29%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.24%)
				tir.VectorizeLoop: 48us [48us] (0.00%; 0.25%)
				tir.InjectVirtualThread: 134us [134us] (0.00%; 0.68%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 144us [144us] (0.00%; 0.73%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.09%)
				tir.UnrollLoop: 245us [245us] (0.00%; 1.25%)
				tir.RenormalizeSplitPattern: 397us [397us] (0.00%; 2.03%)
				tir.Simplify: 1418us [1418us] (0.00%; 7.25%)
				tir.RemoveNoOp: 50us [50us] (0.00%; 0.25%)
				tir.RewriteUnsafeSelect: 59us [59us] (0.00%; 0.30%)
				tir.HoistIfThenElse: 1431us [5us] (0.00%; 7.32%)
					tir.InsertHoistIfThenElse: 255us [255us] (0.00%; 17.85%)
					tir.Simplify: 1130us [1130us] (0.00%; 79.01%)
					tir.RemoveNoOp: 40us [40us] (0.00%; 2.79%)
				tir.CommonSubexprElimTIR: 12372us [12372us] (0.04%; 63.28%)
			tir.BindParams: 18us [18us] (0.00%; 0.00%)
			sequential: 2666us [19us] (0.01%; 0.23%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.51%)
				tir.TextureFlatten: 127us [127us] (0.00%; 4.76%)
				tir.StorageFlatten: 702us [20us] (0.00%; 26.32%)
					tir.StorageFlatten_impl: 682us [8us] (0.00%; 97.16%)
						tir.BufferShapeLegalize: 107us [107us] (0.00%; 15.67%)
						tir.BufferStrideLegalize: 100us [100us] (0.00%; 14.67%)
						tir.ThreadScopePropagate: 12us [12us] (0.00%; 1.80%)
						tir.BufferBindUnwrapper: 98us [98us] (0.00%; 14.39%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.56%)
						tir.StorageFlattener: 260us [260us] (0.00%; 38.15%)
						tir.AssertSimplifier: 93us [93us] (0.00%; 13.65%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.20%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.17%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.16%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.24%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.68%)
				tir.InjectSoftwarePipeline: 24us [24us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 39us [4us] (0.00%; 1.47%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.61%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.12%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.01%)
				tir.NarrowDataType: 102us [102us] (0.00%; 3.84%)
				tir.Simplify: 197us [197us] (0.00%; 7.41%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.75%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.67%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.69%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.25%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.32%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.26%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.35%)
				tir.RenormalizeSplitPattern: 83us [83us] (0.00%; 3.13%)
				tir.Simplify: 109us [109us] (0.00%; 4.09%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.64%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 153us [4us] (0.00%; 5.73%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.06%)
					tir.Simplify: 106us [106us] (0.00%; 69.56%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.60%)
				tir.CommonSubexprElimTIR: 899us [899us] (0.00%; 33.72%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 9372us [22us] (0.03%; 0.82%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.22%)
				tir.TextureFlatten: 64us [64us] (0.00%; 0.69%)
				tir.StorageFlatten: 1014us [21us] (0.00%; 10.82%)
					tir.StorageFlatten_impl: 994us [8us] (0.00%; 97.96%)
						tir.BufferShapeLegalize: 90us [90us] (0.00%; 9.02%)
						tir.BufferStrideLegalize: 66us [66us] (0.00%; 6.61%)
						tir.ThreadScopePropagate: 37us [37us] (0.00%; 3.75%)
						tir.BufferBindUnwrapper: 87us [87us] (0.00%; 8.73%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.39%)
						tir.StorageFlattener: 665us [665us] (0.00%; 66.90%)
						tir.AssertSimplifier: 38us [38us] (0.00%; 3.84%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 66us [66us] (0.00%; 0.71%)
				tir.InjectSoftwarePipeline: 53us [53us] (0.00%; 0.57%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 63us [4us] (0.00%; 0.67%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.65%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 26.56%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 38.28%)
				tir.NarrowDataType: 283us [283us] (0.00%; 3.02%)
				tir.Simplify: 538us [538us] (0.00%; 5.74%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.49%)
				tir.VectorizeLoop: 43us [43us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 56us [56us] (0.00%; 0.59%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 127us [127us] (0.00%; 1.36%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.17%)
				tir.UnrollLoop: 189us [189us] (0.00%; 2.02%)
				tir.RenormalizeSplitPattern: 283us [283us] (0.00%; 3.02%)
				tir.Simplify: 533us [533us] (0.00%; 5.69%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.49%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 451us [5us] (0.00%; 4.81%)
					tir.InsertHoistIfThenElse: 70us [70us] (0.00%; 15.48%)
					tir.Simplify: 316us [316us] (0.00%; 70.04%)
					tir.RemoveNoOp: 60us [60us] (0.00%; 13.39%)
				tir.CommonSubexprElimTIR: 5385us [5385us] (0.02%; 57.46%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 10305us [20us] (0.03%; 0.90%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.21%)
				tir.TextureFlatten: 67us [67us] (0.00%; 0.65%)
				tir.StorageFlatten: 1020us [20us] (0.00%; 9.90%)
					tir.StorageFlatten_impl: 1000us [8us] (0.00%; 98.03%)
						tir.BufferShapeLegalize: 93us [93us] (0.00%; 9.29%)
						tir.BufferStrideLegalize: 70us [70us] (0.00%; 7.01%)
						tir.ThreadScopePropagate: 40us [40us] (0.00%; 3.99%)
						tir.BufferBindUnwrapper: 67us [67us] (0.00%; 6.68%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 682us [682us] (0.00%; 68.23%)
						tir.AssertSimplifier: 37us [37us] (0.00%; 3.67%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.46%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.55%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 70us [4us] (0.00%; 0.67%)
					tir.BF16Promote: 20us [20us] (0.00%; 28.60%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.24%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 39.06%)
				tir.NarrowDataType: 261us [261us] (0.00%; 2.53%)
				tir.Simplify: 589us [589us] (0.00%; 5.72%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.46%)
				tir.VectorizeLoop: 46us [46us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 58us [58us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.09%)
				tir.StorageRewrite: 141us [141us] (0.00%; 1.37%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.17%)
				tir.UnrollLoop: 131us [131us] (0.00%; 1.27%)
				tir.RenormalizeSplitPattern: 249us [249us] (0.00%; 2.41%)
				tir.Simplify: 633us [633us] (0.00%; 6.14%)
				tir.RemoveNoOp: 45us [45us] (0.00%; 0.44%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 423us [4us] (0.00%; 4.10%)
					tir.InsertHoistIfThenElse: 73us [73us] (0.00%; 17.26%)
					tir.Simplify: 318us [318us] (0.00%; 75.32%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 6.39%)
				tir.CommonSubexprElimTIR: 6290us [6290us] (0.02%; 61.04%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 3286us [21us] (0.01%; 0.29%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.41%)
				tir.TextureFlatten: 160us [160us] (0.00%; 4.88%)
				tir.StorageFlatten: 937us [22us] (0.00%; 28.51%)
					tir.StorageFlatten_impl: 915us [8us] (0.00%; 97.67%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 13.89%)
						tir.BufferStrideLegalize: 120us [120us] (0.00%; 13.06%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.58%)
						tir.BufferBindUnwrapper: 121us [121us] (0.00%; 13.21%)
						tir.ApplyLayoutTransforms: 26us [26us] (0.00%; 2.81%)
						tir.StorageFlattener: 387us [387us] (0.00%; 42.32%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.25%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.17%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 5us [5us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.59%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.83%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 69us [4us] (0.00%; 2.09%)
					tir.BF16Promote: 14us [14us] (0.00%; 20.66%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 14.22%)
					tir.BF16TypeLowering: 40us [40us] (0.00%; 58.90%)
				tir.NarrowDataType: 112us [112us] (0.00%; 3.41%)
				tir.Simplify: 237us [237us] (0.00%; 7.21%)
				tir.LoopPartition: 40us [40us] (0.00%; 1.23%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.55%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 24us [24us] (0.00%; 0.74%)
				tir.StorageRewrite: 39us [39us] (0.00%; 1.18%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.21%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 89us [89us] (0.00%; 2.71%)
				tir.Simplify: 130us [130us] (0.00%; 3.94%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.54%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 160us [4us] (0.00%; 4.88%)
					tir.InsertHoistIfThenElse: 30us [30us] (0.00%; 18.82%)
					tir.Simplify: 110us [110us] (0.00%; 68.75%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 9.67%)
				tir.CommonSubexprElimTIR: 1087us [1087us] (0.00%; 33.09%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 10617us [19us] (0.03%; 0.93%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.19%)
				tir.TextureFlatten: 69us [69us] (0.00%; 0.65%)
				tir.StorageFlatten: 1054us [20us] (0.00%; 9.93%)
					tir.StorageFlatten_impl: 1034us [8us] (0.00%; 98.06%)
						tir.BufferShapeLegalize: 92us [92us] (0.00%; 8.90%)
						tir.BufferStrideLegalize: 71us [71us] (0.00%; 6.86%)
						tir.ThreadScopePropagate: 39us [39us] (0.00%; 3.73%)
						tir.BufferBindUnwrapper: 68us [68us] (0.00%; 6.58%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 713us [713us] (0.00%; 68.97%)
						tir.AssertSimplifier: 40us [40us] (0.00%; 3.83%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 50us [50us] (0.00%; 0.47%)
				tir.InjectSoftwarePipeline: 56us [56us] (0.00%; 0.53%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 67us [4us] (0.00%; 0.63%)
					tir.BF16Promote: 20us [20us] (0.00%; 29.54%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.80%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 37.67%)
				tir.NarrowDataType: 249us [249us] (0.00%; 2.35%)
				tir.Simplify: 585us [585us] (0.00%; 5.51%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.46%)
				tir.VectorizeLoop: 43us [43us] (0.00%; 0.40%)
				tir.InjectVirtualThread: 58us [58us] (0.00%; 0.55%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.08%)
				tir.StorageRewrite: 162us [162us] (0.00%; 1.53%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.16%)
				tir.UnrollLoop: 134us [134us] (0.00%; 1.26%)
				tir.RenormalizeSplitPattern: 270us [270us] (0.00%; 2.54%)
				tir.Simplify: 589us [589us] (0.00%; 5.55%)
				tir.RemoveNoOp: 65us [65us] (0.00%; 0.61%)
				tir.RewriteUnsafeSelect: 24us [24us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 502us [5us] (0.00%; 4.73%)
					tir.InsertHoistIfThenElse: 119us [119us] (0.00%; 23.72%)
					tir.Simplify: 348us [348us] (0.00%; 69.27%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 5.95%)
				tir.CommonSubexprElimTIR: 6483us [6483us] (0.02%; 61.06%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 3252us [138us] (0.01%; 0.28%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.43%)
				tir.TextureFlatten: 151us [151us] (0.00%; 4.63%)
				tir.StorageFlatten: 906us [21us] (0.00%; 27.86%)
					tir.StorageFlatten_impl: 885us [8us] (0.00%; 97.63%)
						tir.BufferShapeLegalize: 128us [128us] (0.00%; 14.52%)
						tir.BufferStrideLegalize: 120us [120us] (0.00%; 13.62%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.56%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.95%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 385us [385us] (0.00%; 43.53%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 12.47%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.15%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.15%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.11%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.11%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.17%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.57%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.80%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.12%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.25%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.24%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.69%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.18%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.41%)
				tir.Simplify: 225us [225us] (0.00%; 6.93%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.60%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.51%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.54%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.11%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.20%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.65%)
				tir.Simplify: 110us [110us] (0.00%; 3.37%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.49%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 157us [4us] (0.00%; 4.82%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.29%)
					tir.Simplify: 109us [109us] (0.00%; 69.47%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.62%)
				tir.CommonSubexprElimTIR: 1098us [1098us] (0.00%; 33.76%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 42162us [31us] (0.13%; 3.68%)
				tir.InjectPrefetch: 88us [88us] (0.00%; 0.21%)
				tir.TextureFlatten: 277us [277us] (0.00%; 0.66%)
				tir.StorageFlatten: 2025us [22us] (0.01%; 4.80%)
					tir.StorageFlatten_impl: 2002us [8us] (0.01%; 98.90%)
						tir.BufferShapeLegalize: 315us [315us] (0.00%; 15.71%)
						tir.BufferStrideLegalize: 232us [232us] (0.00%; 11.60%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.08%)
						tir.BufferBindUnwrapper: 228us [228us] (0.00%; 11.40%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.20%)
						tir.StorageFlattener: 963us [963us] (0.00%; 48.11%)
						tir.AssertSimplifier: 210us [210us] (0.00%; 10.49%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.02%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.11%)
				tir.InjectSoftwarePipeline: 90us [90us] (0.00%; 0.21%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 96us [4us] (0.00%; 0.23%)
					tir.BF16Promote: 47us [47us] (0.00%; 49.50%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 19.76%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 26.31%)
				tir.NarrowDataType: 373us [373us] (0.00%; 0.88%)
				tir.Simplify: 1559us [1559us] (0.00%; 3.70%)
				tir.LoopPartition: 61us [61us] (0.00%; 0.14%)
				tir.VectorizeLoop: 56us [56us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 322us [322us] (0.00%; 0.76%)
				tir.InjectDoubleBuffer: 16us [16us] (0.00%; 0.04%)
				tir.StorageRewrite: 207us [207us] (0.00%; 0.49%)
				tir.LowerVtcmAlloc: 30us [30us] (0.00%; 0.07%)
				tir.UnrollLoop: 882us [882us] (0.00%; 2.09%)
				tir.RenormalizeSplitPattern: 941us [941us] (0.00%; 2.23%)
				tir.Simplify: 3155us [3155us] (0.01%; 7.48%)
				tir.RemoveNoOp: 53us [53us] (0.00%; 0.13%)
				tir.RewriteUnsafeSelect: 135us [135us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 2751us [7us] (0.01%; 6.52%)
					tir.InsertHoistIfThenElse: 569us [569us] (0.00%; 20.69%)
					tir.Simplify: 2134us [2134us] (0.01%; 77.57%)
					tir.RemoveNoOp: 41us [41us] (0.00%; 1.47%)
				tir.CommonSubexprElimTIR: 28923us [28923us] (0.09%; 68.60%)
			tir.BindParams: 37us [37us] (0.00%; 0.00%)
			sequential: 2537us [22us] (0.01%; 0.22%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.57%)
				tir.TextureFlatten: 127us [127us] (0.00%; 5.01%)
				tir.StorageFlatten: 779us [22us] (0.00%; 30.73%)
					tir.StorageFlatten_impl: 757us [9us] (0.00%; 97.15%)
						tir.BufferShapeLegalize: 125us [125us] (0.00%; 16.45%)
						tir.BufferStrideLegalize: 141us [141us] (0.00%; 18.56%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.78%)
						tir.BufferBindUnwrapper: 107us [107us] (0.00%; 14.13%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.57%)
						tir.StorageFlattener: 267us [267us] (0.00%; 35.30%)
						tir.AssertSimplifier: 91us [91us] (0.00%; 12.07%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.23%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.24%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.18%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.18%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.26%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.17%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.73%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 1.04%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.17%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.59%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.30%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.08%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.52%)
				tir.NarrowDataType: 107us [107us] (0.00%; 4.24%)
				tir.Simplify: 206us [206us] (0.00%; 8.10%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.81%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.67%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.63%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.25%)
				tir.StorageRewrite: 61us [61us] (0.00%; 2.40%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.24%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.34%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 3.33%)
				tir.Simplify: 99us [99us] (0.00%; 3.90%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.73%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 154us [4us] (0.00%; 6.08%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.13%)
					tir.Simplify: 102us [102us] (0.00%; 65.84%)
					tir.RemoveNoOp: 20us [20us] (0.00%; 13.12%)
				tir.CommonSubexprElimTIR: 654us [654us] (0.00%; 25.79%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 2772us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.48%)
				tir.TextureFlatten: 148us [148us] (0.00%; 5.33%)
				tir.StorageFlatten: 976us [21us] (0.00%; 35.20%)
					tir.StorageFlatten_impl: 955us [8us] (0.00%; 97.82%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 13.32%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 12.33%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.40%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 12.01%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 457us [457us] (0.00%; 47.85%)
						tir.AssertSimplifier: 113us [113us] (0.00%; 11.79%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.21%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.63%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.50%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.73%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.90%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.97%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.98%)
				tir.Simplify: 205us [205us] (0.00%; 7.40%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.68%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.54%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.30%)
				tir.Simplify: 82us [82us] (0.00%; 2.95%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 118us [4us] (0.00%; 4.27%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.43%)
					tir.Simplify: 80us [80us] (0.00%; 67.20%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.83%)
				tir.CommonSubexprElimTIR: 785us [785us] (0.00%; 28.32%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 22637us [22us] (0.07%; 1.98%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.10%)
				tir.TextureFlatten: 61us [61us] (0.00%; 0.27%)
				tir.StorageFlatten: 948us [21us] (0.00%; 4.19%)
					tir.StorageFlatten_impl: 927us [8us] (0.00%; 97.74%)
						tir.BufferShapeLegalize: 85us [85us] (0.00%; 9.18%)
						tir.BufferStrideLegalize: 64us [64us] (0.00%; 6.93%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.86%)
						tir.BufferBindUnwrapper: 60us [60us] (0.00%; 6.52%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 635us [635us] (0.00%; 68.56%)
						tir.AssertSimplifier: 34us [34us] (0.00%; 3.69%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 43us [43us] (0.00%; 0.19%)
				tir.InjectSoftwarePipeline: 49us [49us] (0.00%; 0.22%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 60us [4us] (0.00%; 0.27%)
					tir.BF16Promote: 18us [18us] (0.00%; 29.24%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.79%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 37.82%)
				tir.NarrowDataType: 213us [213us] (0.00%; 0.94%)
				tir.Simplify: 531us [531us] (0.00%; 2.34%)
				tir.LoopPartition: 56us [56us] (0.00%; 0.25%)
				tir.VectorizeLoop: 41us [41us] (0.00%; 0.18%)
				tir.InjectVirtualThread: 50us [50us] (0.00%; 0.22%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.04%)
				tir.StorageRewrite: 124us [124us] (0.00%; 0.55%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.06%)
				tir.UnrollLoop: 553us [553us] (0.00%; 2.44%)
				tir.RenormalizeSplitPattern: 331us [331us] (0.00%; 1.46%)
				tir.Simplify: 1507us [1507us] (0.00%; 6.66%)
				tir.RemoveNoOp: 53us [53us] (0.00%; 0.23%)
				tir.RewriteUnsafeSelect: 82us [82us] (0.00%; 0.36%)
				tir.HoistIfThenElse: 1141us [4us] (0.00%; 5.04%)
					tir.InsertHoistIfThenElse: 216us [216us] (0.00%; 18.92%)
					tir.Simplify: 886us [886us] (0.00%; 77.71%)
					tir.RemoveNoOp: 34us [34us] (0.00%; 2.99%)
				tir.CommonSubexprElimTIR: 16681us [16681us] (0.05%; 73.69%)
			tir.BindParams: 28us [28us] (0.00%; 0.00%)
			sequential: 15128us [29us] (0.04%; 1.32%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.16%)
				tir.TextureFlatten: 183us [183us] (0.00%; 1.21%)
				tir.StorageFlatten: 1659us [23us] (0.00%; 10.97%)
					tir.StorageFlatten_impl: 1636us [8us] (0.00%; 98.63%)
						tir.BufferShapeLegalize: 287us [287us] (0.00%; 17.52%)
						tir.BufferStrideLegalize: 166us [166us] (0.00%; 10.17%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.63%)
						tir.BufferBindUnwrapper: 161us [161us] (0.00%; 9.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.26%)
						tir.StorageFlattener: 830us [830us] (0.00%; 50.71%)
						tir.AssertSimplifier: 137us [137us] (0.00%; 8.38%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.31%)
				tir.InjectSoftwarePipeline: 59us [59us] (0.00%; 0.39%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 75us [4us] (0.00%; 0.49%)
					tir.BF16Promote: 25us [25us] (0.00%; 33.83%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.01%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 35.45%)
				tir.NarrowDataType: 250us [250us] (0.00%; 1.65%)
				tir.Simplify: 835us [835us] (0.00%; 5.52%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.31%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.33%)
				tir.InjectVirtualThread: 187us [187us] (0.00%; 1.23%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.07%)
				tir.StorageRewrite: 145us [145us] (0.00%; 0.96%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.11%)
				tir.UnrollLoop: 151us [151us] (0.00%; 1.00%)
				tir.RenormalizeSplitPattern: 556us [556us] (0.00%; 3.68%)
				tir.Simplify: 1287us [1287us] (0.00%; 8.51%)
				tir.RemoveNoOp: 57us [57us] (0.00%; 0.38%)
				tir.RewriteUnsafeSelect: 51us [51us] (0.00%; 0.34%)
				tir.HoistIfThenElse: 1415us [7us] (0.00%; 9.35%)
					tir.InsertHoistIfThenElse: 286us [286us] (0.00%; 20.22%)
					tir.Simplify: 1051us [1051us] (0.00%; 74.28%)
					tir.RemoveNoOp: 71us [71us] (0.00%; 5.01%)
				tir.CommonSubexprElimTIR: 7948us [7948us] (0.02%; 52.54%)
			tir.BindParams: 51us [51us] (0.00%; 0.00%)
			sequential: 2918us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.48%)
				tir.TextureFlatten: 134us [134us] (0.00%; 4.59%)
				tir.StorageFlatten: 883us [21us] (0.00%; 30.27%)
					tir.StorageFlatten_impl: 863us [8us] (0.00%; 97.65%)
						tir.BufferShapeLegalize: 113us [113us] (0.00%; 13.12%)
						tir.BufferStrideLegalize: 127us [127us] (0.00%; 14.73%)
						tir.ThreadScopePropagate: 18us [18us] (0.00%; 2.12%)
						tir.BufferBindUnwrapper: 124us [124us] (0.00%; 14.32%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.59%)
						tir.StorageFlattener: 365us [365us] (0.00%; 42.27%)
						tir.AssertSimplifier: 103us [103us] (0.00%; 11.90%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.91%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.40%)
					tir.BF16Promote: 14us [14us] (0.00%; 34.92%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.96%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 31.85%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.71%)
				tir.Simplify: 255us [255us] (0.00%; 8.75%)
				tir.LoopPartition: 22us [22us] (0.00%; 0.75%)
				tir.VectorizeLoop: 23us [23us] (0.00%; 0.78%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 36us [36us] (0.00%; 1.22%)
				tir.StorageRewrite: 69us [69us] (0.00%; 2.37%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 105us [105us] (0.00%; 3.58%)
				tir.Simplify: 102us [102us] (0.00%; 3.51%)
				tir.RemoveNoOp: 33us [33us] (0.00%; 1.13%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 145us [4us] (0.00%; 4.98%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.29%)
					tir.Simplify: 100us [100us] (0.00%; 68.92%)
					tir.RemoveNoOp: 14us [14us] (0.00%; 9.97%)
				tir.CommonSubexprElimTIR: 800us [800us] (0.00%; 27.41%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 6404us [20us] (0.02%; 0.56%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.32%)
				tir.TextureFlatten: 50us [50us] (0.00%; 0.77%)
				tir.StorageFlatten: 827us [20us] (0.00%; 12.91%)
					tir.StorageFlatten_impl: 806us [9us] (0.00%; 97.53%)
						tir.BufferShapeLegalize: 72us [72us] (0.00%; 8.91%)
						tir.BufferStrideLegalize: 52us [52us] (0.00%; 6.41%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 4.34%)
						tir.BufferBindUnwrapper: 75us [75us] (0.00%; 9.31%)
						tir.ApplyLayoutTransforms: 6us [6us] (0.00%; 0.71%)
						tir.StorageFlattener: 532us [532us] (0.00%; 65.94%)
						tir.AssertSimplifier: 26us [26us] (0.00%; 3.28%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.08%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.06%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.06%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.12%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 30us [30us] (0.00%; 0.48%)
				tir.InjectSoftwarePipeline: 37us [37us] (0.00%; 0.59%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.06%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.06%)
				tir.BF16Legalize: 48us [4us] (0.00%; 0.75%)
					tir.BF16Promote: 13us [13us] (0.00%; 27.77%)
					tir.BF16CastElimination: 12us [12us] (0.00%; 25.22%)
					tir.BF16TypeLowering: 19us [19us] (0.00%; 38.81%)
				tir.NarrowDataType: 152us [152us] (0.00%; 2.37%)
				tir.Simplify: 325us [325us] (0.00%; 5.08%)
				tir.LoopPartition: 41us [41us] (0.00%; 0.63%)
				tir.VectorizeLoop: 37us [37us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 33us [33us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.12%)
				tir.StorageRewrite: 111us [111us] (0.00%; 1.73%)
				tir.LowerVtcmAlloc: 11us [11us] (0.00%; 0.18%)
				tir.UnrollLoop: 111us [111us] (0.00%; 1.73%)
				tir.RenormalizeSplitPattern: 138us [138us] (0.00%; 2.15%)
				tir.Simplify: 339us [339us] (0.00%; 5.30%)
				tir.RemoveNoOp: 28us [28us] (0.00%; 0.44%)
				tir.RewriteUnsafeSelect: 21us [21us] (0.00%; 0.33%)
				tir.HoistIfThenElse: 308us [4us] (0.00%; 4.81%)
					tir.InsertHoistIfThenElse: 66us [66us] (0.00%; 21.31%)
					tir.Simplify: 220us [220us] (0.00%; 71.30%)
					tir.RemoveNoOp: 18us [18us] (0.00%; 6.00%)
				tir.CommonSubexprElimTIR: 3666us [3666us] (0.01%; 57.25%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 8971us [31us] (0.03%; 0.78%)
				tir.InjectPrefetch: 30us [30us] (0.00%; 0.34%)
				tir.TextureFlatten: 62us [62us] (0.00%; 0.69%)
				tir.StorageFlatten: 993us [23us] (0.00%; 11.07%)
					tir.StorageFlatten_impl: 971us [9us] (0.00%; 97.72%)
						tir.BufferShapeLegalize: 103us [103us] (0.00%; 10.65%)
						tir.BufferStrideLegalize: 59us [59us] (0.00%; 6.05%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.58%)
						tir.BufferBindUnwrapper: 54us [54us] (0.00%; 5.55%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.39%)
						tir.StorageFlattener: 667us [667us] (0.00%; 68.71%)
						tir.AssertSimplifier: 40us [40us] (0.00%; 4.13%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.09%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 34us [34us] (0.00%; 0.38%)
				tir.InjectSoftwarePipeline: 43us [43us] (0.00%; 0.48%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.62%)
					tir.BF16Promote: 15us [15us] (0.00%; 27.33%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 24.84%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 40.40%)
				tir.NarrowDataType: 190us [190us] (0.00%; 2.12%)
				tir.Simplify: 435us [435us] (0.00%; 4.85%)
				tir.LoopPartition: 39us [39us] (0.00%; 0.44%)
				tir.VectorizeLoop: 65us [65us] (0.00%; 0.72%)
				tir.InjectVirtualThread: 38us [38us] (0.00%; 0.43%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 123us [123us] (0.00%; 1.37%)
				tir.LowerVtcmAlloc: 13us [13us] (0.00%; 0.14%)
				tir.UnrollLoop: 125us [125us] (0.00%; 1.39%)
				tir.RenormalizeSplitPattern: 314us [314us] (0.00%; 3.50%)
				tir.Simplify: 579us [579us] (0.00%; 6.45%)
				tir.RemoveNoOp: 37us [37us] (0.00%; 0.41%)
				tir.RewriteUnsafeSelect: 27us [27us] (0.00%; 0.31%)
				tir.HoistIfThenElse: 610us [7us] (0.00%; 6.80%)
					tir.InsertHoistIfThenElse: 87us [87us] (0.00%; 14.31%)
					tir.Simplify: 484us [484us] (0.00%; 79.39%)
					tir.RemoveNoOp: 31us [31us] (0.00%; 5.11%)
				tir.CommonSubexprElimTIR: 5075us [5075us] (0.02%; 56.57%)
			tir.BindParams: 18us [18us] (0.00%; 0.00%)
			sequential: 2903us [19us] (0.01%; 0.25%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.49%)
				tir.TextureFlatten: 216us [216us] (0.00%; 7.44%)
				tir.StorageFlatten: 1029us [23us] (0.00%; 35.44%)
					tir.StorageFlatten_impl: 1006us [8us] (0.00%; 97.80%)
						tir.BufferShapeLegalize: 204us [204us] (0.00%; 20.29%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 11.83%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.38%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 11.45%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 428us [428us] (0.00%; 42.52%)
						tir.AssertSimplifier: 114us [114us] (0.00%; 11.30%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.44%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.87%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.41%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.92%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.79%)
				tir.Simplify: 206us [206us] (0.00%; 7.10%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.64%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.25%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.21%)
				tir.Simplify: 83us [83us] (0.00%; 2.85%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.13%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.48%)
					tir.Simplify: 81us [81us] (0.00%; 67.21%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.75%)
				tir.CommonSubexprElimTIR: 785us [785us] (0.00%; 27.05%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 7665us [21us] (0.02%; 0.67%)
				tir.InjectPrefetch: 52us [52us] (0.00%; 0.68%)
				tir.TextureFlatten: 104us [104us] (0.00%; 1.36%)
				tir.StorageFlatten: 807us [21us] (0.00%; 10.53%)
					tir.StorageFlatten_impl: 786us [8us] (0.00%; 97.44%)
						tir.BufferShapeLegalize: 79us [79us] (0.00%; 10.00%)
						tir.BufferStrideLegalize: 55us [55us] (0.00%; 6.98%)
						tir.ThreadScopePropagate: 33us [33us] (0.00%; 4.16%)
						tir.BufferBindUnwrapper: 52us [52us] (0.00%; 6.63%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.50%)
						tir.StorageFlattener: 521us [521us] (0.00%; 66.27%)
						tir.AssertSimplifier: 35us [35us] (0.00%; 4.50%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.11%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.53%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 52us [4us] (0.00%; 0.68%)
					tir.BF16Promote: 15us [15us] (0.00%; 29.14%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.08%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.18%)
				tir.NarrowDataType: 166us [166us] (0.00%; 2.16%)
				tir.Simplify: 464us [464us] (0.00%; 6.05%)
				tir.LoopPartition: 38us [38us] (0.00%; 0.49%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.52%)
				tir.InjectVirtualThread: 36us [36us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.11%)
				tir.StorageRewrite: 114us [114us] (0.00%; 1.49%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.16%)
				tir.UnrollLoop: 119us [119us] (0.00%; 1.55%)
				tir.RenormalizeSplitPattern: 163us [163us] (0.00%; 2.12%)
				tir.Simplify: 422us [422us] (0.00%; 5.51%)
				tir.RemoveNoOp: 31us [31us] (0.00%; 0.40%)
				tir.RewriteUnsafeSelect: 24us [24us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 403us [4us] (0.00%; 5.26%)
					tir.InsertHoistIfThenElse: 92us [92us] (0.00%; 22.81%)
					tir.Simplify: 285us [285us] (0.00%; 70.74%)
					tir.RemoveNoOp: 22us [22us] (0.00%; 5.39%)
				tir.CommonSubexprElimTIR: 4474us [4474us] (0.01%; 58.37%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 2798us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.49%)
				tir.TextureFlatten: 149us [149us] (0.00%; 5.34%)
				tir.StorageFlatten: 848us [21us] (0.00%; 30.30%)
					tir.StorageFlatten_impl: 827us [10us] (0.00%; 97.55%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 13.87%)
						tir.BufferStrideLegalize: 105us [105us] (0.00%; 12.73%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.56%)
						tir.BufferBindUnwrapper: 120us [120us] (0.00%; 14.56%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.50%)
						tir.StorageFlattener: 360us [360us] (0.00%; 43.48%)
						tir.AssertSimplifier: 100us [100us] (0.00%; 12.06%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.67%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.90%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 55us [4us] (0.00%; 1.98%)
					tir.BF16Promote: 14us [14us] (0.00%; 24.93%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 16.87%)
					tir.BF16TypeLowering: 28us [28us] (0.00%; 50.72%)
				tir.NarrowDataType: 108us [108us] (0.00%; 3.85%)
				tir.Simplify: 217us [217us] (0.00%; 7.75%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.69%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.60%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.61%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.24%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.23%)
				tir.UnrollLoop: 39us [39us] (0.00%; 1.41%)
				tir.RenormalizeSplitPattern: 88us [88us] (0.00%; 3.16%)
				tir.Simplify: 102us [102us] (0.00%; 3.63%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.63%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 147us [4us] (0.00%; 5.26%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.21%)
					tir.Simplify: 101us [101us] (0.00%; 68.83%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.16%)
				tir.CommonSubexprElimTIR: 803us [803us] (0.00%; 28.69%)
			tir.BindParams: 40us [40us] (0.00%; 0.00%)
			sequential: 20809us [23us] (0.06%; 1.82%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.11%)
				tir.TextureFlatten: 251us [251us] (0.00%; 1.20%)
				tir.StorageFlatten: 1833us [23us] (0.01%; 8.81%)
					tir.StorageFlatten_impl: 1810us [8us] (0.01%; 98.75%)
						tir.BufferShapeLegalize: 258us [258us] (0.00%; 14.27%)
						tir.BufferStrideLegalize: 231us [231us] (0.00%; 12.79%)
						tir.ThreadScopePropagate: 41us [41us] (0.00%; 2.24%)
						tir.BufferBindUnwrapper: 225us [225us] (0.00%; 12.45%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.25%)
						tir.StorageFlattener: 835us [835us] (0.00%; 46.14%)
						tir.AssertSimplifier: 207us [207us] (0.00%; 11.42%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 34us [34us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 44us [44us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 83us [83us] (0.00%; 0.40%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 113us [30us] (0.00%; 0.54%)
					tir.BF16Promote: 25us [25us] (0.00%; 21.76%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 15.97%)
					tir.BF16TypeLowering: 40us [40us] (0.00%; 35.69%)
				tir.NarrowDataType: 266us [266us] (0.00%; 1.28%)
				tir.Simplify: 1228us [1228us] (0.00%; 5.90%)
				tir.LoopPartition: 47us [47us] (0.00%; 0.23%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.24%)
				tir.InjectVirtualThread: 201us [201us] (0.00%; 0.97%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 142us [142us] (0.00%; 0.68%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.08%)
				tir.UnrollLoop: 318us [318us] (0.00%; 1.53%)
				tir.RenormalizeSplitPattern: 478us [478us] (0.00%; 2.30%)
				tir.Simplify: 1721us [1721us] (0.01%; 8.27%)
				tir.RemoveNoOp: 48us [48us] (0.00%; 0.23%)
				tir.RewriteUnsafeSelect: 103us [103us] (0.00%; 0.49%)
				tir.HoistIfThenElse: 1917us [5us] (0.01%; 9.21%)
					tir.InsertHoistIfThenElse: 411us [411us] (0.00%; 21.43%)
					tir.Simplify: 1469us [1469us] (0.00%; 76.64%)
					tir.RemoveNoOp: 32us [32us] (0.00%; 1.65%)
				tir.CommonSubexprElimTIR: 11822us [11822us] (0.04%; 56.81%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 3054us [21us] (0.01%; 0.27%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.45%)
				tir.TextureFlatten: 164us [164us] (0.00%; 5.38%)
				tir.StorageFlatten: 1058us [23us] (0.00%; 34.64%)
					tir.StorageFlatten_impl: 1035us [8us] (0.00%; 97.86%)
						tir.BufferShapeLegalize: 144us [144us] (0.00%; 13.92%)
						tir.BufferStrideLegalize: 159us [159us] (0.00%; 15.33%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.35%)
						tir.BufferBindUnwrapper: 142us [142us] (0.00%; 13.75%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 451us [451us] (0.00%; 43.54%)
						tir.AssertSimplifier: 113us [113us] (0.00%; 10.90%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.59%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.85%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.37%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.89%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.76%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.05%)
				tir.NarrowDataType: 112us [112us] (0.00%; 3.68%)
				tir.Simplify: 251us [251us] (0.00%; 8.23%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.61%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.12%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.27%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.10%)
				tir.Simplify: 81us [81us] (0.00%; 2.65%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 3.92%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.54%)
					tir.Simplify: 80us [80us] (0.00%; 67.12%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.70%)
				tir.CommonSubexprElimTIR: 916us [916us] (0.00%; 30.01%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 2994us [19us] (0.01%; 0.26%)
				tir.InjectPrefetch: 17us [17us] (0.00%; 0.56%)
				tir.TextureFlatten: 35us [35us] (0.00%; 1.16%)
				tir.StorageFlatten: 401us [22us] (0.00%; 13.41%)
					tir.StorageFlatten_impl: 379us [7us] (0.00%; 94.43%)
						tir.BufferShapeLegalize: 53us [53us] (0.00%; 13.99%)
						tir.BufferStrideLegalize: 33us [33us] (0.00%; 8.58%)
						tir.ThreadScopePropagate: 21us [21us] (0.00%; 5.60%)
						tir.BufferBindUnwrapper: 31us [31us] (0.00%; 8.05%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.06%)
						tir.StorageFlattener: 182us [182us] (0.00%; 48.04%)
						tir.AssertSimplifier: 48us [48us] (0.00%; 12.71%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.17%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.75%)
				tir.InjectSoftwarePipeline: 54us [54us] (0.00%; 1.81%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.39%)
					tir.BF16Promote: 12us [12us] (0.00%; 28.67%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 25.40%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 35.83%)
				tir.NarrowDataType: 117us [117us] (0.00%; 3.92%)
				tir.Simplify: 240us [240us] (0.00%; 8.02%)
				tir.LoopPartition: 25us [25us] (0.00%; 0.84%)
				tir.VectorizeLoop: 5us [5us] (0.00%; 0.17%)
				tir.InjectVirtualThread: 28us [28us] (0.00%; 0.92%)
				tir.InjectDoubleBuffer: 20us [20us] (0.00%; 0.67%)
				tir.StorageRewrite: 90us [90us] (0.00%; 3.00%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.30%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.40%)
				tir.RenormalizeSplitPattern: 152us [152us] (0.00%; 5.07%)
				tir.Simplify: 179us [179us] (0.00%; 5.97%)
				tir.RemoveNoOp: 30us [30us] (0.00%; 0.99%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.26%)
				tir.HoistIfThenElse: 336us [6us] (0.00%; 11.24%)
					tir.InsertHoistIfThenElse: 43us [43us] (0.00%; 12.82%)
					tir.Simplify: 248us [248us] (0.00%; 73.75%)
					tir.RemoveNoOp: 39us [39us] (0.00%; 11.56%)
				tir.CommonSubexprElimTIR: 1112us [1112us] (0.00%; 37.14%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 1908us [20us] (0.01%; 0.17%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.69%)
				tir.TextureFlatten: 144us [144us] (0.00%; 7.57%)
				tir.StorageFlatten: 929us [22us] (0.00%; 48.67%)
					tir.StorageFlatten_impl: 907us [8us] (0.00%; 97.68%)
						tir.BufferShapeLegalize: 109us [109us] (0.00%; 11.96%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.85%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.39%)
						tir.BufferBindUnwrapper: 142us [142us] (0.00%; 15.63%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 434us [434us] (0.00%; 47.90%)
						tir.AssertSimplifier: 81us [81us] (0.00%; 8.89%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.26%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.27%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.22%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.22%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.21%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.32%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.22%)
				tir.LowerMatchBuffer: 15us [15us] (0.00%; 0.77%)
				tir.InjectSoftwarePipeline: 20us [20us] (0.00%; 1.07%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.22%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.21%)
				tir.BF16Legalize: 36us [4us] (0.00%; 1.90%)
					tir.BF16Promote: 12us [12us] (0.00%; 32.76%)
					tir.BF16CastElimination: 8us [8us] (0.00%; 23.10%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 32.60%)
				tir.NarrowDataType: 80us [80us] (0.00%; 4.21%)
				tir.Simplify: 205us [205us] (0.00%; 10.75%)
				tir.LoopPartition: 42us [42us] (0.00%; 2.20%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.82%)
				tir.InjectVirtualThread: 11us [11us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.34%)
				tir.StorageRewrite: 29us [29us] (0.00%; 1.53%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.27%)
				tir.UnrollLoop: 7us [7us] (0.00%; 0.38%)
				tir.RenormalizeSplitPattern: 37us [37us] (0.00%; 1.93%)
				tir.Simplify: 35us [35us] (0.00%; 1.81%)
				tir.RemoveNoOp: 11us [11us] (0.00%; 0.56%)
				tir.RewriteUnsafeSelect: 4us [4us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 62us [4us] (0.00%; 3.25%)
					tir.InsertHoistIfThenElse: 16us [16us] (0.00%; 25.56%)
					tir.Simplify: 34us [34us] (0.00%; 55.17%)
					tir.RemoveNoOp: 8us [8us] (0.00%; 12.71%)
				tir.CommonSubexprElimTIR: 139us [139us] (0.00%; 7.28%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 1828us [19us] (0.01%; 0.16%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 1.02%)
				tir.TextureFlatten: 34us [34us] (0.00%; 1.88%)
				tir.StorageFlatten: 392us [21us] (0.00%; 21.43%)
					tir.StorageFlatten_impl: 371us [8us] (0.00%; 94.76%)
						tir.BufferShapeLegalize: 47us [47us] (0.00%; 12.72%)
						tir.BufferStrideLegalize: 35us [35us] (0.00%; 9.47%)
						tir.ThreadScopePropagate: 21us [21us] (0.00%; 5.68%)
						tir.BufferBindUnwrapper: 36us [36us] (0.00%; 9.77%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.03%)
						tir.StorageFlattener: 202us [202us] (0.00%; 54.40%)
						tir.AssertSimplifier: 18us [18us] (0.00%; 4.91%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.29%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.29%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.22%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.21%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.22%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.41%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.23%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 1.10%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 1.50%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.22%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.22%)
				tir.BF16Legalize: 38us [4us] (0.00%; 2.09%)
					tir.BF16Promote: 10us [10us] (0.00%; 25.90%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.88%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 40.01%)
				tir.NarrowDataType: 87us [87us] (0.00%; 4.77%)
				tir.Simplify: 200us [200us] (0.00%; 10.92%)
				tir.LoopPartition: 25us [25us] (0.00%; 1.39%)
				tir.VectorizeLoop: 28us [28us] (0.00%; 1.56%)
				tir.InjectVirtualThread: 21us [21us] (0.00%; 1.15%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.38%)
				tir.StorageRewrite: 97us [97us] (0.00%; 5.31%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.48%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.63%)
				tir.RenormalizeSplitPattern: 61us [61us] (0.00%; 3.32%)
				tir.Simplify: 73us [73us] (0.00%; 3.97%)
				tir.RemoveNoOp: 48us [48us] (0.00%; 2.65%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.37%)
				tir.HoistIfThenElse: 115us [4us] (0.00%; 6.30%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 22.99%)
					tir.Simplify: 72us [72us] (0.00%; 62.84%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.41%)
				tir.CommonSubexprElimTIR: 447us [447us] (0.00%; 24.45%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			InferType: 7897us [7897us] (0.02%; 0.69%)
	InferType: 8531us [8531us] (0.03%; 0.72%)
	tir.ExtractPrimFuncConstants: 613us [613us] (0.00%; 0.05%)
sequential: 36796us [15us] (0.11%; 0.11%)
	tir.BindTarget: 110us [110us] (0.00%; 0.30%)
	tir.VerifyMemory: 70us [70us] (0.00%; 0.19%)
	tir.ThreadSync: 1538us [1538us] (0.00%; 4.18%)
	tir.ThreadSync: 907us [907us] (0.00%; 2.47%)
	tir.MergeDynamicSharedMemoryAllocations: 257us [257us] (0.00%; 0.70%)
	tir.ThreadSync: 486us [486us] (0.00%; 1.32%)
	tir.InferFragment: 652us [652us] (0.00%; 1.77%)
	tir.LowerThreadAllreduce: 2303us [2303us] (0.01%; 6.26%)
	tir.MakePackedAPI: 29555us [29555us] (0.09%; 80.32%)
	tir.SplitHostDevice: 904us [904us] (0.00%; 2.46%)
sequential: 74086us [17us] (0.22%; 0.22%)
	tir.Filter: 62us [62us] (0.00%; 0.08%)
	tir.BindTarget: 50us [50us] (0.00%; 0.07%)
	tir.LowerTVMBuiltin: 8722us [8722us] (0.03%; 11.77%)
	tir.LowerCustomDatatypes: 4570us [4570us] (0.01%; 6.17%)
	tir.LowerIntrin: 53620us [53620us] (0.16%; 72.38%)
	tir.LowerDeviceStorageAccessInfo: 3661us [3661us] (0.01%; 4.94%)
	tir.CombineContextCall: 3384us [3384us] (0.01%; 4.57%)
sequential: 94us [10us] (0.00%; 0.00%)
	tir.Filter: 69us [69us] (0.00%; 72.93%)
	tir.BindTarget: 3us [3us] (0.00%; 2.91%)
	tir.LowerWarpMemory: 3us [3us] (0.00%; 2.82%)
	tir.Simplify: 2us [2us] (0.00%; 2.65%)
	tir.LowerCustomDatatypes: 3us [3us] (0.00%; 2.67%)
	tir.LowerDeviceStorageAccessInfo: 2us [2us] (0.00%; 2.49%)
	tir.LowerIntrin: 2us [2us] (0.00%; 2.53%)
